TimeQuest Timing Analyzer report for HELEN
Sun Feb 25 14:35:28 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst|altpll|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'inst|altpll|sd1|pll7|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 19. Slow 1200mV 85C Model Recovery: 'inst|altpll|sd1|pll7|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 24. Slow 1200mV 85C Model Removal: 'inst|altpll|sd1|pll7|clk[0]'
 25. Slow 1200mV 85C Model Metastability Summary
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'inst|altpll|sd1|pll7|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 34. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Hold: 'inst|altpll|sd1|pll7|clk[0]'
 36. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 37. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 38. Slow 1200mV 0C Model Recovery: 'inst|altpll|sd1|pll7|clk[0]'
 39. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 40. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 43. Slow 1200mV 0C Model Removal: 'inst|altpll|sd1|pll7|clk[0]'
 44. Slow 1200mV 0C Model Metastability Summary
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'inst|altpll|sd1|pll7|clk[0]'
 51. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 52. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 53. Fast 1200mV 0C Model Hold: 'inst|altpll|sd1|pll7|clk[0]'
 54. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 55. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 56. Fast 1200mV 0C Model Recovery: 'inst|altpll|sd1|pll7|clk[0]'
 57. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 58. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 59. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 60. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 61. Fast 1200mV 0C Model Removal: 'inst|altpll|sd1|pll7|clk[0]'
 62. Fast 1200mV 0C Model Metastability Summary
 63. Multicorner Timing Analysis Summary
 64. Board Trace Model Assignments
 65. Input Transition Times
 66. Signal Integrity Metrics (Slow 1200mv 0c Model)
 67. Signal Integrity Metrics (Slow 1200mv 85c Model)
 68. Signal Integrity Metrics (Fast 1200mv 0c Model)
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths Summary
 76. Clock Status Summary
 77. Unconstrained Input Ports
 78. Unconstrained Output Ports
 79. Unconstrained Input Ports
 80. Unconstrained Output Ports
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; HELEN                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.21        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.2%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                               ;
+-------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                           ; Status ; Read at                  ;
+-------------------------------------------------------------------------+--------+--------------------------+
; helen/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Sun Feb 25 14:35:22 2018 ;
; helen/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Sun Feb 25 14:35:22 2018 ;
; helen/synthesis/submodules/helen_nios_cpu.sdc                           ; OK     ; Sun Feb 25 14:35:22 2018 ;
; HELEN.SDC                                                               ; OK     ; Sun Feb 25 14:35:22 2018 ;
+-------------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                   ;
+-----------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------+---------------------------------+
; Clock Name                  ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                        ; Targets                         ;
+-----------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------+---------------------------------+
; altera_reserved_tck         ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                               ; { altera_reserved_tck }         ;
; CLOCK_50                    ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                               ; { CLOCK_50 }                    ;
; inst|altpll|sd1|pll7|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst|altpll|sd1|pll7|inclk[0] ; { inst|altpll|sd1|pll7|clk[0] } ;
; inst|altpll|sd1|pll7|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -1.666 ; 3.334  ; 50.00      ; 1         ; 2           ; -60.0 ;        ;           ;            ; false    ; CLOCK_50 ; inst|altpll|sd1|pll7|inclk[0] ; { inst|altpll|sd1|pll7|clk[1] } ;
+-----------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                         ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                  ; Note                                                          ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
; 75.51 MHz  ; 75.51 MHz       ; altera_reserved_tck         ;                                                               ;
; 126.74 MHz ; 126.74 MHz      ; inst|altpll|sd1|pll7|clk[0] ;                                                               ;
; 266.38 MHz ; 250.0 MHz       ; CLOCK_50                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                  ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 2.110  ; 0.000         ;
; CLOCK_50                    ; 16.246 ; 0.000         ;
; altera_reserved_tck         ; 43.378 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                  ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 0.300 ; 0.000         ;
; altera_reserved_tck         ; 0.357 ; 0.000         ;
; CLOCK_50                    ; 0.358 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary               ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 6.819  ; 0.000         ;
; CLOCK_50                    ; 17.608 ; 0.000         ;
; altera_reserved_tck         ; 48.436 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary               ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; altera_reserved_tck         ; 0.884 ; 0.000         ;
; CLOCK_50                    ; 1.030 ; 0.000         ;
; inst|altpll|sd1|pll7|clk[0] ; 1.790 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary    ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 4.738  ; 0.000         ;
; CLOCK_50                    ; 9.579  ; 0.000         ;
; altera_reserved_tck         ; 49.580 ; 0.000         ;
+-----------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                         ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 2.110 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.302      ; 8.187      ;
; 2.232 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[28]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.674      ;
; 2.232 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[29]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.674      ;
; 2.237 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.669      ;
; 2.237 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[6]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.669      ;
; 2.237 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.669      ;
; 2.237 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.669      ;
; 2.237 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[3]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.669      ;
; 2.237 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.669      ;
; 2.237 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[1]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.669      ;
; 2.237 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.669      ;
; 2.256 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[26]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.671      ;
; 2.256 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[15]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.671      ;
; 2.256 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[14]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.671      ;
; 2.256 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[13]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.671      ;
; 2.256 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[12]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.671      ;
; 2.256 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[11]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.671      ;
; 2.256 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[10]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.671      ;
; 2.256 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[8]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.671      ;
; 2.262 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[15]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.665      ;
; 2.262 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[14]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.665      ;
; 2.262 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[13]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.665      ;
; 2.262 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[12]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.665      ;
; 2.262 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[11]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.665      ;
; 2.262 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[10]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.665      ;
; 2.262 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[9]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.665      ;
; 2.262 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[8]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.665      ;
; 2.289 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[25]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 7.641      ;
; 2.305 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.302      ; 7.992      ;
; 2.415 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[28]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.491      ;
; 2.415 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[29]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.491      ;
; 2.416 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[22]                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.303      ; 7.882      ;
; 2.420 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.486      ;
; 2.420 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[6]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.486      ;
; 2.420 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.486      ;
; 2.420 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.486      ;
; 2.420 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[3]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.486      ;
; 2.420 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.486      ;
; 2.420 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[1]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.486      ;
; 2.420 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.486      ;
; 2.423 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[17]                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.302      ; 7.874      ;
; 2.427 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[24]                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.303      ; 7.871      ;
; 2.439 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[26]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.488      ;
; 2.439 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[15]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.488      ;
; 2.439 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[14]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.488      ;
; 2.439 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[13]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.488      ;
; 2.439 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[12]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.488      ;
; 2.439 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[11]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.488      ;
; 2.439 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[10]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.488      ;
; 2.439 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[8]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.488      ;
; 2.445 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[15]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.482      ;
; 2.445 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[14]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.482      ;
; 2.445 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[13]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.482      ;
; 2.445 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[12]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.482      ;
; 2.445 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[11]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.482      ;
; 2.445 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[10]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.482      ;
; 2.445 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[9]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.482      ;
; 2.445 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[8]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 7.482      ;
; 2.472 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[25]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 7.458      ;
; 2.494 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[25]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 7.420      ;
; 2.494 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[24]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 7.420      ;
; 2.494 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[23]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 7.420      ;
; 2.518 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address                      ; helen:inst|helen_sdram:sdram|m_data[1]                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 7.283      ;
; 2.533 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[38]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.391      ;
; 2.533 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[36]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.391      ;
; 2.533 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[35]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.391      ;
; 2.533 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[31]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.391      ;
; 2.533 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[22]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.391      ;
; 2.533 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[21]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.391      ;
; 2.533 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[20]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.391      ;
; 2.533 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[9]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.071     ; 7.391      ;
; 2.541 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_onchip:onchip|altsyncram:the_altsyncram|altsyncram_m0g1:auto_generated|ram_block1a15~porta_re_reg              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.236      ; 7.723      ;
; 2.541 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[17]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[28]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.365      ;
; 2.541 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[17]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[29]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.365      ;
; 2.544 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[7]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.362      ;
; 2.544 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[6]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.362      ;
; 2.544 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[5]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.362      ;
; 2.544 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[4]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.362      ;
; 2.544 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[3]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.362      ;
; 2.544 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[2]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.362      ;
; 2.544 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[1]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.362      ;
; 2.546 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[34]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.367      ;
; 2.546 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[32]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 7.367      ;
; 2.546 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[17]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.360      ;
; 2.546 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[17]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[6]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.360      ;
; 2.546 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[17]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.360      ;
; 2.546 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[17]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.360      ;
; 2.546 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[17]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[3]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.360      ;
; 2.546 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[17]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.360      ;
; 2.546 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[17]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[1]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.360      ;
; 2.546 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[17]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.360      ;
; 2.549 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_onchip:onchip|altsyncram:the_altsyncram|altsyncram_m0g1:auto_generated|ram_block1a30~porta_re_reg              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.257      ; 7.736      ;
; 2.551 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[28]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.355      ;
; 2.551 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[29]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.355      ;
; 2.551 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[0]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 7.355      ;
; 2.555 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[33]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 7.359      ;
; 2.559 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.469     ; 6.967      ;
; 2.559 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[6]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.469     ; 6.967      ;
; 2.559 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.469     ; 6.967      ;
; 2.559 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.469     ; 6.967      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.246 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.399     ; 3.350      ;
; 16.373 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.559      ;
; 16.506 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.427      ;
; 16.617 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.400     ; 2.978      ;
; 16.694 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.239      ;
; 16.750 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.399     ; 2.846      ;
; 16.792 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.141      ;
; 16.793 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.140      ;
; 16.797 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.136      ;
; 16.798 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.135      ;
; 16.876 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.055      ;
; 16.886 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.047      ;
; 16.994 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.938      ;
; 16.994 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.938      ;
; 17.022 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.910      ;
; 17.022 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.910      ;
; 17.091 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.843      ;
; 17.118 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.815      ;
; 17.122 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.811      ;
; 17.165 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.766      ;
; 17.192 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.742      ;
; 17.247 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.683      ;
; 17.260 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.399     ; 2.336      ;
; 17.279 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.653      ;
; 17.279 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.653      ;
; 17.280 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.653      ;
; 17.338 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.594      ;
; 17.354 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.580      ;
; 17.366 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.567      ;
; 17.366 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.567      ;
; 17.366 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.399     ; 2.230      ;
; 17.374 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.559      ;
; 17.380 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.551      ;
; 17.453 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.479      ;
; 17.506 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.427      ;
; 17.506 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.427      ;
; 17.536 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.394      ;
; 17.546 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.386      ;
; 17.546 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.386      ;
; 17.555 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.377      ;
; 17.581 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.352      ;
; 17.581 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.352      ;
; 17.595 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.337      ;
; 17.629 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.305      ;
; 17.637 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.295      ;
; 17.668 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.265      ;
; 17.668 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.265      ;
; 17.669 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.262      ;
; 17.677 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.256      ;
; 17.677 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.256      ;
; 17.708 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.399     ; 1.888      ;
; 17.716 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.217      ;
; 17.825 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.108      ;
; 17.849 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.084      ;
; 17.870 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.062      ;
; 17.888 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.045      ;
; 17.888 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.045      ;
; 17.897 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.036      ;
; 17.910 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.399     ; 1.686      ;
; 17.911 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.399     ; 1.685      ;
; 17.927 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.006      ;
; 17.933 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.000      ;
; 17.970 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.963      ;
; 17.977 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.957      ;
; 17.993 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.940      ;
; 17.996 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 1.935      ;
; 18.006 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.399     ; 1.590      ;
; 18.007 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.399     ; 1.589      ;
; 18.010 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.922      ;
; 18.014 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.918      ;
; 18.017 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.917      ;
; 18.038 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.894      ;
; 18.088 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.846      ;
; 18.131 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.802      ;
; 18.132 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.801      ;
; 18.140 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.792      ;
; 18.147 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.786      ;
; 18.163 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.771      ;
; 18.169 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 1.762      ;
; 18.170 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.762      ;
; 18.184 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.749      ;
; 18.184 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.749      ;
; 18.196 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.736      ;
; 18.196 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.737      ;
; 18.242 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.691      ;
; 18.248 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 1.683      ;
; 18.249 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 1.682      ;
; 18.249 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.685      ;
; 18.254 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.679      ;
; 18.263 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 1.668      ;
; 18.264 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 1.667      ;
; 18.264 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.669      ;
; 18.285 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 1.646      ;
; 18.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.399     ; 1.284      ;
; 18.317 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.399     ; 1.279      ;
; 18.318 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.399     ; 1.278      ;
; 18.321 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.611      ;
; 18.329 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.604      ;
; 18.329 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.604      ;
; 18.352 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.581      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 6.727      ;
; 43.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 6.242      ;
; 43.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 6.133      ;
; 44.033 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 6.070      ;
; 44.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 6.088      ;
; 44.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 5.915      ;
; 44.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 5.832      ;
; 44.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 5.772      ;
; 44.352 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 5.766      ;
; 44.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 5.703      ;
; 44.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 5.700      ;
; 44.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 5.659      ;
; 44.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 5.511      ;
; 44.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 5.456      ;
; 44.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 5.438      ;
; 44.770 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 5.335      ;
; 44.919 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 5.186      ;
; 45.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.122      ; 4.848      ;
; 45.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 4.801      ;
; 45.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 4.688      ;
; 46.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.115      ; 3.553      ;
; 46.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 3.293      ;
; 46.953 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck|sr[0]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.121      ; 3.163      ;
; 46.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 3.150      ;
; 47.013 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 3.088      ;
; 47.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 3.048      ;
; 47.078 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 3.026      ;
; 47.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.113      ; 2.822      ;
; 47.315 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 2.786      ;
; 47.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.115      ; 2.794      ;
; 47.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.115      ; 2.755      ;
; 47.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.096      ; 2.510      ;
; 47.967 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.112      ; 2.140      ;
; 48.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.109      ; 2.083      ;
; 48.247 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.100      ; 1.848      ;
; 48.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.097      ; 1.835      ;
; 48.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 1.555      ;
; 49.069 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                          ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 1.033      ;
; 94.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.998      ;
; 94.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.998      ;
; 94.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.998      ;
; 94.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.998      ;
; 94.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.998      ;
; 94.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.998      ;
; 94.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 4.998      ;
; 95.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.858      ;
; 95.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.858      ;
; 95.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.858      ;
; 95.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.858      ;
; 95.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.858      ;
; 95.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.858      ;
; 95.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.858      ;
; 95.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.778      ;
; 95.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.778      ;
; 95.155 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.778      ;
; 95.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.758      ;
; 95.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.758      ;
; 95.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.758      ;
; 95.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.758      ;
; 95.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.758      ;
; 95.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.758      ;
; 95.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.758      ;
; 95.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.758      ;
; 95.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.758      ;
; 95.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.758      ;
; 95.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.758      ;
; 95.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.758      ;
; 95.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.758      ;
; 95.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.758      ;
; 95.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.758      ;
; 95.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.758      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.751      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.751      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.751      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.751      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.751      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.751      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.751      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.751      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.751      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.751      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.751      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.751      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.751      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.751      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.751      ;
; 95.170 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.751      ;
; 95.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.693      ;
; 95.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.693      ;
; 95.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.693      ;
; 95.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.693      ;
; 95.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.693      ;
; 95.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.693      ;
; 95.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.693      ;
; 95.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.693      ;
; 95.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.693      ;
; 95.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.693      ;
; 95.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.693      ;
; 95.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.693      ;
; 95.228 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.693      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.300 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.868      ;
; 0.305 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_dst_regnum[0]                                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_register_bank_b_module:helen_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.871      ;
; 0.307 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_dst_regnum[3]                                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_register_bank_b_module:helen_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.873      ;
; 0.311 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.876      ;
; 0.313 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_dst_regnum[4]                                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_register_bank_b_module:helen_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.879      ;
; 0.315 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.880      ;
; 0.318 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.886      ;
; 0.319 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.887      ;
; 0.322 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_dst_regnum[4]                                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_register_bank_a_module:helen_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.377      ; 0.886      ;
; 0.323 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.888      ;
; 0.324 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_dst_regnum[1]                                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_register_bank_a_module:helen_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.377      ; 0.888      ;
; 0.337 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.905      ;
; 0.337 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_dst_regnum[2]                                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_register_bank_b_module:helen_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.903      ;
; 0.342 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                                                                                                ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_write                                                                                                                                               ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_write                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted                                                                     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_dst_regnum[0]                                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_register_bank_a_module:helen_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.377      ; 0.906      ;
; 0.342 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_dst_regnum[1]                                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_register_bank_b_module:helen_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.908      ;
; 0.346 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_dst_regnum[2]                                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_register_bank_a_module:helen_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.377      ; 0.910      ;
; 0.348 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.913      ;
; 0.350 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.918      ;
; 0.350 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.915      ;
; 0.353 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.918      ;
; 0.356 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                           ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_sdram:sdram|m_count[0]                                                                                                                                                             ; helen:inst|helen_sdram:sdram|m_count[0]                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_sdram:sdram|m_state.000000100                                                                                                                                                      ; helen:inst|helen_sdram:sdram|m_state.000000100                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                        ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_sdram:sdram|i_count[0]                                                                                                                                                             ; helen:inst|helen_sdram:sdram|i_count[0]                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_sdram:sdram|i_count[1]                                                                                                                                                             ; helen:inst|helen_sdram:sdram|i_count[1]                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; helen:inst|helen_sdram:sdram|i_count[2]                                                                                                                                                             ; helen:inst|helen_sdram:sdram|i_count[2]                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|hbreak_enabled                                                                                                                                        ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|hbreak_enabled                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                     ; helen:inst|helen_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem_used[0]                                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem_used[0]                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|refresh[1]                                                                                                                                                                 ; helen:inst|helen_adc:adc|refresh[1]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|refresh[0]                                                                                                                                                                 ; helen:inst|helen_adc:adc|refresh[0]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|refresh[5]                                                                                                                                                                 ; helen:inst|helen_adc:adc|refresh[5]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|go                                                                                                                                                                         ; helen:inst|helen_adc:adc|go                                                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem_used[1]                                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem_used[1]                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                  ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_waiting_for_data                                                                                                                                ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|auto_run                                                                                                                                                                   ; helen:inst|helen_adc:adc|auto_run                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                         ; helen:inst|helen_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                            ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|tx_ready                                                                                                                                 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|tx_ready                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|tx_overrun                                                                                                                               ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|tx_overrun                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|break_detect                                                                                                                             ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|break_detect                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|rx_overrun                                                                                                                               ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|rx_overrun                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|framing_error                                                                                                                            ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|framing_error                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|hbreak_pending                                                                                                                                        ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|hbreak_pending                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                           ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]                                                                                                                          ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]                                                                                                                          ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]                                                                                                                          ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState                                                                                                                      ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState                                                                                                                      ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk                                                                                                                                     ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState                                                                                                                     ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                           ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|refresh[7]                                                                                                                                                                 ; helen:inst|helen_adc:adc|refresh[7]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|refresh[4]                                                                                                                                                                 ; helen:inst|helen_adc:adc|refresh[4]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|refresh[6]                                                                                                                                                                 ; helen:inst|helen_adc:adc|refresh[6]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|refresh[3]                                                                                                                                                                 ; helen:inst|helen_adc:adc|refresh[3]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_adc:adc|refresh[2]                                                                                                                                                                 ; helen:inst|helen_adc:adc|refresh[2]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|i_cmd[3]                                                                                                                                                               ; helen:inst|helen_sdram:sdram|i_cmd[3]                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|m_next.010000000                                                                                                                                                       ; helen:inst|helen_sdram:sdram|m_next.010000000                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|m_count[2]                                                                                                                                                             ; helen:inst|helen_sdram:sdram|m_count[2]                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|m_state.000100000                                                                                                                                                      ; helen:inst|helen_sdram:sdram|m_state.000100000                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|refresh_request                                                                                                                                                        ; helen:inst|helen_sdram:sdram|refresh_request                                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|m_state.000000001                                                                                                                                                      ; helen:inst|helen_sdram:sdram|m_state.000000001                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|active_cs_n                                                                                                                                                            ; helen:inst|helen_sdram:sdram|active_cs_n                                                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|ack_refresh_request                                                                                                                                                    ; helen:inst|helen_sdram:sdram|ack_refresh_request                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[0]                                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[0]                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[1]                                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[1]                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address                                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|wr_address                                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|wr_address                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator|read_accepted                                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator|read_accepted                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|helen_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                           ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                        ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                          ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                           ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.593      ;
; 0.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.590      ;
; 0.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                           ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.596      ;
; 0.378 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.597      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.599      ;
; 0.379 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.599      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.599      ;
; 0.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.600      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.600      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.601      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.601      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                          ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck|ir_out[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck|sr[23]                                                                                                ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.602      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.601      ;
; 0.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.604      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.602      ;
; 0.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.605      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.604      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.372 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                         ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.591      ;
; 0.374 ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                    ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.593      ;
; 0.507 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.726      ;
; 0.513 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.732      ;
; 0.515 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.734      ;
; 0.536 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.754      ;
; 0.577 ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.796      ;
; 0.596 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.815      ;
; 0.603 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.822      ;
; 0.604 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.823      ;
; 0.614 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.833      ;
; 0.642 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.861      ;
; 0.645 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.864      ;
; 0.682 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.901      ;
; 0.698 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.917      ;
; 0.706 ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.925      ;
; 0.728 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.947      ;
; 0.786 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.004      ;
; 0.787 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.005      ;
; 0.795 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.014      ;
; 0.795 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.014      ;
; 0.804 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.021      ;
; 0.815 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.034      ;
; 0.820 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.038      ;
; 0.831 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.050      ;
; 0.832 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.051      ;
; 0.845 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.064      ;
; 0.869 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.290     ; 0.736      ;
; 0.916 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.133      ;
; 0.918 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.135      ;
; 0.930 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.150      ;
; 0.947 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.166      ;
; 0.954 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.172      ;
; 0.956 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.176      ;
; 0.958 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.178      ;
; 0.970 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.189      ;
; 0.981 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.199      ;
; 0.986 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.205      ;
; 0.991 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.209      ;
; 0.995 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.213      ;
; 1.002 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.221      ;
; 1.003 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.222      ;
; 1.027 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.246      ;
; 1.034 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.253      ;
; 1.040 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.259      ;
; 1.128 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.347      ;
; 1.128 ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.348      ;
; 1.131 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.350      ;
; 1.132 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.351      ;
; 1.137 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.356      ;
; 1.138 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.357      ;
; 1.150 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.369      ;
; 1.150 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.369      ;
; 1.155 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.374      ;
; 1.156 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.375      ;
; 1.163 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.383      ;
; 1.164 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.384      ;
; 1.168 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.387      ;
; 1.214 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.432      ;
; 1.215 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.434      ;
; 1.252 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.261     ; 1.148      ;
; 1.275 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.492      ;
; 1.278 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.495      ;
; 1.281 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.498      ;
; 1.290 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.261     ; 1.186      ;
; 1.290 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.261     ; 1.186      ;
; 1.291 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.508      ;
; 1.292 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.512      ;
; 1.292 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.512      ;
; 1.294 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.511      ;
; 1.303 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.522      ;
; 1.329 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.548      ;
; 1.343 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.562      ;
; 1.355 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.574      ;
; 1.355 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.574      ;
; 1.364 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.583      ;
; 1.365 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.583      ;
; 1.388 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.606      ;
; 1.391 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.609      ;
; 1.398 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.618      ;
; 1.402 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.619      ;
; 1.402 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.620      ;
; 1.413 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.633      ;
; 1.417 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.637      ;
; 1.468 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.686      ;
; 1.479 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.699      ;
; 1.481 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.701      ;
; 1.481 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.700      ;
; 1.481 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.700      ;
; 1.487 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.704      ;
; 1.493 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.712      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                                                                                                                                         ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 6.819 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[10]                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.168     ; 2.905      ;
; 6.819 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[11]                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.168     ; 2.905      ;
; 6.819 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[13]                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.168     ; 2.905      ;
; 6.819 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[14]                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.168     ; 2.905      ;
; 6.820 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[7]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.171     ; 2.901      ;
; 6.820 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[8]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.168     ; 2.904      ;
; 6.820 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[9]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.168     ; 2.904      ;
; 6.820 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[12]                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.171     ; 2.901      ;
; 6.820 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[2]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.170     ; 2.902      ;
; 6.858 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[3]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.198     ; 2.836      ;
; 6.858 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[1]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.209     ; 2.825      ;
; 6.858 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[0]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.209     ; 2.825      ;
; 6.877 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[6]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.191     ; 2.824      ;
; 6.877 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[5]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.191     ; 2.824      ;
; 6.879 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[4]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.193     ; 2.820      ;
; 6.879 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[15]                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.193     ; 2.820      ;
; 6.881 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[0]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.114     ; 2.905      ;
; 6.881 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[1]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.114     ; 2.905      ;
; 6.881 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[3]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 2.916      ;
; 6.881 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[11]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 2.916      ;
; 6.885 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[0]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.107     ; 2.908      ;
; 6.885 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[9]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.107     ; 2.908      ;
; 6.894 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[10]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 2.901      ;
; 6.895 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[2]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 2.912      ;
; 6.895 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[7]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 2.911      ;
; 6.895 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[9]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 2.914      ;
; 6.895 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[10]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 2.914      ;
; 6.895 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[11]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 2.914      ;
; 6.895 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[13]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 2.914      ;
; 6.895 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[14]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 2.914      ;
; 6.895 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[4]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 2.915      ;
; 6.895 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[5]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 2.912      ;
; 6.895 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_bank[1]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 2.913      ;
; 6.895 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_bank[0]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 2.912      ;
; 6.896 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_dqm[0]                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 2.910      ;
; 6.896 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_dqm[1]                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 2.910      ;
; 6.896 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[8]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 2.913      ;
; 6.896 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[12]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 2.910      ;
; 6.896 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[1]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 2.913      ;
; 6.896 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[2]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 2.913      ;
; 6.896 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[3]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 2.912      ;
; 6.896 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[6]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 2.912      ;
; 6.896 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[7]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 2.910      ;
; 6.896 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[8]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 2.906      ;
; 6.900 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[5]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 2.904      ;
; 6.900 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[6]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 2.904      ;
; 6.902 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[4]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 2.900      ;
; 6.902 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[15]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 2.900      ;
; 6.912 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[12]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 2.889      ;
; 7.044 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 2.749      ;
; 7.044 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 2.749      ;
; 7.044 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 2.749      ;
; 7.044 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 2.749      ;
; 7.044 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 2.749      ;
; 7.044 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 2.746      ;
; 7.044 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 2.747      ;
; 7.045 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 2.745      ;
; 7.045 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 2.748      ;
; 7.047 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.127     ; 2.706      ;
; 7.047 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.116     ; 2.717      ;
; 7.047 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.127     ; 2.706      ;
; 7.066 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.109     ; 2.705      ;
; 7.066 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.109     ; 2.705      ;
; 7.068 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe                                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.111     ; 2.701      ;
; 7.068 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.111     ; 2.701      ;
; 7.074 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_cmd[0]                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.116     ; 2.710      ;
; 7.077 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_cmd[3]                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 2.730      ;
; 7.097 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_cmd[1]                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 2.705      ;
; 7.097 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_cmd[2]                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.098     ; 2.705      ;
; 7.185 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.192      ; 2.936      ;
; 7.185 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.192      ; 2.936      ;
; 7.185 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.192      ; 2.936      ;
; 7.185 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.192      ; 2.936      ;
; 7.185 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.192      ; 2.936      ;
; 7.185 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.192      ; 2.936      ;
; 7.185 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.192      ; 2.936      ;
; 7.185 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.192      ; 2.936      ;
; 7.334 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 2.555      ;
; 7.334 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 2.555      ;
; 7.334 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 2.564      ;
; 7.334 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 2.555      ;
; 7.334 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|t_ena                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 2.555      ;
; 7.334 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 2.559      ;
; 7.334 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 2.559      ;
; 7.334 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 2.559      ;
; 7.334 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 2.559      ;
; 7.334 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 2.559      ;
; 7.334 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.101     ; 2.560      ;
; 7.334 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 2.559      ;
; 7.334 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 2.559      ;
; 7.334 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_adc_slave_translator|av_readdata_pre[15]                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 2.568      ;
; 7.334 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 2.567      ;
; 7.334 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 2.555      ;
; 7.334 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 2.555      ;
; 7.334 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 2.564      ;
; 7.334 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 2.564      ;
; 7.334 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.097     ; 2.564      ;
; 7.334 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 2.567      ;
; 7.334 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 2.567      ;
; 7.334 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.094     ; 2.567      ;
+-------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.608 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.262      ; 2.649      ;
; 17.608 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.262      ; 2.649      ;
; 17.608 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.262      ; 2.649      ;
; 17.724 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.212      ;
; 17.724 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.212      ;
; 17.724 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.212      ;
; 17.724 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.212      ;
; 17.724 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.212      ;
; 18.337 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.596      ;
; 18.337 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.596      ;
; 18.337 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.596      ;
; 18.337 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.596      ;
; 18.337 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.596      ;
; 18.337 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.596      ;
; 18.337 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.596      ;
; 18.477 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.457      ;
; 18.477 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.457      ;
; 18.477 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.457      ;
; 18.477 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.457      ;
; 18.477 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.457      ;
; 18.477 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.457      ;
; 18.477 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.457      ;
; 18.477 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.457      ;
; 18.477 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.457      ;
; 18.477 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.457      ;
; 18.547 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.386      ;
; 18.547 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.386      ;
; 18.547 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.386      ;
; 18.547 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.386      ;
; 18.547 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.386      ;
; 18.547 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.386      ;
; 18.547 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.386      ;
; 18.547 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.386      ;
; 98.547 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; 100.000      ; -0.062     ; 1.386      ;
; 98.829 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; 100.000      ; 0.291      ; 1.457      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.099      ; 1.658      ;
; 48.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.100      ; 1.626      ;
; 97.634 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.294      ;
; 97.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.197      ;
; 97.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.197      ;
; 97.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.197      ;
; 97.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.197      ;
; 97.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.197      ;
; 97.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.197      ;
; 97.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.197      ;
; 97.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.197      ;
; 97.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.197      ;
; 97.733 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.197      ;
; 97.897 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.184      ; 2.216      ;
; 97.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.938      ;
; 97.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.938      ;
; 97.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.938      ;
; 97.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.938      ;
; 97.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.938      ;
; 97.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.938      ;
; 97.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.938      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.938      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.938      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.938      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.938      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.938      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.938      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.937      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.937      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.937      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.937      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.937      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.937      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.937      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.937      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.937      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.937      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.937      ;
; 98.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.937      ;
; 98.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.916      ;
; 98.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.916      ;
; 98.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.916      ;
; 98.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.916      ;
; 98.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.916      ;
; 98.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.916      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.901      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.901      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.901      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.901      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.901      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.901      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.901      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.901      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.889      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.889      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.889      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.889      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.889      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.889      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.889      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.889      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.889      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.889      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.889      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.889      ;
; 98.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.864      ;
; 98.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.864      ;
; 98.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.864      ;
; 98.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.864      ;
; 98.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.864      ;
; 98.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.864      ;
; 98.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.864      ;
; 98.064 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.867      ;
; 98.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.842      ;
; 98.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.842      ;
; 98.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.842      ;
; 98.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.842      ;
; 98.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.842      ;
; 98.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.842      ;
; 98.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.842      ;
; 98.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.842      ;
; 98.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.821      ;
; 98.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.821      ;
; 98.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.821      ;
; 98.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.821      ;
; 98.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.821      ;
; 98.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.716      ;
; 98.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.716      ;
; 98.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.691      ;
; 98.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.691      ;
; 98.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.691      ;
; 98.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.691      ;
; 98.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.691      ;
; 98.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.691      ;
; 98.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.691      ;
; 98.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.691      ;
; 98.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.691      ;
; 98.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.691      ;
; 98.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.691      ;
; 98.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.691      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.103      ;
; 0.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.103      ;
; 0.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.103      ;
; 1.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.272      ;
; 1.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.272      ;
; 1.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.272      ;
; 1.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.272      ;
; 1.054 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.272      ;
; 1.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.437      ;
; 1.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.493      ;
; 1.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.493      ;
; 1.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.493      ;
; 1.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.493      ;
; 1.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.493      ;
; 1.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.493      ;
; 1.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.500      ;
; 1.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.500      ;
; 1.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.500      ;
; 1.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.500      ;
; 1.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.500      ;
; 1.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.500      ;
; 1.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.500      ;
; 1.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.500      ;
; 1.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.500      ;
; 1.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.500      ;
; 1.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.500      ;
; 1.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.500      ;
; 1.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.500      ;
; 1.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.500      ;
; 1.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.500      ;
; 1.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.500      ;
; 1.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.509      ;
; 1.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.509      ;
; 1.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.509      ;
; 1.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.515      ;
; 1.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.515      ;
; 1.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.515      ;
; 1.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.515      ;
; 1.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.515      ;
; 1.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.515      ;
; 1.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.515      ;
; 1.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.524      ;
; 1.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.524      ;
; 1.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.524      ;
; 1.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.524      ;
; 1.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.524      ;
; 1.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.524      ;
; 1.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.524      ;
; 1.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.524      ;
; 1.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.524      ;
; 1.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.524      ;
; 1.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.524      ;
; 1.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.524      ;
; 1.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.524      ;
; 1.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.524      ;
; 1.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.518      ;
; 1.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.518      ;
; 1.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.518      ;
; 1.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.518      ;
; 1.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.518      ;
; 1.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.518      ;
; 1.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.518      ;
; 1.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.518      ;
; 1.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.518      ;
; 1.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.518      ;
; 1.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.557      ;
; 1.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.557      ;
; 1.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.692      ;
; 1.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.692      ;
; 1.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.692      ;
; 1.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.692      ;
; 1.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.692      ;
; 1.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.686      ;
; 1.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.686      ;
; 1.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.686      ;
; 1.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.686      ;
; 1.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.686      ;
; 1.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.686      ;
; 1.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.686      ;
; 1.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.686      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.704      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.704      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.704      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.704      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.704      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.704      ;
; 1.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.704      ;
; 1.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.720      ;
; 1.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.744      ;
; 1.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.744      ;
; 1.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.744      ;
; 1.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.744      ;
; 1.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.744      ;
; 1.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.744      ;
; 1.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.744      ;
; 1.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.744      ;
; 1.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.744      ;
; 1.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.744      ;
; 1.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.744      ;
; 1.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.744      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.030   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.249      ;
; 1.030   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.249      ;
; 1.030   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.249      ;
; 1.030   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.249      ;
; 1.030   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.249      ;
; 1.030   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.249      ;
; 1.030   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.249      ;
; 1.030   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.249      ;
; 1.079   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.299      ;
; 1.079   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.299      ;
; 1.079   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.299      ;
; 1.079   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.299      ;
; 1.079   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.299      ;
; 1.079   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.299      ;
; 1.079   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.299      ;
; 1.079   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.299      ;
; 1.079   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.299      ;
; 1.079   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.299      ;
; 1.242   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.461      ;
; 1.242   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.461      ;
; 1.242   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.461      ;
; 1.242   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.461      ;
; 1.242   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.461      ;
; 1.242   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.461      ;
; 1.242   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.461      ;
; 1.793   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.015      ;
; 1.793   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.015      ;
; 1.793   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.015      ;
; 1.793   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.015      ;
; 1.793   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.015      ;
; 1.886   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 2.443      ;
; 1.886   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 2.443      ;
; 1.886   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 2.443      ;
; 100.692 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.430      ; 1.299      ;
; 101.010 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.062      ; 1.249      ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                                                     ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 1.790 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug|resetrequest ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 2.030      ;
; 1.790 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug|resetrequest ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 2.030      ;
; 1.790 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug|resetrequest ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 2.030      ;
; 1.790 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug|resetrequest ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 2.030      ;
; 1.790 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug|resetrequest ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 2.030      ;
; 1.790 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug|resetrequest ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 2.030      ;
; 1.809 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 2.400      ;
; 1.809 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 2.400      ;
; 1.809 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|end_begintransfer                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 2.400      ;
; 1.809 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_write                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 2.400      ;
; 1.809 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 2.400      ;
; 1.809 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_valid                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 2.400      ;
; 1.809 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 2.400      ;
; 1.809 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 2.400      ;
; 1.809 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 2.400      ;
; 1.826 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug|resetrequest ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 2.067      ;
; 1.838 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 2.394      ;
; 1.838 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|delayed_unxsync_rxdxx1                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 2.394      ;
; 1.838 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[0]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 2.394      ;
; 1.838 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[1]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 2.394      ;
; 1.838 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[2]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 2.394      ;
; 1.838 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[3]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 2.394      ;
; 1.838 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[4]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 2.394      ;
; 1.838 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[5]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 2.394      ;
; 1.838 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[6]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 2.394      ;
; 1.838 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[7]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 2.394      ;
; 1.838 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[8]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 2.394      ;
; 1.838 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[9]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 2.394      ;
; 1.838 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_clk_en                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 2.394      ;
; 1.838 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|do_start_rx                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.399      ; 2.394      ;
; 2.170 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.390      ;
; 2.170 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.390      ;
; 2.170 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.390      ;
; 2.170 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.390      ;
; 2.170 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.390      ;
; 2.170 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.390      ;
; 2.170 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.390      ;
; 2.170 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]~_emulated                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.390      ;
; 2.170 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.390      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.388      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte1_data[3]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.388      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte1_data[7]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.388      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.388      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.388      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.388      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte2_data[4]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.388      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte2_data[3]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.388      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte2_data[2]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.388      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte1_data[6]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.388      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte1_data[5]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.388      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte1_data[4]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.388      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.388      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.392      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_writedata[6]                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.392      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|hbreak_pending                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.392      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|hbreak_enabled                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.391      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.392      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.392      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.392      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.392      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.392      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.392      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.392      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.392      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.392      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_adc_slave_translator|av_readdata_pre[7]                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.392      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.391      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.391      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_regs:the_helen_uart_regs|control_reg[7]                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.388      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 2.385      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 2.385      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 2.385      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|rx_char_ready                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 2.385      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_ctrl_ld_signed                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.388      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.392      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.392      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.391      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_adc_slave_translator|av_readdata_pre[11]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.392      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.392      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.392      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_adc_slave_translator|av_readdata_pre[10]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.392      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_jtag_uart_0:jtag_uart_0|ien_AE                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.392      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.392      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.392      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.392      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.392      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_adc_slave_translator|av_readdata_pre[8]                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 2.392      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_regs:the_helen_uart_regs|control_reg[8]                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.388      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[0]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.390      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[1]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.390      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[2]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.390      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[3]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.390      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[4]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.390      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[5]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.390      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[6]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.390      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[7]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.390      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[8]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.390      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_rate_counter[9]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.390      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|baud_clk_en                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.390      ;
; 2.171 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 2.390      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 21
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.524
Worst Case Available Settling Time: 15.642 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                          ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                  ; Note                                                          ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
; 84.62 MHz  ; 84.62 MHz       ; altera_reserved_tck         ;                                                               ;
; 142.29 MHz ; 142.29 MHz      ; inst|altpll|sd1|pll7|clk[0] ;                                                               ;
; 299.67 MHz ; 250.0 MHz       ; CLOCK_50                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                   ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 2.972  ; 0.000         ;
; CLOCK_50                    ; 16.663 ; 0.000         ;
; altera_reserved_tck         ; 44.091 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                   ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 0.292 ; 0.000         ;
; CLOCK_50                    ; 0.311 ; 0.000         ;
; altera_reserved_tck         ; 0.311 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 7.145  ; 0.000         ;
; CLOCK_50                    ; 17.857 ; 0.000         ;
; altera_reserved_tck         ; 48.635 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; altera_reserved_tck         ; 0.790 ; 0.000         ;
; CLOCK_50                    ; 0.935 ; 0.000         ;
; inst|altpll|sd1|pll7|clk[0] ; 1.600 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary     ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 4.742  ; 0.000         ;
; CLOCK_50                    ; 9.589  ; 0.000         ;
; altera_reserved_tck         ; 49.551 ; 0.000         ;
+-----------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                         ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 2.972 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.276      ; 7.299      ;
; 2.974 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[28]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.944      ;
; 2.974 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[29]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.944      ;
; 2.981 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.937      ;
; 2.981 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[6]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.937      ;
; 2.981 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.937      ;
; 2.981 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.937      ;
; 2.981 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[3]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.937      ;
; 2.981 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.937      ;
; 2.981 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[1]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.937      ;
; 2.981 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.937      ;
; 3.004 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[15]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.933      ;
; 3.004 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[14]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.933      ;
; 3.004 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[13]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.933      ;
; 3.004 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[12]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.933      ;
; 3.004 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[11]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.933      ;
; 3.004 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[10]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.933      ;
; 3.004 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[9]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.933      ;
; 3.004 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[8]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.933      ;
; 3.004 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[26]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.933      ;
; 3.004 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[15]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.933      ;
; 3.004 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[14]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.933      ;
; 3.004 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[13]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.933      ;
; 3.004 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[12]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.933      ;
; 3.004 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[11]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.933      ;
; 3.004 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[10]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.933      ;
; 3.004 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[8]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.933      ;
; 3.029 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[25]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 6.911      ;
; 3.136 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.276      ; 7.135      ;
; 3.138 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[28]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.780      ;
; 3.138 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[29]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.780      ;
; 3.145 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.773      ;
; 3.145 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[6]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.773      ;
; 3.145 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.773      ;
; 3.145 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.773      ;
; 3.145 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[3]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.773      ;
; 3.145 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.773      ;
; 3.145 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[1]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.773      ;
; 3.145 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.773      ;
; 3.168 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[15]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.769      ;
; 3.168 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[14]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.769      ;
; 3.168 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[13]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.769      ;
; 3.168 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[12]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.769      ;
; 3.168 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[11]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.769      ;
; 3.168 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[10]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.769      ;
; 3.168 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[9]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.769      ;
; 3.168 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[8]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.769      ;
; 3.168 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[26]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.769      ;
; 3.168 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[15]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.769      ;
; 3.168 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[14]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.769      ;
; 3.168 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[13]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.769      ;
; 3.168 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[12]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.769      ;
; 3.168 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[11]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.769      ;
; 3.168 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[10]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.769      ;
; 3.168 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[8]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 6.769      ;
; 3.193 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[25]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.055     ; 6.747      ;
; 3.212 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[25]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 6.713      ;
; 3.212 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[24]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 6.713      ;
; 3.212 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[23]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 6.713      ;
; 3.239 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[28]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.421     ; 6.335      ;
; 3.239 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[29]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.421     ; 6.335      ;
; 3.241 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[24]                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.276      ; 7.030      ;
; 3.243 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[17]                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.276      ; 7.028      ;
; 3.243 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[24]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[28]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.675      ;
; 3.243 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[24]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[29]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.675      ;
; 3.245 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[17]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[28]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.673      ;
; 3.245 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[17]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[29]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.673      ;
; 3.246 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.421     ; 6.328      ;
; 3.246 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[6]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.421     ; 6.328      ;
; 3.246 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.421     ; 6.328      ;
; 3.246 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.421     ; 6.328      ;
; 3.246 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[3]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.421     ; 6.328      ;
; 3.246 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.421     ; 6.328      ;
; 3.246 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[1]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.421     ; 6.328      ;
; 3.246 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.421     ; 6.328      ;
; 3.248 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[22]                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.276      ; 7.023      ;
; 3.250 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[24]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.668      ;
; 3.250 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[24]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[6]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.668      ;
; 3.250 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[24]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.668      ;
; 3.250 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[24]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.668      ;
; 3.250 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[24]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[3]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.668      ;
; 3.250 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[24]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.668      ;
; 3.250 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[24]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[1]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.668      ;
; 3.250 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[24]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.668      ;
; 3.251 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[38]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 6.683      ;
; 3.251 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[36]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 6.683      ;
; 3.251 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[35]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 6.683      ;
; 3.251 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[31]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 6.683      ;
; 3.251 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[22]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 6.683      ;
; 3.251 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[21]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 6.683      ;
; 3.251 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[20]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 6.683      ;
; 3.251 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[9]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 6.683      ;
; 3.251 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[22]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[28]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.667      ;
; 3.251 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[22]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[29]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.667      ;
; 3.252 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[17]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.666      ;
; 3.252 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[17]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[6]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.666      ;
; 3.252 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[17]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.666      ;
; 3.252 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[17]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.666      ;
; 3.252 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[17]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[3]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.666      ;
; 3.252 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[17]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 6.666      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.663 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.355     ; 2.977      ;
; 16.783 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.156      ;
; 16.902 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.038      ;
; 16.970 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.356     ; 2.669      ;
; 17.017 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.923      ;
; 17.117 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.355     ; 2.523      ;
; 17.152 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.788      ;
; 17.155 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.785      ;
; 17.156 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.784      ;
; 17.162 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.778      ;
; 17.225 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.714      ;
; 17.240 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.700      ;
; 17.278 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.661      ;
; 17.278 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.661      ;
; 17.343 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.596      ;
; 17.343 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.596      ;
; 17.387 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.553      ;
; 17.445 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.495      ;
; 17.450 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.490      ;
; 17.474 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.466      ;
; 17.481 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.458      ;
; 17.542 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.398      ;
; 17.559 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.355     ; 2.081      ;
; 17.559 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.379      ;
; 17.565 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.374      ;
; 17.565 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.374      ;
; 17.622 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.318      ;
; 17.628 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.311      ;
; 17.628 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.311      ;
; 17.640 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.355     ; 2.000      ;
; 17.644 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.295      ;
; 17.658 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.282      ;
; 17.679 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.260      ;
; 17.716 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.223      ;
; 17.734 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.205      ;
; 17.734 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.205      ;
; 17.780 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.159      ;
; 17.780 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.159      ;
; 17.815 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.123      ;
; 17.823 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.116      ;
; 17.831 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.108      ;
; 17.831 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.108      ;
; 17.866 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.073      ;
; 17.869 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.071      ;
; 17.882 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.057      ;
; 17.882 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.057      ;
; 17.891 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.048      ;
; 17.918 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.021      ;
; 17.918 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.021      ;
; 17.935 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 2.004      ;
; 17.960 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.980      ;
; 17.963 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.355     ; 1.677      ;
; 18.052 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.887      ;
; 18.074 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.865      ;
; 18.074 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.865      ;
; 18.081 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.858      ;
; 18.093 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.846      ;
; 18.117 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.822      ;
; 18.132 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.807      ;
; 18.149 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.790      ;
; 18.151 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.355     ; 1.489      ;
; 18.152 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.355     ; 1.488      ;
; 18.172 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.767      ;
; 18.207 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.734      ;
; 18.214 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.725      ;
; 18.217 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.355     ; 1.423      ;
; 18.218 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.355     ; 1.422      ;
; 18.218 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.721      ;
; 18.219 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.720      ;
; 18.226 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.713      ;
; 18.229 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.710      ;
; 18.246 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.695      ;
; 18.287 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.653      ;
; 18.320 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.619      ;
; 18.324 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.615      ;
; 18.339 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.600      ;
; 18.355 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.584      ;
; 18.357 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.583      ;
; 18.360 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.579      ;
; 18.362 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.579      ;
; 18.365 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.574      ;
; 18.365 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.574      ;
; 18.378 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.562      ;
; 18.392 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.547      ;
; 18.417 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.523      ;
; 18.419 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.520      ;
; 18.439 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.500      ;
; 18.439 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.500      ;
; 18.449 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.490      ;
; 18.450 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.489      ;
; 18.455 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.485      ;
; 18.460 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.479      ;
; 18.482 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.457      ;
; 18.483 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.456      ;
; 18.483 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.456      ;
; 18.489 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.355     ; 1.151      ;
; 18.490 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.355     ; 1.150      ;
; 18.504 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.355     ; 1.136      ;
; 18.506 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.433      ;
; 18.512 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.427      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 6.038      ;
; 44.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 5.564      ;
; 44.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 5.453      ;
; 44.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.132      ; 5.414      ;
; 44.754 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 5.398      ;
; 44.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 5.288      ;
; 44.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 5.187      ;
; 44.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 5.135      ;
; 45.027 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 5.112      ;
; 45.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 5.079      ;
; 45.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 5.068      ;
; 45.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 5.012      ;
; 45.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 4.904      ;
; 45.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 4.856      ;
; 45.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 4.853      ;
; 45.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 4.759      ;
; 45.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 4.637      ;
; 45.837 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 4.300      ;
; 45.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 4.256      ;
; 45.977 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 4.164      ;
; 46.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 3.168      ;
; 47.165 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 2.963      ;
; 47.317 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck|sr[0]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.820      ;
; 47.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.793      ;
; 47.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.130      ; 2.732      ;
; 47.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.706      ;
; 47.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.133      ; 2.677      ;
; 47.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 2.509      ;
; 47.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 2.479      ;
; 47.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.130      ; 2.466      ;
; 47.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 2.455      ;
; 47.873 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 2.251      ;
; 48.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 1.896      ;
; 48.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 1.847      ;
; 48.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 1.663      ;
; 48.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.128      ; 1.629      ;
; 48.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 1.396      ;
; 49.220 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                          ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 0.911      ;
; 95.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.514      ;
; 95.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.514      ;
; 95.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.514      ;
; 95.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.514      ;
; 95.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.514      ;
; 95.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.514      ;
; 95.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.514      ;
; 95.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.377      ;
; 95.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.377      ;
; 95.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.377      ;
; 95.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.377      ;
; 95.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.377      ;
; 95.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.377      ;
; 95.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.377      ;
; 95.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.327      ;
; 95.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.327      ;
; 95.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.327      ;
; 95.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.327      ;
; 95.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.327      ;
; 95.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.327      ;
; 95.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.327      ;
; 95.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.327      ;
; 95.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.327      ;
; 95.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.327      ;
; 95.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.327      ;
; 95.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.327      ;
; 95.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.327      ;
; 95.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.327      ;
; 95.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.327      ;
; 95.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.327      ;
; 95.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.320      ;
; 95.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.320      ;
; 95.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.320      ;
; 95.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.320      ;
; 95.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.320      ;
; 95.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.320      ;
; 95.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.320      ;
; 95.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.320      ;
; 95.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.320      ;
; 95.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.320      ;
; 95.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.320      ;
; 95.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.320      ;
; 95.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.320      ;
; 95.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.320      ;
; 95.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.320      ;
; 95.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.320      ;
; 95.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.309      ;
; 95.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.309      ;
; 95.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.309      ;
; 95.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.227      ;
; 95.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.227      ;
; 95.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.227      ;
; 95.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.227      ;
; 95.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.227      ;
; 95.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.227      ;
; 95.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.227      ;
; 95.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.227      ;
; 95.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.227      ;
; 95.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.227      ;
; 95.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.227      ;
; 95.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.227      ;
; 95.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.227      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.292 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_dst_regnum[3]                                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_register_bank_b_module:helen_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.338      ; 0.799      ;
; 0.293 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_dst_regnum[0]                                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_register_bank_b_module:helen_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.338      ; 0.800      ;
; 0.299 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                                                                                                ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_write                                                                                                                                               ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_write                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted                                                                     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_dst_regnum[4]                                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_register_bank_b_module:helen_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.338      ; 0.807      ;
; 0.302 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.339      ; 0.810      ;
; 0.304 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.338      ; 0.811      ;
; 0.306 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.338      ; 0.813      ;
; 0.310 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.339      ; 0.818      ;
; 0.310 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.339      ; 0.818      ;
; 0.310 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_dst_regnum[4]                                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_register_bank_a_module:helen_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.336      ; 0.815      ;
; 0.311 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|hbreak_enabled                                                                                                                                        ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|hbreak_enabled                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                  ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_waiting_for_data                                                                                                                                ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_dst_regnum[1]                                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_register_bank_a_module:helen_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.336      ; 0.816      ;
; 0.311 ; helen:inst|helen_sdram:sdram|i_cmd[3]                                                                                                                                                               ; helen:inst|helen_sdram:sdram|i_cmd[3]                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                           ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                        ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_sdram:sdram|i_refs[1]                                                                                                                                                              ; helen:inst|helen_sdram:sdram|i_refs[1]                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_sdram:sdram|i_refs[0]                                                                                                                                                              ; helen:inst|helen_sdram:sdram|i_refs[0]                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_sdram:sdram|i_refs[2]                                                                                                                                                              ; helen:inst|helen_sdram:sdram|i_refs[2]                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_sdram:sdram|i_next.000                                                                                                                                                             ; helen:inst|helen_sdram:sdram|i_next.000                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_sdram:sdram|i_state.000                                                                                                                                                            ; helen:inst|helen_sdram:sdram|i_state.000                                                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_sdram:sdram|i_count[0]                                                                                                                                                             ; helen:inst|helen_sdram:sdram|i_count[0]                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_sdram:sdram|i_count[1]                                                                                                                                                             ; helen:inst|helen_sdram:sdram|i_count[1]                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_sdram:sdram|i_count[2]                                                                                                                                                             ; helen:inst|helen_sdram:sdram|i_count[2]                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_sdram:sdram|i_next.101                                                                                                                                                             ; helen:inst|helen_sdram:sdram|i_next.101                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_sdram:sdram|i_state.101                                                                                                                                                            ; helen:inst|helen_sdram:sdram|i_state.101                                                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_sdram:sdram|i_cmd[0]                                                                                                                                                               ; helen:inst|helen_sdram:sdram|i_cmd[0]                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_sdram:sdram|i_cmd[2]                                                                                                                                                               ; helen:inst|helen_sdram:sdram|i_cmd[2]                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_sdram:sdram|i_cmd[1]                                                                                                                                                               ; helen:inst|helen_sdram:sdram|i_cmd[1]                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_nios2_ocimem:the_helen_nios_cpu_nios2_ocimem|jtag_rd                             ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_nios2_ocimem:the_helen_nios_cpu_nios2_ocimem|jtag_rd                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                     ; helen:inst|helen_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem_used[0]                                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem_used[0]                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_adc:adc|refresh[1]                                                                                                                                                                 ; helen:inst|helen_adc:adc|refresh[1]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_adc:adc|refresh[0]                                                                                                                                                                 ; helen:inst|helen_adc:adc|refresh[0]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_adc:adc|refresh[5]                                                                                                                                                                 ; helen:inst|helen_adc:adc|refresh[5]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_adc:adc|go                                                                                                                                                                         ; helen:inst|helen_adc:adc|go                                                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem_used[1]                                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem_used[1]                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_adc:adc|auto_run                                                                                                                                                                   ; helen:inst|helen_adc:adc|auto_run                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                         ; helen:inst|helen_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                   ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                            ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|tx_ready                                                                                                                                 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|tx_ready                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|tx_overrun                                                                                                                               ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|tx_overrun                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|break_detect                                                                                                                             ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|break_detect                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|rx_overrun                                                                                                                               ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|rx_overrun                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|framing_error                                                                                                                            ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|framing_error                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|hbreak_pending                                                                                                                                        ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|hbreak_pending                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                           ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                           ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                  ; helen:inst|helen_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]                                                                                                                          ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]                                                                                                                          ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]                                                                                                                          ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState                                                                                                                      ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState                                                                                                                      ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk                                                                                                                                     ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState                                                                                                                     ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                           ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|m_next.010000000                                                                                                                                                       ; helen:inst|helen_sdram:sdram|m_next.010000000                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|m_count[2]                                                                                                                                                             ; helen:inst|helen_sdram:sdram|m_count[2]                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|m_count[0]                                                                                                                                                             ; helen:inst|helen_sdram:sdram|m_count[0]                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|m_state.000000100                                                                                                                                                      ; helen:inst|helen_sdram:sdram|m_state.000000100                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|m_state.000100000                                                                                                                                                      ; helen:inst|helen_sdram:sdram|m_state.000100000                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|refresh_request                                                                                                                                                        ; helen:inst|helen_sdram:sdram|refresh_request                                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|m_state.000000001                                                                                                                                                      ; helen:inst|helen_sdram:sdram|m_state.000000001                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|active_cs_n                                                                                                                                                            ; helen:inst|helen_sdram:sdram|active_cs_n                                                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|ack_refresh_request                                                                                                                                                    ; helen:inst|helen_sdram:sdram|ack_refresh_request                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[0]                                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[0]                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[1]                                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[1]                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address                                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator|read_accepted                                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator|read_accepted                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[7]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[6]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[9]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                            ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                            ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[11]                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                            ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[5]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.311 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.338 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                         ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.340 ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                    ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.460 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.659      ;
; 0.467 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.667      ;
; 0.475 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.675      ;
; 0.489 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.688      ;
; 0.520 ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.719      ;
; 0.534 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.733      ;
; 0.540 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.740      ;
; 0.542 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.741      ;
; 0.550 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.750      ;
; 0.568 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.768      ;
; 0.592 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.792      ;
; 0.625 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.825      ;
; 0.639 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.839      ;
; 0.646 ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.845      ;
; 0.667 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.866      ;
; 0.715 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.914      ;
; 0.715 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.914      ;
; 0.717 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.916      ;
; 0.719 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.918      ;
; 0.726 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.926      ;
; 0.738 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.936      ;
; 0.745 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.944      ;
; 0.750 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.949      ;
; 0.755 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.954      ;
; 0.759 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.958      ;
; 0.784 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.262     ; 0.666      ;
; 0.826 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.024      ;
; 0.828 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.026      ;
; 0.853 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.053      ;
; 0.865 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.064      ;
; 0.870 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.070      ;
; 0.872 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.072      ;
; 0.872 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.070      ;
; 0.881 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.080      ;
; 0.890 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.089      ;
; 0.892 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.091      ;
; 0.895 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.094      ;
; 0.896 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.095      ;
; 0.903 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.103      ;
; 0.910 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.109      ;
; 0.924 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.123      ;
; 0.926 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.126      ;
; 0.946 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.146      ;
; 1.014 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.214      ;
; 1.022 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.221      ;
; 1.023 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.222      ;
; 1.025 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.224      ;
; 1.029 ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.229      ;
; 1.029 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.228      ;
; 1.030 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.229      ;
; 1.032 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.231      ;
; 1.037 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.237      ;
; 1.038 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.237      ;
; 1.039 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.238      ;
; 1.046 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.246      ;
; 1.047 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.247      ;
; 1.094 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.294      ;
; 1.111 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.309      ;
; 1.130 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.233     ; 1.041      ;
; 1.149 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.347      ;
; 1.157 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.357      ;
; 1.158 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.233     ; 1.069      ;
; 1.158 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.356      ;
; 1.158 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.358      ;
; 1.159 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.233     ; 1.070      ;
; 1.167 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.365      ;
; 1.168 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.366      ;
; 1.177 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.375      ;
; 1.184 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.384      ;
; 1.185 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.384      ;
; 1.203 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.403      ;
; 1.219 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.419      ;
; 1.219 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.419      ;
; 1.222 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.422      ;
; 1.244 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.443      ;
; 1.250 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.449      ;
; 1.268 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.466      ;
; 1.270 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.468      ;
; 1.273 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.472      ;
; 1.275 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.475      ;
; 1.283 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.483      ;
; 1.290 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.490      ;
; 1.328 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.528      ;
; 1.328 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.528      ;
; 1.332 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.532      ;
; 1.333 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.533      ;
; 1.334 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.534      ;
; 1.335 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.534      ;
; 1.349 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 1.547      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                          ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                        ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.326 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                           ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.539      ;
; 0.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.529      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                           ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.540      ;
; 0.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                          ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck|ir_out[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck|sr[23]                                                                                                ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.547      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.547      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                                                                                                                                         ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 7.145 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[10]                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.157     ; 2.595      ;
; 7.145 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[7]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.160     ; 2.592      ;
; 7.145 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[8]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.158     ; 2.594      ;
; 7.145 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[9]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.157     ; 2.595      ;
; 7.145 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[11]                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.157     ; 2.595      ;
; 7.145 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[12]                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.161     ; 2.591      ;
; 7.145 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[13]                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.157     ; 2.595      ;
; 7.145 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[2]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.160     ; 2.592      ;
; 7.145 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[14]                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.157     ; 2.595      ;
; 7.202 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[1]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.197     ; 2.498      ;
; 7.202 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[0]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.197     ; 2.498      ;
; 7.204 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[3]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.185     ; 2.508      ;
; 7.219 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[4]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 2.602      ;
; 7.220 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_dqm[0]                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 2.597      ;
; 7.220 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_dqm[1]                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 2.597      ;
; 7.220 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[2]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 2.598      ;
; 7.220 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[7]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 2.598      ;
; 7.220 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[8]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 2.600      ;
; 7.220 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[9]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 2.601      ;
; 7.220 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[10]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 2.601      ;
; 7.220 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[11]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 2.601      ;
; 7.220 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[12]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 2.597      ;
; 7.220 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[13]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 2.601      ;
; 7.220 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[14]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 2.601      ;
; 7.220 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[1]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 2.600      ;
; 7.220 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[2]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 2.600      ;
; 7.220 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[3]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 2.599      ;
; 7.220 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[5]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 2.598      ;
; 7.220 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[6]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 2.599      ;
; 7.220 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[7]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 2.597      ;
; 7.220 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_bank[1]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.083     ; 2.600      ;
; 7.220 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_bank[0]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 2.599      ;
; 7.223 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[4]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.180     ; 2.494      ;
; 7.223 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[15]                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.180     ; 2.494      ;
; 7.224 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[6]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.177     ; 2.496      ;
; 7.224 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[5]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.177     ; 2.496      ;
; 7.228 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[0]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 2.573      ;
; 7.228 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[1]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 2.573      ;
; 7.230 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[3]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 2.583      ;
; 7.230 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[11]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 2.583      ;
; 7.233 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[0]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 2.577      ;
; 7.233 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[9]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 2.577      ;
; 7.242 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[10]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.095     ; 2.568      ;
; 7.244 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[8]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 2.575      ;
; 7.249 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[4]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 2.569      ;
; 7.249 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[15]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 2.569      ;
; 7.250 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[5]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 2.571      ;
; 7.250 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[6]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 2.571      ;
; 7.257 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[12]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 2.559      ;
; 7.369 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 2.435      ;
; 7.369 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 2.435      ;
; 7.369 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.082     ; 2.431      ;
; 7.369 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 2.435      ;
; 7.369 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 2.435      ;
; 7.369 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 2.434      ;
; 7.369 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 2.432      ;
; 7.370 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 2.434      ;
; 7.370 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 2.431      ;
; 7.378 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.116     ; 2.387      ;
; 7.378 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.116     ; 2.387      ;
; 7.380 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 2.397      ;
; 7.399 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe                                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 2.383      ;
; 7.399 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.099     ; 2.383      ;
; 7.400 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 2.385      ;
; 7.400 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 2.385      ;
; 7.402 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_cmd[3]                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 2.417      ;
; 7.410 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_cmd[0]                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 2.391      ;
; 7.434 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_cmd[1]                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 2.385      ;
; 7.434 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_cmd[2]                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 2.385      ;
; 7.505 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.163      ; 2.596      ;
; 7.505 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.163      ; 2.596      ;
; 7.505 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.163      ; 2.596      ;
; 7.505 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.163      ; 2.596      ;
; 7.505 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.163      ; 2.596      ;
; 7.505 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.163      ; 2.596      ;
; 7.505 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.163      ; 2.596      ;
; 7.505 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.163      ; 2.596      ;
; 7.633 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 2.269      ;
; 7.633 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_adc_slave_translator|av_readdata_pre[9]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 2.277      ;
; 7.633 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_adc_slave_translator|av_readdata_pre[4]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 2.277      ;
; 7.633 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_adc_slave_translator|av_readdata_pre[3]                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.085     ; 2.277      ;
; 7.634 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[2]                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 2.265      ;
; 7.634 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|F_pc[20]                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 2.265      ;
; 7.634 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|F_pc[21]                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 2.265      ;
; 7.634 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|F_pc[22]                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 2.265      ;
; 7.634 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[25]                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 2.265      ;
; 7.634 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[23]                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 2.265      ;
; 7.634 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[24]                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 2.265      ;
; 7.634 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[22]                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 2.265      ;
; 7.634 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|F_pc[23]                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 2.265      ;
; 7.634 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 2.265      ;
; 7.634 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 2.265      ;
; 7.634 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 2.265      ;
; 7.634 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|t_ena                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 2.265      ;
; 7.634 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 2.269      ;
; 7.634 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 2.269      ;
; 7.634 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 2.269      ;
; 7.634 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 2.269      ;
; 7.634 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 2.269      ;
; 7.634 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.092     ; 2.269      ;
+-------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.857 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.233      ; 2.371      ;
; 17.857 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.233      ; 2.371      ;
; 17.857 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.233      ; 2.371      ;
; 17.967 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.974      ;
; 17.967 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.974      ;
; 17.967 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.974      ;
; 17.967 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.974      ;
; 17.967 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.974      ;
; 18.521 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.418      ;
; 18.521 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.418      ;
; 18.521 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.418      ;
; 18.521 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.418      ;
; 18.521 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.418      ;
; 18.521 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.418      ;
; 18.521 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.418      ;
; 18.648 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.292      ;
; 18.648 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.292      ;
; 18.648 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.292      ;
; 18.648 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.292      ;
; 18.648 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.292      ;
; 18.648 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.292      ;
; 18.648 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.292      ;
; 18.648 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.292      ;
; 18.648 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.292      ;
; 18.648 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.292      ;
; 18.708 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.231      ;
; 18.708 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.231      ;
; 18.708 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.231      ;
; 18.708 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.231      ;
; 18.708 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.231      ;
; 18.708 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.231      ;
; 18.708 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.231      ;
; 18.708 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.231      ;
; 98.708 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; 100.000      ; -0.056     ; 1.231      ;
; 98.965 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; 100.000      ; 0.262      ; 1.292      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 1.489      ;
; 48.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 1.474      ;
; 97.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.055      ;
; 97.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.950      ;
; 97.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.950      ;
; 97.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.950      ;
; 97.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.950      ;
; 97.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.950      ;
; 97.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.950      ;
; 97.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.950      ;
; 97.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.950      ;
; 97.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.950      ;
; 97.987 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.950      ;
; 98.117 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.160      ; 1.981      ;
; 98.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.738      ;
; 98.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.738      ;
; 98.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.738      ;
; 98.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.738      ;
; 98.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.738      ;
; 98.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.738      ;
; 98.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.738      ;
; 98.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.738      ;
; 98.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.738      ;
; 98.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.738      ;
; 98.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.738      ;
; 98.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.738      ;
; 98.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.738      ;
; 98.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.731      ;
; 98.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.731      ;
; 98.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.731      ;
; 98.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.731      ;
; 98.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.731      ;
; 98.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.731      ;
; 98.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.719      ;
; 98.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.719      ;
; 98.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.719      ;
; 98.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.719      ;
; 98.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.719      ;
; 98.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.719      ;
; 98.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.719      ;
; 98.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.719      ;
; 98.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.719      ;
; 98.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.719      ;
; 98.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.719      ;
; 98.223 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.719      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.700      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.700      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.700      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.700      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.700      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.700      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.700      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.700      ;
; 98.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.680      ;
; 98.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.680      ;
; 98.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.680      ;
; 98.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.680      ;
; 98.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.680      ;
; 98.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.680      ;
; 98.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.680      ;
; 98.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.680      ;
; 98.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.680      ;
; 98.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.680      ;
; 98.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.680      ;
; 98.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.680      ;
; 98.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.671      ;
; 98.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.671      ;
; 98.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.671      ;
; 98.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.671      ;
; 98.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.671      ;
; 98.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.671      ;
; 98.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.671      ;
; 98.264 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.673      ;
; 98.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.652      ;
; 98.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.652      ;
; 98.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.652      ;
; 98.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.652      ;
; 98.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.652      ;
; 98.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.652      ;
; 98.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.652      ;
; 98.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.652      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.620      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.620      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.620      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.620      ;
; 98.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.620      ;
; 98.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.542      ;
; 98.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.542      ;
; 98.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.513      ;
; 98.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.513      ;
; 98.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.513      ;
; 98.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.513      ;
; 98.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.513      ;
; 98.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.513      ;
; 98.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.513      ;
; 98.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.513      ;
; 98.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.513      ;
; 98.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.513      ;
; 98.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.513      ;
; 98.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.513      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.989      ;
; 0.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.989      ;
; 0.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.989      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.150      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.150      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.150      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.150      ;
; 0.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.150      ;
; 1.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.313      ;
; 1.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.356      ;
; 1.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.356      ;
; 1.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.356      ;
; 1.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.356      ;
; 1.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.356      ;
; 1.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.356      ;
; 1.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.356      ;
; 1.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.356      ;
; 1.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.356      ;
; 1.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.356      ;
; 1.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.356      ;
; 1.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.356      ;
; 1.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.356      ;
; 1.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.356      ;
; 1.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.356      ;
; 1.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.356      ;
; 1.161 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.358      ;
; 1.161 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.358      ;
; 1.161 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.358      ;
; 1.161 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.358      ;
; 1.161 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.358      ;
; 1.161 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.358      ;
; 1.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.373      ;
; 1.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.373      ;
; 1.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.373      ;
; 1.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.374      ;
; 1.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.374      ;
; 1.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.374      ;
; 1.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.374      ;
; 1.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.374      ;
; 1.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.374      ;
; 1.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.374      ;
; 1.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.376      ;
; 1.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.376      ;
; 1.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.376      ;
; 1.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.376      ;
; 1.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.376      ;
; 1.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.376      ;
; 1.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.376      ;
; 1.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.376      ;
; 1.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.376      ;
; 1.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 1.376      ;
; 1.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.386      ;
; 1.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.386      ;
; 1.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.386      ;
; 1.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.386      ;
; 1.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.386      ;
; 1.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.386      ;
; 1.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.386      ;
; 1.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.386      ;
; 1.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.386      ;
; 1.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.386      ;
; 1.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.386      ;
; 1.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.386      ;
; 1.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.386      ;
; 1.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.386      ;
; 1.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.410      ;
; 1.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.410      ;
; 1.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.537      ;
; 1.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.537      ;
; 1.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.537      ;
; 1.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.537      ;
; 1.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.537      ;
; 1.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.539      ;
; 1.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.539      ;
; 1.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.539      ;
; 1.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.539      ;
; 1.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.539      ;
; 1.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.539      ;
; 1.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.539      ;
; 1.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.539      ;
; 1.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.551      ;
; 1.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.551      ;
; 1.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.551      ;
; 1.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.551      ;
; 1.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.551      ;
; 1.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.551      ;
; 1.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.551      ;
; 1.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.566      ;
; 1.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.582      ;
; 1.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.582      ;
; 1.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.582      ;
; 1.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.582      ;
; 1.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.582      ;
; 1.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.582      ;
; 1.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.582      ;
; 1.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.582      ;
; 1.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.582      ;
; 1.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.582      ;
; 1.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.582      ;
; 1.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.582      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.935   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.135      ;
; 0.935   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.135      ;
; 0.935   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.135      ;
; 0.935   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.135      ;
; 0.935   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.135      ;
; 0.935   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.135      ;
; 0.935   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.135      ;
; 0.935   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.135      ;
; 0.982   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.182      ;
; 0.982   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.182      ;
; 0.982   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.182      ;
; 0.982   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.182      ;
; 0.982   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.182      ;
; 0.982   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.182      ;
; 0.982   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.182      ;
; 0.982   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.182      ;
; 0.982   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.182      ;
; 0.982   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.182      ;
; 1.126   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.325      ;
; 1.126   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.325      ;
; 1.126   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.325      ;
; 1.126   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.325      ;
; 1.126   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.325      ;
; 1.126   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.325      ;
; 1.126   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.325      ;
; 1.640   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.841      ;
; 1.640   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.841      ;
; 1.640   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.841      ;
; 1.640   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.841      ;
; 1.640   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.841      ;
; 1.742   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 2.242      ;
; 1.742   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 2.242      ;
; 1.742   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.356      ; 2.242      ;
; 100.632 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.386      ; 1.182      ;
; 100.915 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.056      ; 1.135      ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                                                     ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 1.600 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.387      ; 2.131      ;
; 1.600 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.387      ; 2.131      ;
; 1.600 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|end_begintransfer                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.387      ; 2.131      ;
; 1.600 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_write                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.387      ; 2.131      ;
; 1.600 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.387      ; 2.131      ;
; 1.600 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_valid                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.387      ; 2.131      ;
; 1.600 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.387      ; 2.131      ;
; 1.600 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.387      ; 2.131      ;
; 1.600 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.387      ; 2.131      ;
; 1.629 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.352      ; 2.125      ;
; 1.629 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|delayed_unxsync_rxdxx1                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.352      ; 2.125      ;
; 1.629 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[0]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.352      ; 2.125      ;
; 1.629 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[1]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.352      ; 2.125      ;
; 1.629 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[2]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.352      ; 2.125      ;
; 1.629 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[3]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.352      ; 2.125      ;
; 1.629 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[4]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.352      ; 2.125      ;
; 1.629 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[5]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.352      ; 2.125      ;
; 1.629 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[6]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.352      ; 2.125      ;
; 1.629 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[7]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.352      ; 2.125      ;
; 1.629 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[8]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.352      ; 2.125      ;
; 1.629 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[9]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.352      ; 2.125      ;
; 1.629 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_clk_en                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.352      ; 2.125      ;
; 1.629 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|do_start_rx                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.352      ; 2.125      ;
; 1.638 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug|resetrequest ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.855      ;
; 1.638 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug|resetrequest ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.855      ;
; 1.638 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug|resetrequest ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.855      ;
; 1.638 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug|resetrequest ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.855      ;
; 1.638 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug|resetrequest ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.855      ;
; 1.638 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug|resetrequest ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 1.855      ;
; 1.665 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug|resetrequest ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 1.883      ;
; 1.922 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]~_emulated                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.120      ;
; 1.922 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.120      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.122      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.121      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.121      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.121      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.121      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.121      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.121      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.121      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_writedata[6]                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.122      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|hbreak_pending                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.122      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|hbreak_enabled                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.122      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.122      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_adc_slave_translator|av_readdata_pre[7]                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.122      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_regs:the_helen_uart_regs|control_reg[7]                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.118      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_adc_slave_translator|av_readdata_pre[11]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.122      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.122      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.122      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_adc_slave_translator|av_readdata_pre[10]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.122      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.122      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.122      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_adc_slave_translator|av_readdata_pre[8]                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.122      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_regs:the_helen_uart_regs|control_reg[8]                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.118      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_regs:the_helen_uart_regs|readdata[8]                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.118      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.122      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_adc_slave_translator|av_readdata_pre[6]                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.122      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_adc_slave_translator|av_readdata_pre[5]                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.122      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_regs:the_helen_uart_regs|control_reg[5]                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.118      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|tx_shift_empty                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.118      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.122      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_regs:the_helen_uart_regs|control_reg[4]                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.118      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_regs:the_helen_uart_regs|readdata[4]                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.121      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[4]                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.122      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_regs:the_helen_uart_regs|control_reg[3]                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.118      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_ipending_reg[2]                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.122      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_regs:the_helen_uart_regs|control_reg[2]                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.118      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_regs:the_helen_uart_regs|control_reg[1]                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.118      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_bstatus_reg                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.122      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_status_reg_pie                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.122      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_estatus_reg                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.122      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.122      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_adc_slave_translator|av_readdata_pre[0]                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.122      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_regs:the_helen_uart_regs|control_reg[6]                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.118      ;
; 1.923 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_regs:the_helen_uart_regs|irq                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.118      ;
; 1.924 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.120      ;
; 1.924 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte1_data[3]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.120      ;
; 1.924 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte1_data[7]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.120      ;
; 1.924 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.120      ;
; 1.924 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.120      ;
; 1.924 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.120      ;
; 1.924 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte2_data[4]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.120      ;
; 1.924 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte2_data[3]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.120      ;
; 1.924 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte2_data[2]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.120      ;
; 1.924 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte1_data[6]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.120      ;
; 1.924 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte1_data[5]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.120      ;
; 1.924 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte1_data[4]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.120      ;
; 1.924 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.120      ;
; 1.924 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.117      ;
; 1.924 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|E_new_inst                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.116      ;
; 1.924 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_logic_op[1]                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.112      ;
; 1.924 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_logic_op[0]                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.110      ;
; 1.924 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|E_src2[9]                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.116      ;
; 1.924 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|E_src2[8]                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.116      ;
; 1.924 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|E_src1[7]                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.115      ;
; 1.924 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|E_src2[7]                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.117      ;
; 1.924 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|E_src2[6]                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.117      ;
; 1.924 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_ctrl_force_src2_zero                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.111      ;
; 1.924 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|E_src2[4]                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.116      ;
; 1.924 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_writedata[0]                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.045      ; 2.113      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 21
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.524
Worst Case Available Settling Time: 16.106 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                   ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 5.431  ; 0.000         ;
; CLOCK_50                    ; 17.861 ; 0.000         ;
; altera_reserved_tck         ; 46.296 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                   ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 0.149 ; 0.000         ;
; CLOCK_50                    ; 0.186 ; 0.000         ;
; altera_reserved_tck         ; 0.186 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 8.148  ; 0.000         ;
; CLOCK_50                    ; 18.545 ; 0.000         ;
; altera_reserved_tck         ; 49.298 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; altera_reserved_tck         ; 0.493 ; 0.000         ;
; CLOCK_50                    ; 0.556 ; 0.000         ;
; inst|altpll|sd1|pll7|clk[0] ; 1.004 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary     ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; inst|altpll|sd1|pll7|clk[0] ; 4.750  ; 0.000         ;
; CLOCK_50                    ; 9.245  ; 0.000         ;
; altera_reserved_tck         ; 49.469 ; 0.000         ;
+-----------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                         ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 5.431 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.166      ; 4.722      ;
; 5.552 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.166      ; 4.601      ;
; 5.599 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[22]                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.166      ; 4.554      ;
; 5.610 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[24]                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.166      ; 4.543      ;
; 5.616 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[17]                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.166      ; 4.537      ;
; 5.621 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[28]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 4.312      ;
; 5.621 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[29]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 4.312      ;
; 5.623 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address                      ; helen:inst|helen_sdram:sdram|m_data[1]                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 4.256      ;
; 5.629 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address                      ; helen:inst|helen_sdram:sdram|m_data[4]                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 4.265      ;
; 5.630 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.304      ;
; 5.630 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[6]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.304      ;
; 5.630 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.304      ;
; 5.630 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.304      ;
; 5.630 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[3]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.304      ;
; 5.630 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.304      ;
; 5.630 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[1]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.304      ;
; 5.630 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.053     ; 4.304      ;
; 5.634 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[15]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.312      ;
; 5.634 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[14]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.312      ;
; 5.634 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[13]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.312      ;
; 5.634 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[12]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.312      ;
; 5.634 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[11]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.312      ;
; 5.634 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[10]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.312      ;
; 5.634 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[9]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.312      ;
; 5.634 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[8]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.312      ;
; 5.637 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[26]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.309      ;
; 5.637 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[15]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.309      ;
; 5.637 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[14]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.309      ;
; 5.637 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[13]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.309      ;
; 5.637 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[12]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.309      ;
; 5.637 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[11]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.309      ;
; 5.637 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[10]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.309      ;
; 5.637 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[8]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.041     ; 4.309      ;
; 5.654 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[25]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.038     ; 4.295      ;
; 5.659 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address                      ; helen:inst|helen_sdram:sdram|m_data[2]                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.044     ; 4.236      ;
; 5.663 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[28]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.264     ; 4.060      ;
; 5.663 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[29]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.264     ; 4.060      ;
; 5.672 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.263     ; 4.052      ;
; 5.672 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[6]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.263     ; 4.052      ;
; 5.672 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.263     ; 4.052      ;
; 5.672 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.263     ; 4.052      ;
; 5.672 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[3]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.263     ; 4.052      ;
; 5.672 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.263     ; 4.052      ;
; 5.672 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[1]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.263     ; 4.052      ;
; 5.672 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.263     ; 4.052      ;
; 5.676 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[15]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.060      ;
; 5.676 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[14]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.060      ;
; 5.676 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[13]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.060      ;
; 5.676 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[12]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.060      ;
; 5.676 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[11]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.060      ;
; 5.676 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[10]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.060      ;
; 5.676 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[9]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.060      ;
; 5.676 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[8]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.060      ;
; 5.679 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[26]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.057      ;
; 5.679 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[15]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.057      ;
; 5.679 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[14]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.057      ;
; 5.679 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[13]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.057      ;
; 5.679 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[12]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.057      ;
; 5.679 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[11]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.057      ;
; 5.679 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[10]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.057      ;
; 5.679 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[8]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.057      ;
; 5.683 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[28]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.264     ; 4.040      ;
; 5.683 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[29]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.264     ; 4.040      ;
; 5.688 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[12]                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.163      ; 4.462      ;
; 5.692 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[7]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.263     ; 4.032      ;
; 5.692 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[6]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.263     ; 4.032      ;
; 5.692 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[5]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.263     ; 4.032      ;
; 5.692 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[4]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.263     ; 4.032      ;
; 5.692 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[3]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.263     ; 4.032      ;
; 5.692 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[2]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.263     ; 4.032      ;
; 5.692 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[1]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.263     ; 4.032      ;
; 5.692 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[0]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.263     ; 4.032      ;
; 5.696 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[25]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.248     ; 4.043      ;
; 5.696 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[15]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.040      ;
; 5.696 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[14]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.040      ;
; 5.696 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[13]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.040      ;
; 5.696 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[12]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.040      ;
; 5.696 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[11]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.040      ;
; 5.696 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[10]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.040      ;
; 5.696 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[9]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.040      ;
; 5.696 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[8]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.040      ;
; 5.699 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[26]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.037      ;
; 5.699 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[15]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.037      ;
; 5.699 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[14]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.037      ;
; 5.699 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[13]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.037      ;
; 5.699 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[12]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.037      ;
; 5.699 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[11]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.037      ;
; 5.699 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[10]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.037      ;
; 5.699 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[8]                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.251     ; 4.037      ;
; 5.702 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_onchip:onchip|altsyncram:the_altsyncram|altsyncram_m0g1:auto_generated|ram_block1a30~porta_re_reg              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.143      ; 4.450      ;
; 5.703 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_onchip:onchip|altsyncram:the_altsyncram|altsyncram_m0g1:auto_generated|ram_block1a15~porta_re_reg              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.128      ; 4.434      ;
; 5.710 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_onchip:onchip|altsyncram:the_altsyncram|altsyncram_m0g1:auto_generated|ram_block1a30~porta_we_reg              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.143      ; 4.442      ;
; 5.711 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[16]                                                                 ; helen:inst|helen_onchip:onchip|altsyncram:the_altsyncram|altsyncram_m0g1:auto_generated|ram_block1a15~porta_we_reg              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.128      ; 4.426      ;
; 5.712 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address                      ; helen:inst|helen_sdram:sdram|m_data[15]                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.046     ; 4.182      ;
; 5.716 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_1[25]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.248     ; 4.023      ;
; 5.721 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[23]                                                                 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.166      ; 4.432      ;
; 5.739 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                           ; helen:inst|helen_onchip:onchip|altsyncram:the_altsyncram|altsyncram_m0g1:auto_generated|ram_block1a30~porta_re_reg              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 4.203      ;
; 5.742 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[28]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 4.191      ;
; 5.742 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_alu_result[15]                                                                 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entry_0[29]                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.054     ; 4.191      ;
; 5.742 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address                      ; helen:inst|helen_sdram:sdram|m_addr[2]                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.043     ; 4.154      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.861 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 1.907      ;
; 17.869 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.081      ;
; 17.943 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.007      ;
; 18.059 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 1.709      ;
; 18.099 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.851      ;
; 18.101 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.849      ;
; 18.108 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.842      ;
; 18.110 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.840      ;
; 18.136 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 1.632      ;
; 18.158 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.792      ;
; 18.183 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.767      ;
; 18.223 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.726      ;
; 18.282 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.668      ;
; 18.289 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.661      ;
; 18.316 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.634      ;
; 18.316 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.634      ;
; 18.317 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.633      ;
; 18.317 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.633      ;
; 18.386 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.563      ;
; 18.389 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.561      ;
; 18.421 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.528      ;
; 18.446 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.504      ;
; 18.452 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 1.316      ;
; 18.456 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.494      ;
; 18.469 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.481      ;
; 18.469 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.481      ;
; 18.479 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 1.289      ;
; 18.486 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.464      ;
; 18.498 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.451      ;
; 18.503 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.447      ;
; 18.535 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.415      ;
; 18.535 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.415      ;
; 18.547 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.403      ;
; 18.566 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.384      ;
; 18.584 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.365      ;
; 18.627 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.323      ;
; 18.628 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.322      ;
; 18.638 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.312      ;
; 18.642 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.308      ;
; 18.642 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.308      ;
; 18.645 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.305      ;
; 18.645 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.305      ;
; 18.648 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.302      ;
; 18.648 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.302      ;
; 18.661 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.288      ;
; 18.695 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.255      ;
; 18.695 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.255      ;
; 18.695 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.255      ;
; 18.697 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 1.071      ;
; 18.716 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.234      ;
; 18.720 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.230      ;
; 18.720 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.230      ;
; 18.753 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.197      ;
; 18.785 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.165      ;
; 18.797 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.153      ;
; 18.799 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 0.969      ;
; 18.801 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 0.967      ;
; 18.805 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.145      ;
; 18.814 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.136      ;
; 18.841 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.108      ;
; 18.847 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.103      ;
; 18.852 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.099      ;
; 18.852 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.098      ;
; 18.852 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.098      ;
; 18.864 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.086      ;
; 18.872 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.079      ;
; 18.885 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.065      ;
; 18.886 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 0.882      ;
; 18.887 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 0.881      ;
; 18.888 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.062      ;
; 18.894 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.056      ;
; 18.908 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.042      ;
; 18.926 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.023      ;
; 18.935 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.015      ;
; 18.937 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.013      ;
; 18.958 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.992      ;
; 18.959 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.991      ;
; 18.964 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.987      ;
; 18.964 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.986      ;
; 18.970 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.980      ;
; 18.978 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.972      ;
; 18.982 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.968      ;
; 18.982 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.968      ;
; 18.984 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 0.965      ;
; 18.986 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 0.963      ;
; 18.994 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.956      ;
; 18.999 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 0.950      ;
; 19.001 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 0.948      ;
; 19.004 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 0.945      ;
; 19.018 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.932      ;
; 19.024 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.926      ;
; 19.032 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.918      ;
; 19.035 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 0.733      ;
; 19.036 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.914      ;
; 19.044 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.906      ;
; 19.070 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 0.698      ;
; 19.075 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.875      ;
; 19.075 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.875      ;
; 19.080 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 0.688      ;
; 19.098 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.852      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 3.960      ;
; 46.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 3.637      ;
; 46.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 3.549      ;
; 46.714 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 3.541      ;
; 46.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 3.516      ;
; 46.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 3.441      ;
; 46.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 3.384      ;
; 46.904 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 3.351      ;
; 46.931 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 3.324      ;
; 46.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 3.308      ;
; 46.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 3.314      ;
; 47.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 3.245      ;
; 47.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 3.178      ;
; 47.097 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 3.171      ;
; 47.121 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 3.135      ;
; 47.233 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 3.023      ;
; 47.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 2.943      ;
; 47.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 2.800      ;
; 47.514 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 2.750      ;
; 47.577 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 2.687      ;
; 48.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 2.033      ;
; 48.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.880      ;
; 48.462 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck|sr[0]                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.799      ;
; 48.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.782      ;
; 48.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.741      ;
; 48.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.733      ;
; 48.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.723      ;
; 48.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.604      ;
; 48.669 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.588      ;
; 48.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.576      ;
; 48.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.564      ;
; 48.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.430      ;
; 49.050 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.205      ;
; 49.061 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 1.191      ;
; 49.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.056      ;
; 49.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 1.032      ;
; 49.361 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 0.889      ;
; 49.672 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                          ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 0.581      ;
; 97.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.922      ;
; 97.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.922      ;
; 97.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.922      ;
; 97.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.922      ;
; 97.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.922      ;
; 97.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.922      ;
; 97.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.922      ;
; 97.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.886      ;
; 97.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.886      ;
; 97.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.886      ;
; 97.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.886      ;
; 97.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.886      ;
; 97.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.886      ;
; 97.074 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.886      ;
; 97.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.776      ;
; 97.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.776      ;
; 97.167 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.776      ;
; 97.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.772      ;
; 97.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.765      ;
; 97.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.765      ;
; 97.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.765      ;
; 97.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.765      ;
; 97.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.765      ;
; 97.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.765      ;
; 97.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.765      ;
; 97.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.765      ;
; 97.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.765      ;
; 97.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.765      ;
; 97.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.765      ;
; 97.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.765      ;
; 97.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.765      ;
; 97.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.765      ;
; 97.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.765      ;
; 97.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.765      ;
; 97.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.755      ;
; 97.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.755      ;
; 97.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.755      ;
; 97.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.755      ;
; 97.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.755      ;
; 97.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.755      ;
; 97.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.755      ;
; 97.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.755      ;
; 97.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.755      ;
; 97.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.755      ;
; 97.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.755      ;
; 97.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.755      ;
; 97.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.755      ;
; 97.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.755      ;
; 97.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.755      ;
; 97.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.755      ;
; 97.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.734      ;
; 97.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.740      ;
; 97.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.740      ;
; 97.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.740      ;
; 97.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.698      ;
; 97.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.698      ;
; 97.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.698      ;
; 97.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.698      ;
; 97.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.698      ;
; 97.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.698      ;
; 97.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.698      ;
; 97.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.698      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.149 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_dst_regnum[0]                                                                                                                                      ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_register_bank_b_module:helen_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.473      ;
; 0.150 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.475      ;
; 0.151 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_dst_regnum[3]                                                                                                                                      ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_register_bank_b_module:helen_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.475      ;
; 0.153 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_dst_regnum[4]                                                                                                                                      ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_register_bank_b_module:helen_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.477      ;
; 0.157 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.479      ;
; 0.158 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.483      ;
; 0.159 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.481      ;
; 0.162 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.484      ;
; 0.165 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_dst_regnum[4]                                                                                                                                      ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_register_bank_a_module:helen_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.487      ;
; 0.165 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_dst_regnum[2]                                                                                                                                      ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_register_bank_b_module:helen_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.489      ;
; 0.167 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_dst_regnum[1]                                                                                                                                      ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_register_bank_a_module:helen_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.489      ;
; 0.168 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.493      ;
; 0.168 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_dst_regnum[1]                                                                                                                                      ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_register_bank_b_module:helen_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.492      ;
; 0.173 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_dst_regnum[0]                                                                                                                                      ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_register_bank_a_module:helen_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.495      ;
; 0.174 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.496      ;
; 0.176 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.501      ;
; 0.176 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.498      ;
; 0.176 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.498      ;
; 0.177 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_dst_regnum[2]                                                                                                                                      ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_register_bank_a_module:helen_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.499      ;
; 0.179 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                                                                                               ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_write                                                                                                                                              ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_write                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted                                                                     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.184 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_dst_regnum[3]                                                                                                                                      ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_register_bank_a_module:helen_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.506      ;
; 0.187 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|hbreak_enabled                                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|hbreak_enabled                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem_used[0]                                                                                ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem_used[0]                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_adc:adc|refresh[1]                                                                                                                                                                ; helen:inst|helen_adc:adc|refresh[1]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_adc:adc|refresh[0]                                                                                                                                                                ; helen:inst|helen_adc:adc|refresh[0]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_adc:adc|refresh[5]                                                                                                                                                                ; helen:inst|helen_adc:adc|refresh[5]                                                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_adc:adc|go                                                                                                                                                                        ; helen:inst|helen_adc:adc|go                                                                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem_used[1]                                                                                ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo|mem_used[1]                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_waiting_for_data                                                                                                                               ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_adc:adc|auto_run                                                                                                                                                                  ; helen:inst|helen_adc:adc|auto_run                                                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                           ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|end_begintransfer                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|tx_ready                                                                                                                                ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|tx_ready                                                                                                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|tx_overrun                                                                                                                              ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|tx_overrun                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                          ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                          ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                              ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]                                                                                                                         ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]                                                                                                                         ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]                                                                                                                         ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState                                                                                                                     ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk                                                                                                                                    ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|i_cmd[3]                                                                                                                                                              ; helen:inst|helen_sdram:sdram|i_cmd[3]                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|m_next.010000000                                                                                                                                                      ; helen:inst|helen_sdram:sdram|m_next.010000000                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|m_count[2]                                                                                                                                                            ; helen:inst|helen_sdram:sdram|m_count[2]                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|m_state.000100000                                                                                                                                                     ; helen:inst|helen_sdram:sdram|m_state.000100000                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|refresh_request                                                                                                                                                       ; helen:inst|helen_sdram:sdram|refresh_request                                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|m_state.000000001                                                                                                                                                     ; helen:inst|helen_sdram:sdram|m_state.000000001                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|active_cs_n                                                                                                                                                           ; helen:inst|helen_sdram:sdram|active_cs_n                                                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|ack_refresh_request                                                                                                                                                   ; helen:inst|helen_sdram:sdram|ack_refresh_request                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[0]                                                                                          ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[0]                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[1]                                                                                          ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|entries[1]                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address                                                                                          ; helen:inst|helen_sdram:sdram|helen_sdram_input_efifo_module:the_helen_sdram_input_efifo_module|rd_address                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                         ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                       ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|i_refs[1]                                                                                                                                                             ; helen:inst|helen_sdram:sdram|i_refs[1]                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|i_refs[0]                                                                                                                                                             ; helen:inst|helen_sdram:sdram|i_refs[0]                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|i_refs[2]                                                                                                                                                             ; helen:inst|helen_sdram:sdram|i_refs[2]                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem_used[0]                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem_used[0]                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem_used[1]                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem_used[1]                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|i_next.000                                                                                                                                                            ; helen:inst|helen_sdram:sdram|i_next.000                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|i_state.000                                                                                                                                                           ; helen:inst|helen_sdram:sdram|i_state.000                                                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|i_count[0]                                                                                                                                                            ; helen:inst|helen_sdram:sdram|i_count[0]                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|i_count[1]                                                                                                                                                            ; helen:inst|helen_sdram:sdram|i_count[1]                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|i_count[2]                                                                                                                                                            ; helen:inst|helen_sdram:sdram|i_count[2]                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|i_next.101                                                                                                                                                            ; helen:inst|helen_sdram:sdram|i_next.101                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|i_state.101                                                                                                                                                           ; helen:inst|helen_sdram:sdram|i_state.101                                                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|init_done                                                                                                                                                             ; helen:inst|helen_sdram:sdram|init_done                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|i_cmd[0]                                                                                                                                                              ; helen:inst|helen_sdram:sdram|i_cmd[0]                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|i_cmd[2]                                                                                                                                                              ; helen:inst|helen_sdram:sdram|i_cmd[2]                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_sdram:sdram|i_cmd[1]                                                                                                                                                              ; helen:inst|helen_sdram:sdram|i_cmd[1]                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem_used[0]                                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem_used[0]                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem_used[1]                                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem_used[1]                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|TOE                                                                                                                               ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|TOE                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|EOP                                                                                                                               ; helen:inst|helen_flash:flash|helen_flash_sub:the_helen_flash_sub|EOP                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_nios2_avalon_reg:the_helen_nios_cpu_nios2_avalon_reg|oci_single_step_mode       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_nios2_avalon_reg:the_helen_nios_cpu_nios2_avalon_reg|oci_single_step_mode                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][84]                                                                                     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][84]                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][66]                                                                                     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_s1_agent_rsp_fifo|mem[1][66]                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][66]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][66]                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][84]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_epcs_control_port_agent_rsp_fifo|mem[1][84]                                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[0]                                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[0]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[1]                                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[1]                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                         ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                    ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.262 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.383      ;
; 0.263 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.383      ;
; 0.273 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.394      ;
; 0.309 ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.430      ;
; 0.319 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.440      ;
; 0.324 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.445      ;
; 0.324 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.445      ;
; 0.329 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.450      ;
; 0.333 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.454      ;
; 0.345 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.466      ;
; 0.347 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.468      ;
; 0.366 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.487      ;
; 0.370 ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.491      ;
; 0.384 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.505      ;
; 0.410 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.531      ;
; 0.411 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.532      ;
; 0.414 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.535      ;
; 0.414 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.534      ;
; 0.420 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.539      ;
; 0.427 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.548      ;
; 0.432 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.553      ;
; 0.433 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.554      ;
; 0.453 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.574      ;
; 0.458 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.154     ; 0.388      ;
; 0.462 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.583      ;
; 0.487 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.608      ;
; 0.489 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.608      ;
; 0.490 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.609      ;
; 0.490 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.610      ;
; 0.502 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.622      ;
; 0.504 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.624      ;
; 0.510 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.631      ;
; 0.511 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.632      ;
; 0.517 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.638      ;
; 0.519 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.641      ;
; 0.525 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.646      ;
; 0.526 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.646      ;
; 0.541 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.662      ;
; 0.544 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.665      ;
; 0.548 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.669      ;
; 0.569 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.690      ;
; 0.586 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.707      ;
; 0.587 ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.708      ;
; 0.588 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.709      ;
; 0.592 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.713      ;
; 0.594 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.715      ;
; 0.615 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.736      ;
; 0.625 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.746      ;
; 0.626 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.747      ;
; 0.628 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.749      ;
; 0.630 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.751      ;
; 0.632 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.752      ;
; 0.636 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.757      ;
; 0.638 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.759      ;
; 0.648 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.769      ;
; 0.656 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.777      ;
; 0.670 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.139     ; 0.615      ;
; 0.678 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.797      ;
; 0.680 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.799      ;
; 0.685 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.806      ;
; 0.685 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.804      ;
; 0.687 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.806      ;
; 0.689 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.808      ;
; 0.689 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.139     ; 0.634      ;
; 0.691 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.139     ; 0.636      ;
; 0.695 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.816      ;
; 0.696 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.817      ;
; 0.718 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.839      ;
; 0.726 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.847      ;
; 0.726 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.847      ;
; 0.726 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.847      ;
; 0.731 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.852      ;
; 0.734 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.855      ;
; 0.740 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.861      ;
; 0.740 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.861      ;
; 0.743 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.864      ;
; 0.744 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.863      ;
; 0.747 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.868      ;
; 0.747 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.868      ;
; 0.761 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.882      ;
; 0.798 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.917      ;
; 0.801 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.922      ;
; 0.801 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.922      ;
; 0.801 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.922      ;
; 0.808 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.929      ;
; 0.813 ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.934      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                        ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                          ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                           ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.316      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                           ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                          ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck|ir_out[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck|sr[23]                                                                                                ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_debug_slave_wrapper:the_helen_nios_cpu_debug_slave_wrapper|helen_nios_cpu_debug_slave_tck:the_helen_nios_cpu_debug_slave_tck|sr[22]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                               ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                                                                                                                                                                                         ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 8.148 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[10]                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 1.685      ;
; 8.148 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[9]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 1.685      ;
; 8.148 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[11]                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 1.685      ;
; 8.148 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[13]                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 1.685      ;
; 8.148 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[14]                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 1.685      ;
; 8.149 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[7]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 1.682      ;
; 8.149 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[8]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 1.684      ;
; 8.149 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[12]                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.107     ; 1.681      ;
; 8.149 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[2]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 1.683      ;
; 8.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[1]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 1.647      ;
; 8.161 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[0]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.130     ; 1.647      ;
; 8.164 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[3]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.120     ; 1.654      ;
; 8.173 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[0]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 1.691      ;
; 8.173 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[1]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.076     ; 1.691      ;
; 8.176 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[3]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 1.698      ;
; 8.176 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[11]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 1.698      ;
; 8.177 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[4]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.115     ; 1.646      ;
; 8.177 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[15]                                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.115     ; 1.646      ;
; 8.178 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[0]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 1.695      ;
; 8.178 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[9]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 1.695      ;
; 8.178 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[6]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.112     ; 1.648      ;
; 8.178 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|za_data[5]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.112     ; 1.648      ;
; 8.184 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[10]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.068     ; 1.688      ;
; 8.185 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[8]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 1.693      ;
; 8.188 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[9]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 1.693      ;
; 8.188 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[10]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 1.693      ;
; 8.188 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[11]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 1.693      ;
; 8.188 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[13]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 1.693      ;
; 8.188 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[14]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 1.693      ;
; 8.188 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[4]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.694      ;
; 8.189 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_dqm[0]                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 1.689      ;
; 8.189 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_dqm[1]                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 1.689      ;
; 8.189 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[2]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 1.691      ;
; 8.189 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[4]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 1.690      ;
; 8.189 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[7]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 1.690      ;
; 8.189 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[8]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 1.692      ;
; 8.189 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[12]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 1.689      ;
; 8.189 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[15]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 1.690      ;
; 8.189 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[1]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 1.692      ;
; 8.189 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[2]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 1.692      ;
; 8.189 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[3]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 1.692      ;
; 8.189 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[5]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 1.691      ;
; 8.189 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[6]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 1.692      ;
; 8.189 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[7]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 1.689      ;
; 8.189 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_bank[1]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 1.692      ;
; 8.189 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_bank[0]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 1.691      ;
; 8.190 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[5]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 1.692      ;
; 8.190 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_data[6]                                                                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 1.692      ;
; 8.192 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_addr[12]                                                                                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.064     ; 1.684      ;
; 8.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 1.582      ;
; 8.262 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 1.582      ;
; 8.263 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.608      ;
; 8.263 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.608      ;
; 8.263 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.608      ;
; 8.263 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.608      ;
; 8.263 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.608      ;
; 8.264 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 1.604      ;
; 8.264 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.607      ;
; 8.264 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 1.605      ;
; 8.264 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 1.606      ;
; 8.265 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 1.589      ;
; 8.278 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe                                                                                                                                                                                                 ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 1.581      ;
; 8.278 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.069     ; 1.581      ;
; 8.279 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_cmd[0]                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 1.587      ;
; 8.279 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 1.583      ;
; 8.279 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 1.583      ;
; 8.285 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_cmd[3]                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 1.595      ;
; 8.295 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_cmd[1]                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 1.583      ;
; 8.295 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_sdram:sdram|m_cmd[2]                                                                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.062     ; 1.583      ;
; 8.348 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.099      ; 1.706      ;
; 8.348 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.099      ; 1.706      ;
; 8.348 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.099      ; 1.706      ;
; 8.348 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.099      ; 1.706      ;
; 8.348 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.099      ; 1.706      ;
; 8.348 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.099      ; 1.706      ;
; 8.348 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.099      ; 1.706      ;
; 8.348 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.099      ; 1.706      ;
; 8.425 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 1.499      ;
; 8.425 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 1.499      ;
; 8.425 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 1.499      ;
; 8.425 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 1.499      ;
; 8.425 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 1.503      ;
; 8.425 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 1.503      ;
; 8.425 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 1.503      ;
; 8.425 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 1.503      ;
; 8.425 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 1.503      ;
; 8.425 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 1.499      ;
; 8.425 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 1.503      ;
; 8.425 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 1.499      ;
; 8.425 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 1.499      ;
; 8.425 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 1.499      ;
; 8.425 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 1.499      ;
; 8.425 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 1.499      ;
; 8.425 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 1.499      ;
; 8.425 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_w:the_helen_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 1.499      ;
; 8.425 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 1.497      ;
; 8.425 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 1.497      ;
; 8.425 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 1.497      ;
; 8.425 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 1.497      ;
; 8.425 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ; helen:inst|helen_jtag_uart_0:jtag_uart_0|helen_jtag_uart_0_scfifo_r:the_helen_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 1.497      ;
+-------+--------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.545 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 1.581      ;
; 18.545 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 1.581      ;
; 18.545 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.139      ; 1.581      ;
; 18.645 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.307      ;
; 18.645 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.307      ;
; 18.645 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.307      ;
; 18.645 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.307      ;
; 18.645 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 1.307      ;
; 19.036 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.914      ;
; 19.036 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.914      ;
; 19.036 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.914      ;
; 19.036 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.914      ;
; 19.036 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.914      ;
; 19.036 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.914      ;
; 19.036 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.914      ;
; 19.123 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.827      ;
; 19.123 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.827      ;
; 19.123 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.827      ;
; 19.123 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.827      ;
; 19.123 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.827      ;
; 19.123 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.827      ;
; 19.123 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.827      ;
; 19.123 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.827      ;
; 19.123 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.827      ;
; 19.123 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.827      ;
; 19.164 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.786      ;
; 19.164 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.786      ;
; 19.164 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.786      ;
; 19.164 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.786      ;
; 19.164 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.786      ;
; 19.164 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.786      ;
; 19.164 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.786      ;
; 19.164 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.786      ;
; 99.164 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; 100.000      ; -0.037     ; 0.786      ;
; 99.314 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; 100.000      ; 0.154      ; 0.827      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.298 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 0.951      ;
; 49.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 0.943      ;
; 98.566 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.384      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.283      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.283      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.283      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.283      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.283      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.283      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.283      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.283      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.283      ;
; 98.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.283      ;
; 98.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.101      ; 1.293      ;
; 98.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.140      ;
; 98.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.140      ;
; 98.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.140      ;
; 98.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.140      ;
; 98.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.140      ;
; 98.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.140      ;
; 98.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.136      ;
; 98.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.136      ;
; 98.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.136      ;
; 98.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.136      ;
; 98.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.136      ;
; 98.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.136      ;
; 98.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.136      ;
; 98.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.126      ;
; 98.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.126      ;
; 98.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.126      ;
; 98.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.126      ;
; 98.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.126      ;
; 98.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 1.126      ;
; 98.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.132      ;
; 98.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.132      ;
; 98.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.132      ;
; 98.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.132      ;
; 98.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.132      ;
; 98.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.132      ;
; 98.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.132      ;
; 98.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.132      ;
; 98.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.132      ;
; 98.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.132      ;
; 98.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.132      ;
; 98.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.132      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.107      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.107      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.107      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.107      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.107      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.107      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.107      ;
; 98.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.107      ;
; 98.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.097      ;
; 98.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.097      ;
; 98.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.097      ;
; 98.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.097      ;
; 98.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.097      ;
; 98.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.097      ;
; 98.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.097      ;
; 98.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.097      ;
; 98.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.097      ;
; 98.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.097      ;
; 98.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.097      ;
; 98.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.097      ;
; 98.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.084      ;
; 98.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.084      ;
; 98.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.084      ;
; 98.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.084      ;
; 98.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.084      ;
; 98.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.084      ;
; 98.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.084      ;
; 98.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.077      ;
; 98.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.077      ;
; 98.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.077      ;
; 98.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.077      ;
; 98.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.077      ;
; 98.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.077      ;
; 98.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.077      ;
; 98.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.077      ;
; 98.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.086      ;
; 98.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.056      ;
; 98.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.056      ;
; 98.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.056      ;
; 98.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.056      ;
; 98.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.056      ;
; 98.937 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.003      ;
; 98.937 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.003      ;
; 98.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.978      ;
; 98.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.978      ;
; 98.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.978      ;
; 98.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.978      ;
; 98.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.978      ;
; 98.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.978      ;
; 98.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.978      ;
; 98.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.978      ;
; 98.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.978      ;
; 98.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.978      ;
; 98.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.978      ;
; 98.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.978      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.613      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.613      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.613      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.788      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.832      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.832      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.832      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.832      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.832      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.832      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.832      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.832      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.832      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.832      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.832      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.832      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.832      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.832      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.832      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.832      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.835      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.835      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.835      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.835      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.835      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.835      ;
; 0.723 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.723 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.841      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.842      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.842      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.842      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.842      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.842      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.842      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.842      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.842      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.842      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.842      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.847      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.847      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.847      ;
; 0.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.855      ;
; 0.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.855      ;
; 0.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.855      ;
; 0.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.855      ;
; 0.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.855      ;
; 0.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.855      ;
; 0.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.855      ;
; 0.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.855      ;
; 0.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.855      ;
; 0.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.855      ;
; 0.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.855      ;
; 0.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.855      ;
; 0.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.855      ;
; 0.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.855      ;
; 0.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 0.872      ;
; 0.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 0.872      ;
; 0.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.935      ;
; 0.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.935      ;
; 0.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.935      ;
; 0.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.935      ;
; 0.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; helen:inst|helen_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:helen_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.935      ;
; 0.825 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.942      ;
; 0.835 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.944      ;
; 0.835 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.944      ;
; 0.835 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.944      ;
; 0.835 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.944      ;
; 0.835 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.944      ;
; 0.835 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.944      ;
; 0.835 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.944      ;
; 0.837 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 0.944      ;
; 0.837 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 0.944      ;
; 0.837 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 0.944      ;
; 0.837 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 0.944      ;
; 0.837 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 0.944      ;
; 0.837 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 0.944      ;
; 0.837 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 0.944      ;
; 0.837 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 0.944      ;
; 0.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.961      ;
; 0.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.961      ;
; 0.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.961      ;
; 0.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.961      ;
; 0.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.961      ;
; 0.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.961      ;
; 0.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.961      ;
; 0.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.961      ;
; 0.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.961      ;
; 0.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.961      ;
; 0.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.961      ;
; 0.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.961      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.556   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[0][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.677      ;
; 0.556   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.677      ;
; 0.556   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.677      ;
; 0.556   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.677      ;
; 0.556   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.677      ;
; 0.556   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.677      ;
; 0.556   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.677      ;
; 0.556   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.677      ;
; 0.581   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.702      ;
; 0.581   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.702      ;
; 0.581   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem[1][105]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.702      ;
; 0.581   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.702      ;
; 0.581   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.702      ;
; 0.581   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|pfdena_reg                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.702      ;
; 0.581   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|prev_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.702      ;
; 0.581   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.702      ;
; 0.581   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.702      ;
; 0.581   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.702      ;
; 0.670   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.790      ;
; 0.670   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.790      ;
; 0.670   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.790      ;
; 0.670   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.790      ;
; 0.670   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.790      ;
; 0.670   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_altpll:altpll|helen_altpll_stdsync_sv6:stdsync2|helen_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.790      ;
; 0.670   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.790      ;
; 0.993   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.115      ;
; 0.993   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.115      ;
; 0.993   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.115      ;
; 0.993   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.115      ;
; 0.993   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.115      ;
; 1.048   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 1.351      ;
; 1.048   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 1.351      ;
; 1.048   ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 1.351      ;
; 100.362 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.236      ; 0.702      ;
; 100.536 ; helen:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; CLOCK_50     ; CLOCK_50    ; -100.000     ; 0.037      ; 0.677      ;
+---------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                                                     ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 1.004 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug|resetrequest ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]                                                         ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.138      ;
; 1.004 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug|resetrequest ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.138      ;
; 1.004 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug|resetrequest ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.138      ;
; 1.004 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug|resetrequest ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.138      ;
; 1.004 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug|resetrequest ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.138      ;
; 1.004 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug|resetrequest ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                            ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 1.138      ;
; 1.012 ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|helen_nios_cpu_nios2_oci:the_helen_nios_cpu_nios2_oci|helen_nios_cpu_nios2_oci_debug:the_helen_nios_cpu_nios2_oci_debug|resetrequest ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 1.147      ;
; 1.073 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|write_accepted                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.393      ;
; 1.073 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|read_accepted                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.393      ;
; 1.073 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator|end_begintransfer                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.393      ;
; 1.073 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_write                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.393      ;
; 1.073 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|d_read                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.393      ;
; 1.073 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|R_valid                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.393      ;
; 1.073 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.393      ;
; 1.073 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.393      ;
; 1.073 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 1.393      ;
; 1.089 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.216      ; 1.389      ;
; 1.089 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|delayed_unxsync_rxdxx1                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.216      ; 1.389      ;
; 1.089 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[0]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.216      ; 1.389      ;
; 1.089 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[1]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.216      ; 1.389      ;
; 1.089 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[2]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.216      ; 1.389      ;
; 1.089 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[3]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.216      ; 1.389      ;
; 1.089 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[4]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.216      ; 1.389      ;
; 1.089 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[5]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.216      ; 1.389      ;
; 1.089 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[6]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.216      ; 1.389      ;
; 1.089 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[7]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.216      ; 1.389      ;
; 1.089 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[8]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.216      ; 1.389      ;
; 1.089 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_rate_counter[9]                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.216      ; 1.389      ;
; 1.089 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|baud_clk_en                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.216      ; 1.389      ;
; 1.089 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|do_start_rx                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.216      ; 1.389      ;
; 1.268 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[9]                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|D_iw[3]                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.395      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]~_emulated                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.389      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|sclk                                                                                                                                             ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.389      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|av_readdata_pre[25]                                                                     ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.395      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_led:led|data_out[7]                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_regs:the_helen_uart_regs|control_reg[9]                                                                                                                               ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_regs:the_helen_uart_regs|readdata[9]                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_led:led|data_out[6]                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_led:led|data_out[5]                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[5]                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[5]                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_led:led|data_out[4]                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[4]                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|av_readdata_pre[3]                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.395      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[3]                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.395      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_led:led|data_out[3]                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[3]                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_led:led|data_out[2]                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[2]                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[2]                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_led:led|data_out[1]                                                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[1]                                                                                    ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[1]                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_rx:the_helen_uart_rx|rx_data[0]                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.389      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_regs:the_helen_uart_regs|readdata[0]                                                                                                                                  ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.389      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[0]                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.389      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|pre_txd                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.269 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_uart:uart|helen_uart_tx:the_helen_uart_tx|txd                                                                                                                                              ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.394      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|W_valid                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.393      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|E_valid_from_R                                                                                                                                                ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.393      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.387      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte1_data[3]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.387      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte1_data[7]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.387      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.387      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte2_data[6]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.387      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.387      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte2_data[4]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.387      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte2_data[3]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.387      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte2_data[2]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.387      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte1_data[6]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.387      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte1_data[5]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.387      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|D_iw[13]                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.394      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte1_data[4]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.387      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|D_iw[12]                                                                                                                                                      ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.394      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 1.387      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 1.385      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|D_iw[2]                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.394      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.393      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.393      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|D_iw[0]                                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.394      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.393      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                          ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.393      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_aligning_data                                                                                                                                           ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.393      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|av_ld_waiting_for_data                                                                                                                                        ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.393      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_nios:nios|helen_nios_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                   ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 1.390      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.389      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.389      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.389      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.389      ;
; 1.270 ; helen:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                       ; helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]                                                                                                                                       ; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 1.389      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 21
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.524
Worst Case Available Settling Time: 17.590 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                      ;
+------------------------------+--------+-------+----------+---------+---------------------+
; Clock                        ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack             ; 2.110  ; 0.149 ; 6.819    ; 0.493   ; 4.738               ;
;  CLOCK_50                    ; 16.246 ; 0.186 ; 17.608   ; 0.556   ; 9.245               ;
;  altera_reserved_tck         ; 43.378 ; 0.186 ; 48.436   ; 0.493   ; 49.469              ;
;  inst|altpll|sd1|pll7|clk[0] ; 2.110  ; 0.149 ; 6.819    ; 1.004   ; 4.738               ;
; Design-wide TNS              ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck         ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst|altpll|sd1|pll7|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; adc_sclk                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_cs_n                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_din                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altpll_locked_conduit_export ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_TXD                     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; flash_dclk                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; flash_sce                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; flash_sdo                    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]                      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------------+
; Input Transition Times                                                       ;
+---------------------------+--------------+-----------------+-----------------+
; Pin                       ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------------+--------------+-----------------+-----------------+
; DRAM_DQ[15]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; adc_dout                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; flash_data0               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_RXD                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; auto_stp_external_clock_0 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; adc_sclk                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; adc_cs_n                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; adc_din                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; altpll_locked_conduit_export ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_CAS_N                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_CS_N                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; uart_TXD                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; flash_dclk                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; flash_sce                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.22e-09 V                   ; 2.36 V              ; -0.00931 V          ; 0.166 V                              ; 0.052 V                              ; 8.88e-10 s                  ; 8.92e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.22e-09 V                  ; 2.36 V             ; -0.00931 V         ; 0.166 V                             ; 0.052 V                             ; 8.88e-10 s                 ; 8.92e-10 s                 ; No                        ; Yes                       ;
; flash_sdo                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.22e-09 V                   ; 2.36 V              ; -0.00931 V          ; 0.166 V                              ; 0.052 V                              ; 8.88e-10 s                  ; 8.92e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.22e-09 V                  ; 2.36 V             ; -0.00931 V         ; 0.166 V                             ; 0.052 V                             ; 8.88e-10 s                 ; 8.92e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_BA[0]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQM[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQM[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LEDG[7]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; LEDG[6]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; LEDG[4]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LEDG[2]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LEDG[1]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LEDG[0]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[15]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[13]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[12]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[11]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[10]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[9]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[8]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[7]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[6]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[1]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.78e-08 V                   ; 2.33 V              ; -0.00528 V          ; 0.066 V                              ; 0.115 V                              ; 8.41e-10 s                  ; 1.83e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.78e-08 V                  ; 2.33 V             ; -0.00528 V         ; 0.066 V                             ; 0.115 V                             ; 8.41e-10 s                 ; 1.83e-09 s                 ; Yes                       ; Yes                       ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; adc_sclk                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; adc_cs_n                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; adc_din                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; altpll_locked_conduit_export ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_CKE                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_WE_N                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_CLK                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; uart_TXD                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; flash_dclk                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; flash_sce                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.36e-06 V                   ; 2.34 V              ; -0.00419 V          ; 0.147 V                              ; 0.03 V                               ; 1.09e-09 s                  ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.36e-06 V                  ; 2.34 V             ; -0.00419 V         ; 0.147 V                             ; 0.03 V                              ; 1.09e-09 s                 ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; flash_sdo                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.36e-06 V                   ; 2.34 V              ; -0.00419 V          ; 0.147 V                              ; 0.03 V                               ; 1.09e-09 s                  ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.36e-06 V                  ; 2.34 V             ; -0.00419 V         ; 0.147 V                             ; 0.03 V                              ; 1.09e-09 s                 ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_BA[1]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; LEDG[6]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; LEDG[4]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; LEDG[3]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[14]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[5]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[4]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[3]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[0]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; altera_reserved_tdo          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.33 V              ; 4.86e-06 V          ; 0.037 V                              ; 0.055 V                              ; 1.03e-09 s                  ; 2.37e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.33 V             ; 4.86e-06 V         ; 0.037 V                             ; 0.055 V                             ; 1.03e-09 s                 ; 2.37e-09 s                 ; Yes                       ; Yes                       ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; adc_sclk                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adc_cs_n                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; adc_din                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altpll_locked_conduit_export ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; uart_TXD                     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; flash_dclk                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; flash_sce                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.2e-08 V                    ; 2.68 V              ; -0.0184 V           ; 0.22 V                               ; 0.08 V                               ; 6.93e-10 s                  ; 7.4e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 5.2e-08 V                   ; 2.68 V             ; -0.0184 V          ; 0.22 V                              ; 0.08 V                              ; 6.93e-10 s                 ; 7.4e-10 s                  ; No                        ; Yes                       ;
; flash_sdo                    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.2e-08 V                    ; 2.68 V              ; -0.0184 V           ; 0.22 V                               ; 0.08 V                               ; 6.93e-10 s                  ; 7.4e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 5.2e-08 V                   ; 2.68 V             ; -0.0184 V          ; 0.22 V                              ; 0.08 V                              ; 6.93e-10 s                 ; 7.4e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[12]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[8]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[1]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDG[6]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDG[4]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]                      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
+------------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                           ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 5721       ; 0          ; 106      ; 3        ;
; inst|altpll|sd1|pll7|clk[0] ; altera_reserved_tck         ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                    ; CLOCK_50                    ; 177        ; 0          ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50                    ; 10         ; 0          ; 0        ; 0        ;
; altera_reserved_tck         ; inst|altpll|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                    ; inst|altpll|sd1|pll7|clk[0] ; 4          ; 0          ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 94846      ; 0          ; 0        ; 0        ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                            ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 5721       ; 0          ; 106      ; 3        ;
; inst|altpll|sd1|pll7|clk[0] ; altera_reserved_tck         ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                    ; CLOCK_50                    ; 177        ; 0          ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0] ; CLOCK_50                    ; 10         ; 0          ; 0        ; 0        ;
; altera_reserved_tck         ; inst|altpll|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                    ; inst|altpll|sd1|pll7|clk[0] ; 4          ; 0          ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 94846      ; 0          ; 0        ; 0        ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                    ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 151      ; 0        ; 2        ; 0        ;
; CLOCK_50                    ; CLOCK_50                    ; 35       ; 0        ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 1136     ; 0        ; 0        ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                     ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 151      ; 0        ; 2        ; 0        ;
; CLOCK_50                    ; CLOCK_50                    ; 35       ; 0        ; 0        ; 0        ;
; inst|altpll|sd1|pll7|clk[0] ; inst|altpll|sd1|pll7|clk[0] ; 1136     ; 0        ; 0        ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 108   ; 108  ;
; Unconstrained Output Ports      ; 55    ; 55   ;
; Unconstrained Output Port Paths ; 75    ; 75   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                   ;
+--------------------------------------------------------------+-----------------------------+-----------+---------------+
; Target                                                       ; Clock                       ; Type      ; Status        ;
+--------------------------------------------------------------+-----------------------------+-----------+---------------+
; CLOCK_50                                                     ; CLOCK_50                    ; Base      ; Constrained   ;
; altera_reserved_tck                                          ; altera_reserved_tck         ; Base      ; Constrained   ;
; auto_stp_external_clock_0                                    ;                             ; Base      ; Unconstrained ;
; helen:inst|altera_reset_controller:rst_controller|r_sync_rst ;                             ; Base      ; Unconstrained ;
; inst|altpll|sd1|pll7|clk[0]                                  ; inst|altpll|sd1|pll7|clk[0] ; Generated ; Constrained   ;
; inst|altpll|sd1|pll7|clk[1]                                  ; inst|altpll|sd1|pll7|clk[1] ; Generated ; Constrained   ;
+--------------------------------------------------------------+-----------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_dout            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flash_data0         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_cs_n                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_din                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_sclk                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altpll_locked_conduit_export ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flash_dclk                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flash_sce                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flash_sdo                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_TXD                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_dout            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flash_data0         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                           ;
+------------------------------+---------------------------------------------------------------------------------------+
; Output Port                  ; Comment                                                                               ;
+------------------------------+---------------------------------------------------------------------------------------+
; DRAM_ADDR[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[12]                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]                  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_cs_n                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_din                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_sclk                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altpll_locked_conduit_export ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flash_dclk                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flash_sce                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; flash_sdo                    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_TXD                     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Feb 25 14:35:20 2018
Info: Command: quartus_sta HELEN -c HELEN
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'helen/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'helen/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'helen/synthesis/submodules/helen_nios_cpu.sdc'
Info (332104): Reading SDC File: 'HELEN.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst|altpll|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst|altpll|sd1|pll7|clk[0]} {inst|altpll|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {inst|altpll|sd1|pll7|inclk[0]} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name {inst|altpll|sd1|pll7|clk[1]} {inst|altpll|sd1|pll7|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var is being clocked by auto_stp_external_clock_0
Warning (332060): Node: helen:inst|altera_reset_controller:rst_controller|r_sync_rst was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]~1 is being clocked by helen:inst|altera_reset_controller:rst_controller|r_sync_rst
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.110
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.110               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):    16.246               0.000 CLOCK_50 
    Info (332119):    43.378               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.300               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     0.357               0.000 altera_reserved_tck 
    Info (332119):     0.358               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 6.819
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.819               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):    17.608               0.000 CLOCK_50 
    Info (332119):    48.436               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.884
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.884               0.000 altera_reserved_tck 
    Info (332119):     1.030               0.000 CLOCK_50 
    Info (332119):     1.790               0.000 inst|altpll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.738
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.738               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     9.579               0.000 CLOCK_50 
    Info (332119):    49.580               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 21
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.524
    Info (332114): Worst Case Available Settling Time: 15.642 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var is being clocked by auto_stp_external_clock_0
Warning (332060): Node: helen:inst|altera_reset_controller:rst_controller|r_sync_rst was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]~1 is being clocked by helen:inst|altera_reset_controller:rst_controller|r_sync_rst
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.972
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.972               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):    16.663               0.000 CLOCK_50 
    Info (332119):    44.091               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.292
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.292               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     0.311               0.000 CLOCK_50 
    Info (332119):     0.311               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 7.145
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.145               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):    17.857               0.000 CLOCK_50 
    Info (332119):    48.635               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.790
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.790               0.000 altera_reserved_tck 
    Info (332119):     0.935               0.000 CLOCK_50 
    Info (332119):     1.600               0.000 inst|altpll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.742
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.742               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     9.589               0.000 CLOCK_50 
    Info (332119):    49.551               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 21
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.524
    Info (332114): Worst Case Available Settling Time: 16.106 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var is being clocked by auto_stp_external_clock_0
Warning (332060): Node: helen:inst|altera_reset_controller:rst_controller|r_sync_rst was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch helen:inst|helen_adc:adc|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]~1 is being clocked by helen:inst|altera_reset_controller:rst_controller|r_sync_rst
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.431
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.431               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):    17.861               0.000 CLOCK_50 
    Info (332119):    46.296               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.149               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     0.186               0.000 CLOCK_50 
    Info (332119):     0.186               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 8.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.148               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):    18.545               0.000 CLOCK_50 
    Info (332119):    49.298               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.493
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.493               0.000 altera_reserved_tck 
    Info (332119):     0.556               0.000 CLOCK_50 
    Info (332119):     1.004               0.000 inst|altpll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.750
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.750               0.000 inst|altpll|sd1|pll7|clk[0] 
    Info (332119):     9.245               0.000 CLOCK_50 
    Info (332119):    49.469               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 21
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.524
    Info (332114): Worst Case Available Settling Time: 17.590 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 732 megabytes
    Info: Processing ended: Sun Feb 25 14:35:28 2018
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


