============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     zhang
   Run Date =   Sat Oct  8 18:22:45 2022

   Run on =     DESKTOP-0KK6GHJ
============================================================
RUN-1002 : start command "open_project M0demo.prj"
RUN-6001 WARNING: File ../../al_ip/M0clkpll.v already exists in IP ../../al_ip/M0clkpll.ipc, it will be removed from project.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/M0clkpll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/M0clkpll.v(75)
HDL-1007 : analyze verilog file ../../../RTL/AHB2MEM.v
HDL-1007 : analyze verilog file ../../../RTL/cmsdk_ahb_cs_rom_table.v
HDL-1007 : analyze verilog file ../../../RTL/cmsdk_ahb_default_slave.v
HDL-1007 : analyze verilog file ../../../RTL/cmsdk_ahb_gpio.v
HDL-1007 : analyze verilog file ../../../RTL/cmsdk_ahb_slave_mux.v
HDL-1007 : analyze verilog file ../../../RTL/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../RTL/cmsdk_ahb_to_iop.v
HDL-1007 : analyze verilog file ../../../RTL/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../RTL/cmsdk_apb_subsystem_m0ds.v
HDL-1007 : analyze verilog file ../../../RTL/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../../RTL/cmsdk_iop_gpio.v
HDL-1007 : analyze verilog file ../../../RTL/cmsdk_mcu.v
HDL-1007 : analyze included file ../../../RTL/cmsdk_mcu_defs.v in ../../../RTL/cmsdk_mcu.v(30)
HDL-1007 : analyze included file ../../../RTL/fpga_options_defs.v in ../../../RTL/cmsdk_mcu_defs.v(25)
HDL-1007 : back to file '../../../RTL/cmsdk_mcu_defs.v' in ../../../RTL/cmsdk_mcu_defs.v(25)
HDL-1007 : analyze included file ../../../RTL/cmsdk_ahb_memory_models_defs.v in ../../../RTL/cmsdk_mcu_defs.v(195)
HDL-1007 : back to file '../../../RTL/cmsdk_mcu_defs.v' in ../../../RTL/cmsdk_mcu_defs.v(195)
HDL-1007 : back to file '../../../RTL/cmsdk_mcu.v' in ../../../RTL/cmsdk_mcu.v(30)
HDL-1007 : undeclared symbol 'timer0_extin', assumed default net type 'wire' in ../../../RTL/cmsdk_mcu.v(396)
HDL-1007 : analyze verilog file ../../../RTL/cmsdk_mcu_addr_decode.v
HDL-1007 : analyze included file ../../../RTL/cmsdk_mcu_defs.v in ../../../RTL/cmsdk_mcu_addr_decode.v(30)
HDL-1007 : analyze included file ../../../RTL/fpga_options_defs.v in ../../../RTL/cmsdk_mcu_defs.v(25)
HDL-1007 : back to file '../../../RTL/cmsdk_mcu_defs.v' in ../../../RTL/cmsdk_mcu_defs.v(25)
HDL-1007 : analyze included file ../../../RTL/cmsdk_ahb_memory_models_defs.v in ../../../RTL/cmsdk_mcu_defs.v(195)
HDL-1007 : back to file '../../../RTL/cmsdk_mcu_defs.v' in ../../../RTL/cmsdk_mcu_defs.v(195)
HDL-1007 : back to file '../../../RTL/cmsdk_mcu_addr_decode.v' in ../../../RTL/cmsdk_mcu_addr_decode.v(30)
HDL-1007 : analyze verilog file ../../../RTL/cmsdk_mcu_clkctrl.v
HDL-1007 : analyze included file ../../../RTL/cmsdk_mcu_defs.v in ../../../RTL/cmsdk_mcu_clkctrl.v(31)
HDL-1007 : analyze included file ../../../RTL/fpga_options_defs.v in ../../../RTL/cmsdk_mcu_defs.v(25)
HDL-1007 : back to file '../../../RTL/cmsdk_mcu_defs.v' in ../../../RTL/cmsdk_mcu_defs.v(25)
HDL-1007 : analyze included file ../../../RTL/cmsdk_ahb_memory_models_defs.v in ../../../RTL/cmsdk_mcu_defs.v(195)
HDL-1007 : back to file '../../../RTL/cmsdk_mcu_defs.v' in ../../../RTL/cmsdk_mcu_defs.v(195)
HDL-1007 : back to file '../../../RTL/cmsdk_mcu_clkctrl.v' in ../../../RTL/cmsdk_mcu_clkctrl.v(31)
HDL-1007 : analyze verilog file ../../../RTL/cmsdk_mcu_pin_mux.v
HDL-1007 : analyze verilog file ../../../RTL/cmsdk_mcu_stclkctrl.v
HDL-1007 : analyze verilog file ../../../RTL/cmsdk_mcu_sysctrl.v
HDL-1007 : analyze included file ../../../RTL/cmsdk_mcu_defs.v in ../../../RTL/cmsdk_mcu_sysctrl.v(42)
HDL-1007 : analyze included file ../../../RTL/fpga_options_defs.v in ../../../RTL/cmsdk_mcu_defs.v(25)
HDL-1007 : back to file '../../../RTL/cmsdk_mcu_defs.v' in ../../../RTL/cmsdk_mcu_defs.v(25)
HDL-1007 : analyze included file ../../../RTL/cmsdk_ahb_memory_models_defs.v in ../../../RTL/cmsdk_mcu_defs.v(195)
HDL-1007 : back to file '../../../RTL/cmsdk_mcu_defs.v' in ../../../RTL/cmsdk_mcu_defs.v(195)
HDL-1007 : back to file '../../../RTL/cmsdk_mcu_sysctrl.v' in ../../../RTL/cmsdk_mcu_sysctrl.v(42)
HDL-1007 : analyze verilog file ../../../RTL/cmsdk_mcu_system.v
HDL-1007 : analyze included file ../../../RTL/cmsdk_mcu_defs.v in ../../../RTL/cmsdk_mcu_system.v(27)
HDL-1007 : analyze included file ../../../RTL/fpga_options_defs.v in ../../../RTL/cmsdk_mcu_defs.v(25)
HDL-1007 : back to file '../../../RTL/cmsdk_mcu_defs.v' in ../../../RTL/cmsdk_mcu_defs.v(25)
HDL-1007 : analyze included file ../../../RTL/cmsdk_ahb_memory_models_defs.v in ../../../RTL/cmsdk_mcu_defs.v(195)
HDL-1007 : back to file '../../../RTL/cmsdk_mcu_defs.v' in ../../../RTL/cmsdk_mcu_defs.v(195)
HDL-1007 : back to file '../../../RTL/cmsdk_mcu_system.v' in ../../../RTL/cmsdk_mcu_system.v(27)
HDL-1007 : undeclared symbol 'timer0_extin', assumed default net type 'wire' in ../../../RTL/cmsdk_mcu_system.v(982)
HDL-1007 : analyze verilog file ../../../RTL/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../RTL/CORTEXM0INTEGRATION.v
HDL-1007 : analyze verilog file ../../../RTL/gpio.v
HDL-1007 : analyze verilog file ../../../RTL/gpio_apbif.v
HDL-1007 : analyze verilog file ../../../RTL/gpio_ctrl.v
HDL-1007 : analyze verilog file ../../../RTL/M0demo.v
HDL-1007 : analyze included file ../../../RTL/cmsdk_mcu_defs.v in ../../../RTL/M0demo.v(2)
HDL-1007 : analyze included file ../../../RTL/fpga_options_defs.v in ../../../RTL/cmsdk_mcu_defs.v(25)
HDL-1007 : back to file '../../../RTL/cmsdk_mcu_defs.v' in ../../../RTL/cmsdk_mcu_defs.v(25)
HDL-1007 : analyze included file ../../../RTL/cmsdk_ahb_memory_models_defs.v in ../../../RTL/cmsdk_mcu_defs.v(195)
HDL-1007 : back to file '../../../RTL/cmsdk_mcu_defs.v' in ../../../RTL/cmsdk_mcu_defs.v(195)
HDL-1007 : back to file '../../../RTL/M0demo.v' in ../../../RTL/M0demo.v(2)
RUN-1001 : Project manager successfully analyzed 28 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/M0demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/M0demo_gate.db" in  1.224357s wall, 1.187500s user + 0.046875s system = 1.234375s CPU (100.8%)

RUN-1004 : used memory is 239 MB, reserved memory is 217 MB, peak memory is 241 MB
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model M0demo
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_M0clkpll/clk0_out driven by BUFG (1794 clock/control pins, 2 other pins).
SYN-4019 : Net XTAL1_dup_1 is refclk of pll u_M0clkpll/pll_inst.
SYN-4020 : Net XTAL1_dup_1 is fbclk of pll u_M0clkpll/pll_inst.
SYN-4024 : Net "SWCLKTCK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLKTCK_dup_1 as clock net
SYN-4025 : Tag rtl::Net XTAL1_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_M0clkpll/clk0_out as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLKTCK_dup_1 to drive 107 clock pins.
PHY-1001 : Populate physical database on model M0demo.
RUN-1001 : There are total 7836 instances
RUN-0007 : 5829 luts, 1885 seqs, 39 mslices, 32 lslices, 34 pads, 8 brams, 3 dsps
RUN-1001 : There are total 8130 nets
RUN-1001 : 4430 nets have 2 pins
RUN-1001 : 2639 nets have [3 - 5] pins
RUN-1001 : 636 nets have [6 - 10] pins
RUN-1001 : 216 nets have [11 - 20] pins
RUN-1001 : 203 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     209     
RUN-1001 :   No   |  No   |  Yes  |     578     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     781     
RUN-1001 :   Yes  |  No   |  Yes  |     317     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  58   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 65
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7834 instances, 5829 luts, 1885 seqs, 71 slices, 10 macros(71 instances: 39 mslices 32 lslices)
PHY-0007 : Cell area utilization is 30%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model M0demo.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 36329, tnet num: 8128, tinst num: 7834, tnode num: 42172, tedge num: 58283.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8128 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.618214s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (98.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.90356e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7834.
PHY-3001 : End clustering;  0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.49661e+06, overlap = 22.5
PHY-3002 : Step(2): len = 1.19543e+06, overlap = 35.6562
PHY-3002 : Step(3): len = 756956, overlap = 107.875
PHY-3002 : Step(4): len = 640248, overlap = 167.656
PHY-3002 : Step(5): len = 511833, overlap = 212.562
PHY-3002 : Step(6): len = 443568, overlap = 246.938
PHY-3002 : Step(7): len = 357983, overlap = 267.406
PHY-3002 : Step(8): len = 342260, overlap = 275.562
PHY-3002 : Step(9): len = 315704, overlap = 291.281
PHY-3002 : Step(10): len = 307056, overlap = 295.719
PHY-3002 : Step(11): len = 287662, overlap = 299.531
PHY-3002 : Step(12): len = 282452, overlap = 310.688
PHY-3002 : Step(13): len = 258851, overlap = 327.375
PHY-3002 : Step(14): len = 239794, overlap = 355.75
PHY-3002 : Step(15): len = 214510, overlap = 373.562
PHY-3002 : Step(16): len = 206943, overlap = 381.562
PHY-3002 : Step(17): len = 196899, overlap = 387.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.49376e-06
PHY-3002 : Step(18): len = 192692, overlap = 390.938
PHY-3002 : Step(19): len = 193117, overlap = 388.5
PHY-3002 : Step(20): len = 193700, overlap = 387.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.76367e-06
PHY-3002 : Step(21): len = 192180, overlap = 382.75
PHY-3002 : Step(22): len = 195970, overlap = 379.906
PHY-3002 : Step(23): len = 229391, overlap = 304
PHY-3002 : Step(24): len = 230427, overlap = 289.062
PHY-3002 : Step(25): len = 229558, overlap = 286.312
PHY-3002 : Step(26): len = 229893, overlap = 277.281
PHY-3002 : Step(27): len = 231899, overlap = 261.562
PHY-3002 : Step(28): len = 229110, overlap = 260.938
PHY-3002 : Step(29): len = 229706, overlap = 259.312
PHY-3002 : Step(30): len = 226516, overlap = 245.906
PHY-3002 : Step(31): len = 226126, overlap = 237.719
PHY-3002 : Step(32): len = 223152, overlap = 234.969
PHY-3002 : Step(33): len = 222343, overlap = 232.625
PHY-3002 : Step(34): len = 222121, overlap = 231.719
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.52734e-06
PHY-3002 : Step(35): len = 221518, overlap = 229.688
PHY-3002 : Step(36): len = 222297, overlap = 228.625
PHY-3002 : Step(37): len = 232109, overlap = 225.656
PHY-3002 : Step(38): len = 248031, overlap = 215.031
PHY-3002 : Step(39): len = 246439, overlap = 208.312
PHY-3002 : Step(40): len = 247666, overlap = 209
PHY-3002 : Step(41): len = 250453, overlap = 199.281
PHY-3002 : Step(42): len = 253467, overlap = 191.344
PHY-3002 : Step(43): len = 253374, overlap = 191.438
PHY-3002 : Step(44): len = 255721, overlap = 190.25
PHY-3002 : Step(45): len = 256550, overlap = 179.188
PHY-3002 : Step(46): len = 256866, overlap = 166.531
PHY-3002 : Step(47): len = 256669, overlap = 156.75
PHY-3002 : Step(48): len = 257512, overlap = 152.219
PHY-3002 : Step(49): len = 257583, overlap = 148.938
PHY-3002 : Step(50): len = 258863, overlap = 146.719
PHY-3002 : Step(51): len = 257735, overlap = 144.969
PHY-3002 : Step(52): len = 257973, overlap = 146.5
PHY-3002 : Step(53): len = 257940, overlap = 142.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.90547e-05
PHY-3002 : Step(54): len = 259704, overlap = 140.906
PHY-3002 : Step(55): len = 260474, overlap = 140.625
PHY-3002 : Step(56): len = 267200, overlap = 126
PHY-3002 : Step(57): len = 275228, overlap = 123.469
PHY-3002 : Step(58): len = 279864, overlap = 125.188
PHY-3002 : Step(59): len = 285905, overlap = 117.156
PHY-3002 : Step(60): len = 289512, overlap = 110.312
PHY-3002 : Step(61): len = 295069, overlap = 106.25
PHY-3002 : Step(62): len = 296529, overlap = 104.5
PHY-3002 : Step(63): len = 295559, overlap = 110.5
PHY-3002 : Step(64): len = 295618, overlap = 109.969
PHY-3002 : Step(65): len = 296041, overlap = 102.375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.81094e-05
PHY-3002 : Step(66): len = 297412, overlap = 103.344
PHY-3002 : Step(67): len = 298409, overlap = 97.4688
PHY-3002 : Step(68): len = 305921, overlap = 83.7188
PHY-3002 : Step(69): len = 315229, overlap = 87.3438
PHY-3002 : Step(70): len = 320878, overlap = 69.375
PHY-3002 : Step(71): len = 327670, overlap = 56.3125
PHY-3002 : Step(72): len = 328930, overlap = 53.75
PHY-3002 : Step(73): len = 330638, overlap = 57.8125
PHY-3002 : Step(74): len = 332694, overlap = 57.5938
PHY-3002 : Step(75): len = 334307, overlap = 43.4062
PHY-3002 : Step(76): len = 333241, overlap = 48.875
PHY-3002 : Step(77): len = 333142, overlap = 50.375
PHY-3002 : Step(78): len = 333889, overlap = 41.0938
PHY-3002 : Step(79): len = 334947, overlap = 41.125
PHY-3002 : Step(80): len = 334108, overlap = 43.25
PHY-3002 : Step(81): len = 333433, overlap = 42.5938
PHY-3002 : Step(82): len = 333505, overlap = 41.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.62187e-05
PHY-3002 : Step(83): len = 334799, overlap = 36.5625
PHY-3002 : Step(84): len = 337611, overlap = 30.5
PHY-3002 : Step(85): len = 343534, overlap = 30.4062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009147s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (170.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 36%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8130.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 417880, over cnt = 1613(4%), over = 7580, worst = 61
PHY-1001 : End global iterations;  0.706407s wall, 0.937500s user + 0.031250s system = 0.968750s CPU (137.1%)

PHY-1001 : Congestion index: top1 = 101.21, top5 = 71.45, top10 = 58.67, top15 = 51.37.
PHY-3001 : End congestion estimation;  0.841153s wall, 1.062500s user + 0.046875s system = 1.109375s CPU (131.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8128 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.208772s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (97.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.13267e-06
PHY-3002 : Step(86): len = 319599, overlap = 92.6875
PHY-3002 : Step(87): len = 305646, overlap = 143.469
PHY-3002 : Step(88): len = 285827, overlap = 189.938
PHY-3002 : Step(89): len = 263099, overlap = 203.844
PHY-3002 : Step(90): len = 250591, overlap = 221.625
PHY-3002 : Step(91): len = 249987, overlap = 227.156
PHY-3002 : Step(92): len = 243375, overlap = 233.438
PHY-3002 : Step(93): len = 236421, overlap = 238.969
PHY-3002 : Step(94): len = 235267, overlap = 239.781
PHY-3002 : Step(95): len = 229459, overlap = 242.781
PHY-3002 : Step(96): len = 225372, overlap = 249.844
PHY-3002 : Step(97): len = 224779, overlap = 254.688
PHY-3002 : Step(98): len = 222412, overlap = 263.844
PHY-3002 : Step(99): len = 222829, overlap = 267.906
PHY-3002 : Step(100): len = 222143, overlap = 272.938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.26535e-06
PHY-3002 : Step(101): len = 234330, overlap = 248.312
PHY-3002 : Step(102): len = 246406, overlap = 235.406
PHY-3002 : Step(103): len = 257869, overlap = 206.062
PHY-3002 : Step(104): len = 255981, overlap = 200.031
PHY-3002 : Step(105): len = 253878, overlap = 199.875
PHY-3002 : Step(106): len = 253833, overlap = 197.906
PHY-3002 : Step(107): len = 253343, overlap = 194.562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.65307e-05
PHY-3002 : Step(108): len = 279607, overlap = 166.312
PHY-3002 : Step(109): len = 289157, overlap = 152.312
PHY-3002 : Step(110): len = 298728, overlap = 137.062
PHY-3002 : Step(111): len = 302296, overlap = 123.219
PHY-3002 : Step(112): len = 302185, overlap = 113.438
PHY-3002 : Step(113): len = 301722, overlap = 105.656
PHY-3002 : Step(114): len = 299238, overlap = 103.344
PHY-3002 : Step(115): len = 299245, overlap = 102.375
PHY-3002 : Step(116): len = 299590, overlap = 101.156
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.30614e-05
PHY-3002 : Step(117): len = 319297, overlap = 81.5625
PHY-3002 : Step(118): len = 331810, overlap = 56.2812
PHY-3002 : Step(119): len = 340496, overlap = 40.4688
PHY-3002 : Step(120): len = 344592, overlap = 28.6562
PHY-3002 : Step(121): len = 341399, overlap = 24.4688
PHY-3002 : Step(122): len = 339907, overlap = 25.7188
PHY-3002 : Step(123): len = 339417, overlap = 26
PHY-3002 : Step(124): len = 338018, overlap = 27.625
PHY-3002 : Step(125): len = 338617, overlap = 28.3438
PHY-3002 : Step(126): len = 339357, overlap = 28.7812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.61228e-05
PHY-3002 : Step(127): len = 361086, overlap = 18.875
PHY-3002 : Step(128): len = 373587, overlap = 17.1562
PHY-3002 : Step(129): len = 378568, overlap = 18.5625
PHY-3002 : Step(130): len = 372970, overlap = 21.125
PHY-3002 : Step(131): len = 371894, overlap = 24.5
PHY-3002 : Step(132): len = 370832, overlap = 26.25
PHY-3002 : Step(133): len = 373166, overlap = 24.6562
PHY-3002 : Step(134): len = 375203, overlap = 25.4062
PHY-3002 : Step(135): len = 376269, overlap = 25.4688
PHY-3002 : Step(136): len = 375317, overlap = 24.25
PHY-3002 : Step(137): len = 375751, overlap = 23.2188
PHY-3002 : Step(138): len = 376242, overlap = 22.1562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000132246
PHY-3002 : Step(139): len = 388538, overlap = 19.5625
PHY-3002 : Step(140): len = 394961, overlap = 15.5625
PHY-3002 : Step(141): len = 407042, overlap = 14
PHY-3002 : Step(142): len = 404041, overlap = 13.6875
PHY-3002 : Step(143): len = 403068, overlap = 9.21875
PHY-3002 : Step(144): len = 403966, overlap = 7.5625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000241016
PHY-3002 : Step(145): len = 411165, overlap = 8.3125
PHY-3002 : Step(146): len = 418446, overlap = 8.09375
PHY-3002 : Step(147): len = 424100, overlap = 6.96875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000482032
PHY-3002 : Step(148): len = 425456, overlap = 4.65625
PHY-3002 : Step(149): len = 435708, overlap = 3.65625
PHY-3002 : Step(150): len = 463291, overlap = 1.875
PHY-3002 : Step(151): len = 460039, overlap = 1.625
PHY-3002 : Step(152): len = 458752, overlap = 1
PHY-3002 : Step(153): len = 455252, overlap = 0.6875
PHY-3002 : Step(154): len = 451849, overlap = 1.5
PHY-3002 : Step(155): len = 449266, overlap = 1.8125
PHY-3002 : Step(156): len = 448804, overlap = 1.1875
PHY-3002 : Step(157): len = 449966, overlap = 1.75
PHY-3002 : Step(158): len = 449903, overlap = 3
PHY-3002 : Step(159): len = 449869, overlap = 3.53125
PHY-3002 : Step(160): len = 448615, overlap = 3.25
PHY-3002 : Step(161): len = 449082, overlap = 3.78125
PHY-3002 : Step(162): len = 449458, overlap = 3.90625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000964064
PHY-3002 : Step(163): len = 452150, overlap = 3.53125
PHY-3002 : Step(164): len = 453989, overlap = 3.34375
PHY-3002 : Step(165): len = 456299, overlap = 3.53125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00192813
PHY-3002 : Step(166): len = 457588, overlap = 3.3125
PHY-3002 : Step(167): len = 459131, overlap = 3.3125
PHY-3002 : Step(168): len = 463794, overlap = 3.3125
PHY-3002 : Step(169): len = 467977, overlap = 3.375
PHY-3002 : Step(170): len = 470703, overlap = 3.09375
PHY-3002 : Step(171): len = 471440, overlap = 3.09375
PHY-3002 : Step(172): len = 471555, overlap = 2.96875
PHY-3002 : Step(173): len = 471488, overlap = 2.71875
PHY-3002 : Step(174): len = 471264, overlap = 2.71875
PHY-3002 : Step(175): len = 471218, overlap = 2.875
PHY-3002 : Step(176): len = 470775, overlap = 2.78125
PHY-3002 : Step(177): len = 469878, overlap = 2.625
PHY-3002 : Step(178): len = 469135, overlap = 2.34375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 36%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9/8130.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 571264, over cnt = 1340(3%), over = 4604, worst = 73
PHY-1001 : End global iterations;  0.693324s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (153.2%)

PHY-1001 : Congestion index: top1 = 66.27, top5 = 48.76, top10 = 41.91, top15 = 37.99.
PHY-3001 : End congestion estimation;  0.836528s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (145.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8128 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.216216s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (101.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000143666
PHY-3002 : Step(179): len = 463562, overlap = 14.5625
PHY-3002 : Step(180): len = 459096, overlap = 13.9688
PHY-3002 : Step(181): len = 446475, overlap = 9.75
PHY-3002 : Step(182): len = 433371, overlap = 9.6875
PHY-3002 : Step(183): len = 423981, overlap = 8.46875
PHY-3002 : Step(184): len = 409774, overlap = 11.8438
PHY-3002 : Step(185): len = 399228, overlap = 11.3438
PHY-3002 : Step(186): len = 392091, overlap = 11.7188
PHY-3002 : Step(187): len = 384864, overlap = 15.6875
PHY-3002 : Step(188): len = 380922, overlap = 17.0938
PHY-3002 : Step(189): len = 376626, overlap = 20.9688
PHY-3002 : Step(190): len = 373407, overlap = 22.4688
PHY-3002 : Step(191): len = 370637, overlap = 17.1875
PHY-3002 : Step(192): len = 366164, overlap = 18.0625
PHY-3002 : Step(193): len = 363874, overlap = 21.3438
PHY-3002 : Step(194): len = 362427, overlap = 19.5625
PHY-3002 : Step(195): len = 358893, overlap = 21.1562
PHY-3002 : Step(196): len = 358585, overlap = 20.9062
PHY-3002 : Step(197): len = 355951, overlap = 20.4062
PHY-3002 : Step(198): len = 354202, overlap = 21.4688
PHY-3002 : Step(199): len = 353999, overlap = 22.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000287333
PHY-3002 : Step(200): len = 360162, overlap = 18.1875
PHY-3002 : Step(201): len = 363494, overlap = 16.7812
PHY-3002 : Step(202): len = 369171, overlap = 14.375
PHY-3002 : Step(203): len = 372987, overlap = 10.625
PHY-3002 : Step(204): len = 375306, overlap = 9.1875
PHY-3002 : Step(205): len = 375067, overlap = 8.65625
PHY-3002 : Step(206): len = 374764, overlap = 9
PHY-3002 : Step(207): len = 373852, overlap = 9.09375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000574665
PHY-3002 : Step(208): len = 377482, overlap = 8.0625
PHY-3002 : Step(209): len = 380534, overlap = 8.28125
PHY-3002 : Step(210): len = 385326, overlap = 8.09375
PHY-3002 : Step(211): len = 388448, overlap = 5.875
PHY-3002 : Step(212): len = 390965, overlap = 4.9375
PHY-3002 : Step(213): len = 393038, overlap = 4.09375
PHY-3002 : Step(214): len = 393584, overlap = 4.875
PHY-3002 : Step(215): len = 394051, overlap = 6.1875
PHY-3002 : Step(216): len = 395468, overlap = 5.875
PHY-3002 : Step(217): len = 396124, overlap = 6.03125
PHY-3002 : Step(218): len = 395934, overlap = 6.03125
PHY-3002 : Step(219): len = 395903, overlap = 6.21875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00103342
PHY-3002 : Step(220): len = 397731, overlap = 6.03125
PHY-3002 : Step(221): len = 398865, overlap = 5.1875
PHY-3002 : Step(222): len = 400396, overlap = 5.71875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model M0demo.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 36329, tnet num: 8128, tinst num: 7834, tnode num: 42172, tedge num: 58283.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 93.03 peak overflow 1.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 39/8130.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 510672, over cnt = 1313(3%), over = 3746, worst = 29
PHY-1001 : End global iterations;  0.775442s wall, 1.250000s user + 0.046875s system = 1.296875s CPU (167.2%)

PHY-1001 : Congestion index: top1 = 50.30, top5 = 41.08, top10 = 37.07, top15 = 34.53.
PHY-1001 : End incremental global routing;  0.909355s wall, 1.390625s user + 0.046875s system = 1.437500s CPU (158.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8128 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.234242s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (100.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.325251s wall, 1.812500s user + 0.046875s system = 1.859375s CPU (140.3%)

OPT-1001 : Current memory(MB): used = 372, reserve = 355, peak = 380.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7169/8130.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 510672, over cnt = 1313(3%), over = 3746, worst = 29
PHY-1002 : len = 525904, over cnt = 696(1%), over = 1674, worst = 29
PHY-1002 : len = 535192, over cnt = 263(0%), over = 610, worst = 20
PHY-1002 : len = 537456, over cnt = 165(0%), over = 379, worst = 10
PHY-1002 : len = 539992, over cnt = 43(0%), over = 115, worst = 10
PHY-1001 : End global iterations;  0.659512s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (154.0%)

PHY-1001 : Congestion index: top1 = 43.17, top5 = 37.71, top10 = 34.91, top15 = 33.01.
OPT-1001 : End congestion update;  0.799656s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (144.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8128 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.154344s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.2%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.954102s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (137.6%)

OPT-1001 : Current memory(MB): used = 376, reserve = 359, peak = 380.
OPT-1001 : End physical optimization;  2.882582s wall, 3.687500s user + 0.093750s system = 3.781250s CPU (131.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5829 LUT to BLE ...
SYN-4008 : Packed 5829 LUT and 967 SEQ to BLE.
SYN-4003 : Packing 918 remaining SEQ's ...
SYN-4005 : Packed 902 SEQ with LUT/SLICE
SYN-4006 : 3962 single LUT's are left
SYN-4006 : 16 single SEQ's are left
SYN-4011 : Packing model "M0demo" (AL_USER_NORMAL) with 5845/5967 primitive instances ...
PHY-3001 : End packing;  0.527312s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (100.7%)

PHY-1001 : Populate physical database on model M0demo.
RUN-1001 : There are total 3363 instances
RUN-1001 : 1656 mslices, 1656 lslices, 34 pads, 8 brams, 3 dsps
RUN-1001 : There are total 7323 nets
RUN-1001 : 3324 nets have 2 pins
RUN-1001 : 2828 nets have [3 - 5] pins
RUN-1001 : 707 nets have [6 - 10] pins
RUN-1001 : 248 nets have [11 - 20] pins
RUN-1001 : 211 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 3361 instances, 3312 slices, 10 macros(71 instances: 39 mslices 32 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : After packing: Len = 415758, Over = 26
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3723/7323.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 543824, over cnt = 789(2%), over = 1179, worst = 9
PHY-1002 : len = 547064, over cnt = 421(1%), over = 546, worst = 4
PHY-1002 : len = 550576, over cnt = 154(0%), over = 180, worst = 4
PHY-1002 : len = 551128, over cnt = 99(0%), over = 113, worst = 3
PHY-1002 : len = 551824, over cnt = 30(0%), over = 33, worst = 2
PHY-1001 : End global iterations;  0.893529s wall, 1.312500s user + 0.125000s system = 1.437500s CPU (160.9%)

PHY-1001 : Congestion index: top1 = 45.78, top5 = 39.40, top10 = 35.94, top15 = 33.71.
PHY-3001 : End congestion estimation;  1.085297s wall, 1.500000s user + 0.125000s system = 1.625000s CPU (149.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model M0demo.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 35311, tnet num: 7321, tinst num: 3361, tnode num: 40222, tedge num: 58871.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.020902s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (101.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.76765e-05
PHY-3002 : Step(223): len = 400022, overlap = 33.5
PHY-3002 : Step(224): len = 385538, overlap = 53.75
PHY-3002 : Step(225): len = 375840, overlap = 59
PHY-3002 : Step(226): len = 370551, overlap = 49.5
PHY-3002 : Step(227): len = 366789, overlap = 57.75
PHY-3002 : Step(228): len = 361912, overlap = 57.75
PHY-3002 : Step(229): len = 358968, overlap = 60.5
PHY-3002 : Step(230): len = 355606, overlap = 65.25
PHY-3002 : Step(231): len = 353566, overlap = 67.75
PHY-3002 : Step(232): len = 350996, overlap = 74
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.5353e-05
PHY-3002 : Step(233): len = 364170, overlap = 61.25
PHY-3002 : Step(234): len = 374742, overlap = 48
PHY-3002 : Step(235): len = 375613, overlap = 42
PHY-3002 : Step(236): len = 376588, overlap = 40.75
PHY-3002 : Step(237): len = 379055, overlap = 41
PHY-3002 : Step(238): len = 380685, overlap = 39.5
PHY-3002 : Step(239): len = 381520, overlap = 41.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000150706
PHY-3002 : Step(240): len = 391814, overlap = 32.5
PHY-3002 : Step(241): len = 401577, overlap = 25
PHY-3002 : Step(242): len = 404595, overlap = 24.25
PHY-3002 : Step(243): len = 409405, overlap = 21.75
PHY-3002 : Step(244): len = 415620, overlap = 20.25
PHY-3002 : Step(245): len = 418493, overlap = 20
PHY-3002 : Step(246): len = 419580, overlap = 20.5
PHY-3002 : Step(247): len = 420435, overlap = 19.25
PHY-3002 : Step(248): len = 421195, overlap = 18.25
PHY-3002 : Step(249): len = 421691, overlap = 16
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000294377
PHY-3002 : Step(250): len = 428925, overlap = 14
PHY-3002 : Step(251): len = 435060, overlap = 13.5
PHY-3002 : Step(252): len = 435696, overlap = 14.25
PHY-3002 : Step(253): len = 436662, overlap = 12.5
PHY-3002 : Step(254): len = 439263, overlap = 12.25
PHY-3002 : Step(255): len = 441567, overlap = 12
PHY-3002 : Step(256): len = 441787, overlap = 9.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000582154
PHY-3002 : Step(257): len = 445765, overlap = 9.5
PHY-3002 : Step(258): len = 450387, overlap = 7.75
PHY-3002 : Step(259): len = 452153, overlap = 7.25
PHY-3002 : Step(260): len = 454999, overlap = 7.75
PHY-3002 : Step(261): len = 456239, overlap = 7.5
PHY-3002 : Step(262): len = 455594, overlap = 8.5
PHY-3002 : Step(263): len = 454780, overlap = 7.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00102537
PHY-3002 : Step(264): len = 457681, overlap = 8.25
PHY-3002 : Step(265): len = 460115, overlap = 8.25
PHY-3002 : Step(266): len = 459940, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.108637s wall, 1.015625s user + 1.703125s system = 2.718750s CPU (245.2%)

PHY-3001 : Trial Legalized: Len = 479128
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 54/7323.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 587240, over cnt = 914(2%), over = 1524, worst = 7
PHY-1002 : len = 593320, over cnt = 425(1%), over = 586, worst = 7
PHY-1002 : len = 595672, over cnt = 219(0%), over = 310, worst = 6
PHY-1002 : len = 599000, over cnt = 50(0%), over = 58, worst = 4
PHY-1002 : len = 599544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.234556s wall, 1.781250s user + 0.093750s system = 1.875000s CPU (151.9%)

PHY-1001 : Congestion index: top1 = 49.05, top5 = 42.56, top10 = 38.55, top15 = 35.99.
PHY-3001 : End congestion estimation;  1.427505s wall, 1.968750s user + 0.093750s system = 2.062500s CPU (144.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.225548s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (103.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00011317
PHY-3002 : Step(267): len = 450399, overlap = 4.5
PHY-3002 : Step(268): len = 439580, overlap = 11.5
PHY-3002 : Step(269): len = 433594, overlap = 12.5
PHY-3002 : Step(270): len = 428709, overlap = 15
PHY-3002 : Step(271): len = 424206, overlap = 13.75
PHY-3002 : Step(272): len = 423152, overlap = 16.25
PHY-3002 : Step(273): len = 421750, overlap = 18.5
PHY-3002 : Step(274): len = 421434, overlap = 17.25
PHY-3002 : Step(275): len = 420091, overlap = 20.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015157s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (103.1%)

PHY-3001 : Legalized: Len = 430726, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.022111s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.7%)

PHY-3001 : 19 instances has been re-located, deltaX = 2, deltaY = 11, maxDist = 1.
PHY-3001 : Final: Len = 430858, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model M0demo.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 35311, tnet num: 7321, tinst num: 3361, tnode num: 40222, tedge num: 58871.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 311/7323.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 535688, over cnt = 929(2%), over = 1534, worst = 7
PHY-1002 : len = 542992, over cnt = 474(1%), over = 651, worst = 5
PHY-1002 : len = 548352, over cnt = 112(0%), over = 152, worst = 5
PHY-1002 : len = 550304, over cnt = 7(0%), over = 9, worst = 3
PHY-1002 : len = 550504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.333734s wall, 1.859375s user + 0.046875s system = 1.906250s CPU (142.9%)

PHY-1001 : Congestion index: top1 = 49.48, top5 = 41.03, top10 = 37.25, top15 = 34.90.
PHY-1001 : End incremental global routing;  1.503936s wall, 2.046875s user + 0.046875s system = 2.093750s CPU (139.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.239499s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (97.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.955812s wall, 2.500000s user + 0.046875s system = 2.546875s CPU (130.2%)

OPT-1001 : Current memory(MB): used = 400, reserve = 386, peak = 406.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6862/7323.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 550504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.059547s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (105.0%)

PHY-1001 : Congestion index: top1 = 49.48, top5 = 41.03, top10 = 37.25, top15 = 34.90.
OPT-1001 : End congestion update;  0.225023s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (97.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.159899s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.7%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.385014s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (97.4%)

OPT-1001 : Current memory(MB): used = 402, reserve = 387, peak = 406.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.155620s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (100.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6862/7323.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 550504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.060883s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (102.7%)

PHY-1001 : Congestion index: top1 = 49.48, top5 = 41.03, top10 = 37.25, top15 = 34.90.
PHY-1001 : End incremental global routing;  0.231104s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (101.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.219822s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.5%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6862/7323.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 550504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.061068s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (102.3%)

PHY-1001 : Congestion index: top1 = 49.48, top5 = 41.03, top10 = 37.25, top15 = 34.90.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.154375s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.000000
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  4.244030s wall, 4.781250s user + 0.046875s system = 4.828125s CPU (113.8%)

RUN-1003 : finish command "place" in  24.749796s wall, 48.140625s user + 6.375000s system = 54.515625s CPU (220.3%)

RUN-1004 : used memory is 374 MB, reserved memory is 357 MB, peak memory is 406 MB
RUN-1002 : start command "export_db M0demo_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db M0demo_place.db" in  1.181711s wall, 1.937500s user + 0.031250s system = 1.968750s CPU (166.6%)

RUN-1004 : used memory is 374 MB, reserved memory is 359 MB, peak memory is 427 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3363 instances
RUN-1001 : 1656 mslices, 1656 lslices, 34 pads, 8 brams, 3 dsps
RUN-1001 : There are total 7323 nets
RUN-1001 : 3324 nets have 2 pins
RUN-1001 : 2828 nets have [3 - 5] pins
RUN-1001 : 707 nets have [6 - 10] pins
RUN-1001 : 248 nets have [11 - 20] pins
RUN-1001 : 211 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model M0demo.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 35311, tnet num: 7321, tinst num: 3361, tnode num: 40222, tedge num: 58871.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1656 mslices, 1656 lslices, 34 pads, 8 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 533936, over cnt = 910(2%), over = 1525, worst = 7
PHY-1002 : len = 541280, over cnt = 453(1%), over = 599, worst = 5
PHY-1002 : len = 545576, over cnt = 173(0%), over = 215, worst = 5
PHY-1002 : len = 548344, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 548424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.197996s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (144.8%)

PHY-1001 : Congestion index: top1 = 49.46, top5 = 41.02, top10 = 37.18, top15 = 34.78.
PHY-1001 : End global routing;  1.381591s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (139.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 405, reserve = 392, peak = 427.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net SWCLKTCK_syn_4 will be merged with clock SWCLKTCK_dup_1
PHY-1001 : net XTAL1_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_M0clkpll/clk0_out will be merged with clock u_M0clkpll/clk0_buf
PHY-1001 : Current memory(MB): used = 664, reserve = 652, peak = 664.
PHY-1001 : End build detailed router design. 4.280948s wall, 4.218750s user + 0.062500s system = 4.281250s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 82640, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.726096s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (101.1%)

PHY-1001 : Current memory(MB): used = 698, reserve = 687, peak = 698.
PHY-1001 : End phase 1; 0.732645s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (100.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Patch 3967 net; 15.495977s wall, 15.484375s user + 0.000000s system = 15.484375s CPU (99.9%)

PHY-1022 : len = 1.2421e+06, over cnt = 663(0%), over = 664, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 706, reserve = 695, peak = 706.
PHY-1001 : End initial routed; 29.510613s wall, 41.484375s user + 0.078125s system = 41.562500s CPU (140.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/7227(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.312217s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 716, reserve = 706, peak = 716.
PHY-1001 : End phase 2; 30.822905s wall, 42.796875s user + 0.078125s system = 42.875000s CPU (139.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.2421e+06, over cnt = 663(0%), over = 664, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.036278s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.23255e+06, over cnt = 157(0%), over = 157, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.808184s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (164.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.23216e+06, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.259206s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (150.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.23236e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.107243s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (131.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.23238e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.078340s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (99.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/7227(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.286023s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (100.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 242 feed throughs used by 159 nets
PHY-1001 : End commit to database; 1.292259s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (99.1%)

PHY-1001 : Current memory(MB): used = 763, reserve = 755, peak = 763.
PHY-1001 : End phase 3; 4.080264s wall, 4.750000s user + 0.000000s system = 4.750000s CPU (116.4%)

PHY-1003 : Routed, final wirelength = 1.23238e+06
PHY-1001 : Current memory(MB): used = 766, reserve = 757, peak = 766.
PHY-1001 : End export database. 0.027980s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.7%)

PHY-1001 : End detail routing;  40.245521s wall, 52.812500s user + 0.156250s system = 52.968750s CPU (131.6%)

RUN-1003 : finish command "route" in  42.737647s wall, 55.843750s user + 0.156250s system = 56.000000s CPU (131.0%)

RUN-1004 : used memory is 719 MB, reserved memory is 710 MB, peak memory is 766 MB
RUN-1002 : start command "report_area -io_info -file M0demo_phy.area"
RUN-1001 : standard
***Report Model: M0demo Device: EG4S20BG256***

IO Statistics
#IO                        35
  #input                    6
  #output                  20
  #inout                    9

Utilization Statistics
#lut                     6393   out of  19600   32.62%
#reg                     1885   out of  19600    9.62%
#le                      6409
  #lut only              4524   out of   6409   70.59%
  #reg only                16   out of   6409    0.25%
  #lut&reg               1869   out of   6409   29.16%
#dsp                        3   out of     29   10.34%
#bram                       8   out of     64   12.50%
  #bram9k                   8
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       34   out of    188   18.09%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet               Type               DriverType         Driver                       Fanout
#1        u_M0clkpll/clk0_buf    GCLK               pll                u_M0clkpll/pll_inst.clkc0    1384
#2        SWCLKTCK_dup_1         GCLK               io                 SWCLKTCK_syn_2.di            78
#3        XTAL1_dup_1            GeneralRouting     io                 XTAL1_syn_2.di               1


Detailed IO Report

         Name            Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
         NRST              INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
       SWCLKTCK            INPUT         A8        LVCMOS25          N/A          PULLUP      NONE    
         XTAL1             INPUT        K14        LVCMOS25          N/A          PULLUP      NONE    
       uart0_rxd           INPUT        G11        LVCMOS25          N/A           N/A        NONE    
        P0[15]            OUTPUT        H16        LVCMOS25           8            N/A        NONE    
        P0[14]            OUTPUT        E15        LVCMOS25           8            N/A        NONE    
        P0[13]            OUTPUT        D14        LVCMOS25           8            N/A        NONE    
        P0[12]            OUTPUT        H11        LVCMOS25           8            N/A        NONE    
        P0[11]            OUTPUT        A11        LVCMOS25           8            N/A        NONE    
        P0[10]            OUTPUT        N16        LVCMOS25           8            N/A        NONE    
         P0[9]            OUTPUT        A14        LVCMOS25           8            N/A        NONE    
         P0[8]            OUTPUT         A6        LVCMOS25           8            N/A        NONE    
         P0[7]            OUTPUT         B3        LVCMOS25           8            N/A        NONE    
         P0[6]            OUTPUT         C3        LVCMOS25           8            N/A        NONE    
         P0[5]            OUTPUT         G3        LVCMOS25           8            N/A        NONE    
         P0[4]            OUTPUT        M13        LVCMOS25           8            N/A        NONE    
         P0[3]            OUTPUT        M12        LVCMOS25           8            N/A        NONE    
         P0[2]            OUTPUT         M1        LVCMOS25           8            N/A        NONE    
         P0[1]            OUTPUT         P1        LVCMOS25           8            N/A        NONE    
         P0[0]            OUTPUT         P5        LVCMOS25           8            N/A        NONE    
          TDO             OUTPUT        J12        LVCMOS25           8            N/A        NONE    
         XTAL2            OUTPUT        F16        LVCMOS25           8            N/A        NONE    
       uart0_txd          OUTPUT        A13        LVCMOS25           8            N/A        NONE    
      uart0_txen          OUTPUT         D1        LVCMOS25           8            N/A        NONE    
       SWDIOTMS            INOUT         A7        LVCMOS25           8           PULLUP      NONE    
  b_pad_gpio_porta[7]      INOUT        F14        LVCMOS25           8            N/A        NONE    
  b_pad_gpio_porta[6]      INOUT         A5        LVCMOS25           8            N/A        NONE    
  b_pad_gpio_porta[5]      INOUT         F3        LVCMOS25           8            N/A        NONE    
  b_pad_gpio_porta[4]      INOUT        L13        LVCMOS25           8            N/A        NONE    
  b_pad_gpio_porta[3]      INOUT         K1        LVCMOS25           8            N/A        NONE    
  b_pad_gpio_porta[2]      INOUT         P8        LVCMOS25           8            N/A        NONE    
  b_pad_gpio_porta[1]      INOUT         H2        LVCMOS25           8            N/A        NONE    
  b_pad_gpio_porta[0]      INOUT         N3        LVCMOS25           8           PULLUP      NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                   |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------+
|top                                 |M0demo                   |6409   |6322    |71      |1885    |8       |3       |
|  u_M0clkpll                        |M0clkpll                 |0      |0       |0       |0       |0       |0       |
|  u_cmsdk_mcu                       |cmsdk_mcu                |6409   |6322    |71      |1885    |8       |3       |
|    u_ahb_ram                       |AHB2MEM                  |78     |78      |0       |24      |4       |0       |
|    u_ahb_rom                       |AHB2MEM                  |35     |35      |0       |3       |4       |0       |
|    u_cmsdk_mcu_clkctrl             |cmsdk_mcu_clkctrl        |2      |2       |0       |2       |0       |0       |
|    u_cmsdk_mcu_system              |cmsdk_mcu_system         |6294   |6207    |71      |1856    |0       |3       |
|      u_ahb_gpio_0                  |cmsdk_ahb_gpio           |161    |161     |0       |102     |0       |0       |
|        u_ahb_to_gpio               |cmsdk_ahb_to_iop         |10     |10      |0       |8       |0       |0       |
|        u_iop_gpio                  |cmsdk_iop_gpio           |151    |151     |0       |94      |0       |0       |
|      u_ahb_gpio_1                  |cmsdk_ahb_gpio           |174    |174     |0       |127     |0       |0       |
|        u_iop_gpio                  |cmsdk_iop_gpio           |174    |174     |0       |127     |0       |0       |
|      u_ahb_slave_mux_sys_bus       |cmsdk_ahb_slave_mux      |4      |4       |0       |3       |0       |0       |
|      u_apb_subsystem               |cmsdk_apb_subsystem_m0ds |315    |292     |12      |189     |0       |0       |
|        gen_apb_gpio_0$u_gpio_0     |gpio                     |82     |82      |0       |46      |0       |0       |
|          x_gpio_apbif              |gpio_apbif               |82     |82      |0       |46      |0       |0       |
|        gen_apb_uart_0$u_apb_uart_0 |cmsdk_apb_uart           |192    |169     |12      |107     |0       |0       |
|        u_ahb_to_apb                |cmsdk_ahb_to_apb         |37     |37      |0       |35      |0       |0       |
|        u_apb_slave_mux             |cmsdk_apb_slave_mux      |4      |4       |0       |1       |0       |0       |
|      u_cmsdk_mcu_sysctrl           |cmsdk_mcu_sysctrl        |24     |24      |0       |13      |0       |0       |
|      u_cortex_m0_integration       |CORTEXM0INTEGRATION      |5608   |5544    |59      |1414    |0       |3       |
|        u_logic                     |cortexm0ds_logic         |5608   |5544    |59      |1414    |0       |3       |
|      u_system_rom_table            |cmsdk_ahb_cs_rom_table   |8      |8       |0       |8       |0       |0       |
+-------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3290  
    #2          2       1774  
    #3          3       604   
    #4          4       450   
    #5        5-10      753   
    #6        11-50     386   
    #7       51-100      25   
    #8       101-500     2    
    #9        >500       1    
  Average     3.64            

RUN-1002 : start command "export_db M0demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db M0demo_pr.db" in  1.518010s wall, 2.468750s user + 0.000000s system = 2.468750s CPU (162.6%)

RUN-1004 : used memory is 720 MB, reserved memory is 710 MB, peak memory is 772 MB
RUN-1002 : start command "export_bid M0demo_inst.bid"
RUN-1002 : start command "bitgen -bit M0demo.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3361
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7323, pip num: 89278
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 242
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2893 valid insts, and 242509 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011000000000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file M0demo.bit.
RUN-1003 : finish command "bitgen -bit M0demo.bit" in  8.670341s wall, 61.984375s user + 0.078125s system = 62.062500s CPU (715.8%)

RUN-1004 : used memory is 733 MB, reserved memory is 730 MB, peak memory is 888 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221008_182245.log"
