============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     zhang
   Run Date =   Mon Sep 19 15:20:30 2022

   Run on =     DESKTOP-DRS13TT
============================================================
RUN-1002 : start command "open_project pwm_demo.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/SF1_MCU.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../SF1_SOC.v
HDL-1007 : analyze verilog file ../../ahb_pwm.v
HDL-1007 : analyze verilog file ../../gpio_controler.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/pwm_demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 24 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SF1_SOC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ahb_pwm/I_ahb_clk driven by BUFG (695 clock/control pins, 1 other pins).
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_pwm/pwm0/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm1/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm2/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm3/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm4/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm5/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm6/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm7/clk_div" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/I_ahb_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm0/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm1/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm2/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm3/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm4/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm5/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm6/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm7/clk_div as clock net
SYN-4026 : Tagged 10 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm0/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm1/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm2/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm3/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm4/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm5/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm6/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm7/clk_div to drive 34 clock pins.
PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 2323 instances
RUN-0007 : 799 luts, 957 seqs, 339 mslices, 189 lslices, 25 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3146 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2108 nets have 2 pins
RUN-1001 : 917 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 34 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     58      
RUN-1001 :   No   |  No   |  Yes  |     35      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     264     
RUN-1001 :   Yes  |  No   |  Yes  |     600     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  29   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 30
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2321 instances, 799 luts, 957 seqs, 528 slices, 40 macros(528 instances: 339 mslices 189 lslices)
PHY-0007 : Cell area utilization is 31%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 11617, tnet num: 3144, tinst num: 2321, tnode num: 15057, tedge num: 19671.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3144 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.204854s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (99.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 425033
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 238945, overlap = 9.03125
PHY-3002 : Step(2): len = 174968, overlap = 15.8125
PHY-3002 : Step(3): len = 131521, overlap = 59.0938
PHY-3002 : Step(4): len = 105258, overlap = 109.375
PHY-3002 : Step(5): len = 87681, overlap = 137.719
PHY-3002 : Step(6): len = 79707.1, overlap = 160.375
PHY-3002 : Step(7): len = 73035.2, overlap = 188
PHY-3002 : Step(8): len = 66535, overlap = 200
PHY-3002 : Step(9): len = 56552.4, overlap = 226
PHY-3002 : Step(10): len = 52920.2, overlap = 241.062
PHY-3002 : Step(11): len = 53059.8, overlap = 248.406
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.26828e-06
PHY-3002 : Step(12): len = 58431.8, overlap = 196.438
PHY-3002 : Step(13): len = 60633, overlap = 193.875
PHY-3002 : Step(14): len = 65131.9, overlap = 153.469
PHY-3002 : Step(15): len = 68242.2, overlap = 132.719
PHY-3002 : Step(16): len = 66133.6, overlap = 107.281
PHY-3002 : Step(17): len = 67413.9, overlap = 105.656
PHY-3002 : Step(18): len = 66442.1, overlap = 103.719
PHY-3002 : Step(19): len = 65971.5, overlap = 93.875
PHY-3002 : Step(20): len = 65746, overlap = 89.9062
PHY-3002 : Step(21): len = 66241.1, overlap = 90.8125
PHY-3002 : Step(22): len = 66889.7, overlap = 94.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.53655e-06
PHY-3002 : Step(23): len = 69089.2, overlap = 89.5312
PHY-3002 : Step(24): len = 69891, overlap = 90.6875
PHY-3002 : Step(25): len = 71250.7, overlap = 61.2188
PHY-3002 : Step(26): len = 72502.7, overlap = 56.5938
PHY-3002 : Step(27): len = 74236.1, overlap = 46.8125
PHY-3002 : Step(28): len = 75363.4, overlap = 41.0312
PHY-3002 : Step(29): len = 76100.4, overlap = 36.3438
PHY-3002 : Step(30): len = 76409.5, overlap = 34.5312
PHY-3002 : Step(31): len = 75479.9, overlap = 34.6562
PHY-3002 : Step(32): len = 75601.8, overlap = 35.2812
PHY-3002 : Step(33): len = 75584.7, overlap = 30.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.07311e-06
PHY-3002 : Step(34): len = 77218.2, overlap = 21.7188
PHY-3002 : Step(35): len = 78332.7, overlap = 20.1562
PHY-3002 : Step(36): len = 79136.4, overlap = 19.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.639e-05
PHY-3002 : Step(37): len = 83422.1, overlap = 9.53125
PHY-3002 : Step(38): len = 86227.5, overlap = 8.34375
PHY-3002 : Step(39): len = 87691.3, overlap = 11.3438
PHY-3002 : Step(40): len = 88112.1, overlap = 6.625
PHY-3002 : Step(41): len = 87735.8, overlap = 7.90625
PHY-3002 : Step(42): len = 86339, overlap = 8
PHY-3002 : Step(43): len = 86387.3, overlap = 9.96875
PHY-3002 : Step(44): len = 86564.6, overlap = 14.5625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.27801e-05
PHY-3002 : Step(45): len = 90195.4, overlap = 7.8125
PHY-3002 : Step(46): len = 91094.7, overlap = 4.40625
PHY-3002 : Step(47): len = 93092.4, overlap = 2.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.55602e-05
PHY-3002 : Step(48): len = 100468, overlap = 1.75
PHY-3002 : Step(49): len = 102928, overlap = 1.0625
PHY-3002 : Step(50): len = 102561, overlap = 0.875
PHY-3002 : Step(51): len = 100498, overlap = 0
PHY-3002 : Step(52): len = 99372.4, overlap = 0.25
PHY-3002 : Step(53): len = 99348.1, overlap = 0.5
PHY-3002 : Step(54): len = 99603.9, overlap = 0.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00013112
PHY-3002 : Step(55): len = 102727, overlap = 0.5
PHY-3002 : Step(56): len = 102631, overlap = 0.5
PHY-3002 : Step(57): len = 103323, overlap = 0
PHY-3002 : Step(58): len = 105048, overlap = 0
PHY-3002 : Step(59): len = 105950, overlap = 0
PHY-3002 : Step(60): len = 106345, overlap = 0
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000262241
PHY-3002 : Step(61): len = 107570, overlap = 0
PHY-3002 : Step(62): len = 109486, overlap = 0
PHY-3002 : Step(63): len = 110410, overlap = 0
PHY-3002 : Step(64): len = 111029, overlap = 0
PHY-3002 : Step(65): len = 111246, overlap = 0
PHY-3002 : Step(66): len = 110924, overlap = 0
PHY-3002 : Step(67): len = 110237, overlap = 0
PHY-3002 : Step(68): len = 109701, overlap = 0
PHY-3002 : Step(69): len = 109474, overlap = 0
PHY-3002 : Step(70): len = 109067, overlap = 0
PHY-3002 : Step(71): len = 108808, overlap = 0
PHY-3002 : Step(72): len = 108601, overlap = 0
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000524482
PHY-3002 : Step(73): len = 110108, overlap = 0
PHY-3002 : Step(74): len = 111269, overlap = 0
PHY-3002 : Step(75): len = 112841, overlap = 0
PHY-3002 : Step(76): len = 113366, overlap = 0
PHY-3002 : Step(77): len = 113522, overlap = 0
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00104896
PHY-3002 : Step(78): len = 114321, overlap = 0
PHY-3002 : Step(79): len = 114645, overlap = 0
PHY-3002 : Step(80): len = 115890, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001076s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/3146.
PHY-1001 : Global iterations in 24 thread ...
PHY-1002 : len = 130552, over cnt = 501(4%), over = 1532, worst = 17
PHY-1001 : End global iterations;  0.130554s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (155.6%)

PHY-1001 : Congestion index: top1 = 57.99, top5 = 50.07, top10 = 43.65, top15 = 39.65.
PHY-3001 : End congestion estimation;  0.157918s wall, 0.171875s user + 0.062500s system = 0.234375s CPU (148.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3144 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.039790s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.20713e-05
PHY-3002 : Step(81): len = 107241, overlap = 2.0625
PHY-3002 : Step(82): len = 105757, overlap = 3.71875
PHY-3002 : Step(83): len = 99881.7, overlap = 17.7812
PHY-3002 : Step(84): len = 97354.2, overlap = 21.8125
PHY-3002 : Step(85): len = 95111.9, overlap = 30.2812
PHY-3002 : Step(86): len = 94001.2, overlap = 17
PHY-3002 : Step(87): len = 93898.1, overlap = 14.4062
PHY-3002 : Step(88): len = 91734.7, overlap = 19.5938
PHY-3002 : Step(89): len = 87795.3, overlap = 23.1562
PHY-3002 : Step(90): len = 86885.6, overlap = 28.5312
PHY-3002 : Step(91): len = 86126, overlap = 32.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.41427e-05
PHY-3002 : Step(92): len = 90145.6, overlap = 24.625
PHY-3002 : Step(93): len = 92194.3, overlap = 19.0625
PHY-3002 : Step(94): len = 93250.8, overlap = 14.8125
PHY-3002 : Step(95): len = 94215.5, overlap = 13.3438
PHY-3002 : Step(96): len = 93600, overlap = 11.4688
PHY-3002 : Step(97): len = 93150.6, overlap = 11.9688
PHY-3002 : Step(98): len = 93147.1, overlap = 12.0312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.82853e-05
PHY-3002 : Step(99): len = 98676, overlap = 1.5625
PHY-3002 : Step(100): len = 100902, overlap = 1.46875
PHY-3002 : Step(101): len = 100041, overlap = 1.25
PHY-3002 : Step(102): len = 99702.3, overlap = 1.28125
PHY-3002 : Step(103): len = 99967.8, overlap = 1.6875
PHY-3002 : Step(104): len = 100404, overlap = 1.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.65706e-05
PHY-3002 : Step(105): len = 105292, overlap = 1.34375
PHY-3002 : Step(106): len = 108196, overlap = 1.21875
PHY-3002 : Step(107): len = 108571, overlap = 0.1875
PHY-3002 : Step(108): len = 109303, overlap = 1
PHY-3002 : Step(109): len = 109632, overlap = 0.71875
PHY-3002 : Step(110): len = 110290, overlap = 0.59375
PHY-3002 : Step(111): len = 110700, overlap = 0.46875
PHY-3002 : Step(112): len = 110370, overlap = 0.46875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000193141
PHY-3002 : Step(113): len = 113020, overlap = 0.34375
PHY-3002 : Step(114): len = 116597, overlap = 0.5625
PHY-3002 : Step(115): len = 116770, overlap = 0.625
PHY-3002 : Step(116): len = 116535, overlap = 0.53125
PHY-3002 : Step(117): len = 116546, overlap = 0.40625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000386282
PHY-3002 : Step(118): len = 118763, overlap = 0.4375
PHY-3002 : Step(119): len = 120547, overlap = 0
PHY-3002 : Step(120): len = 121753, overlap = 0
PHY-3002 : Step(121): len = 122134, overlap = 0.28125
PHY-3002 : Step(122): len = 122257, overlap = 0.28125
PHY-3002 : Step(123): len = 122096, overlap = 0.28125
PHY-3002 : Step(124): len = 121831, overlap = 0.53125
PHY-3002 : Step(125): len = 121748, overlap = 0.53125
PHY-3002 : Step(126): len = 121794, overlap = 0.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000772565
PHY-3002 : Step(127): len = 122867, overlap = 0.25
PHY-3002 : Step(128): len = 123244, overlap = 0.375
PHY-3002 : Step(129): len = 124388, overlap = 0.5
PHY-3002 : Step(130): len = 124742, overlap = 0.5
PHY-3002 : Step(131): len = 125800, overlap = 0.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00146234
PHY-3002 : Step(132): len = 126272, overlap = 0.5
PHY-3002 : Step(133): len = 129026, overlap = 0.5
PHY-3002 : Step(134): len = 132026, overlap = 0.5
PHY-3002 : Step(135): len = 132531, overlap = 0.5
PHY-3002 : Step(136): len = 132077, overlap = 0.5
PHY-3002 : Step(137): len = 131713, overlap = 0.5
PHY-3002 : Step(138): len = 131620, overlap = 0.5
PHY-3002 : Step(139): len = 131474, overlap = 0.5
PHY-3002 : Step(140): len = 131366, overlap = 0.5
PHY-3002 : Step(141): len = 131506, overlap = 0.5
PHY-3002 : Step(142): len = 131605, overlap = 0.5
PHY-3002 : Step(143): len = 131794, overlap = 0.75
PHY-3002 : Step(144): len = 131783, overlap = 0.75
PHY-3002 : Step(145): len = 131705, overlap = 0.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00263227
PHY-3002 : Step(146): len = 132251, overlap = 0.75
PHY-3002 : Step(147): len = 132895, overlap = 0.5
PHY-3002 : Step(148): len = 133028, overlap = 0.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 85/3146.
PHY-1001 : Global iterations in 24 thread ...
PHY-1002 : len = 155456, over cnt = 452(4%), over = 1399, worst = 15
PHY-1001 : End global iterations;  0.120399s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (116.8%)

PHY-1001 : Congestion index: top1 = 52.92, top5 = 43.04, top10 = 38.33, top15 = 35.33.
PHY-3001 : End congestion estimation;  0.146229s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (106.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3144 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.039289s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (119.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000217785
PHY-3002 : Step(149): len = 129309, overlap = 55.2812
PHY-3002 : Step(150): len = 125862, overlap = 49.875
PHY-3002 : Step(151): len = 121448, overlap = 63.5312
PHY-3002 : Step(152): len = 118585, overlap = 49.5
PHY-3002 : Step(153): len = 116484, overlap = 47.0312
PHY-3002 : Step(154): len = 115645, overlap = 45.625
PHY-3002 : Step(155): len = 114987, overlap = 48.1875
PHY-3002 : Step(156): len = 114278, overlap = 45.75
PHY-3002 : Step(157): len = 112983, overlap = 46.0625
PHY-3002 : Step(158): len = 111769, overlap = 46.5625
PHY-3002 : Step(159): len = 110302, overlap = 47.875
PHY-3002 : Step(160): len = 109444, overlap = 46.0312
PHY-3002 : Step(161): len = 108694, overlap = 46.1562
PHY-3002 : Step(162): len = 107596, overlap = 47.25
PHY-3002 : Step(163): len = 106804, overlap = 47.125
PHY-3002 : Step(164): len = 106339, overlap = 48.875
PHY-3002 : Step(165): len = 105655, overlap = 51.0312
PHY-3002 : Step(166): len = 105185, overlap = 49.0625
PHY-3002 : Step(167): len = 104430, overlap = 56.4062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000430274
PHY-3002 : Step(168): len = 104926, overlap = 55.5
PHY-3002 : Step(169): len = 106109, overlap = 52.7812
PHY-3002 : Step(170): len = 107870, overlap = 52.3125
PHY-3002 : Step(171): len = 108528, overlap = 51.75
PHY-3002 : Step(172): len = 108530, overlap = 51.5938
PHY-3002 : Step(173): len = 108209, overlap = 51.9375
PHY-3002 : Step(174): len = 108057, overlap = 52.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000809393
PHY-3002 : Step(175): len = 108651, overlap = 51.9688
PHY-3002 : Step(176): len = 109306, overlap = 50.4688
PHY-3002 : Step(177): len = 110014, overlap = 50.3438
PHY-3002 : Step(178): len = 110853, overlap = 49.8438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 11617, tnet num: 3144, tinst num: 2321, tnode num: 15057, tedge num: 19671.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 49.84 peak overflow 1.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 52/3146.
PHY-1001 : Global iterations in 24 thread ...
PHY-1002 : len = 127808, over cnt = 464(4%), over = 1221, worst = 13
PHY-1001 : End global iterations;  0.126851s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (123.2%)

PHY-1001 : Congestion index: top1 = 54.10, top5 = 46.96, top10 = 42.13, top15 = 38.88.
PHY-1001 : End incremental global routing;  0.151482s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (113.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3144 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.043756s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.221091s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (113.1%)

OPT-1001 : Current memory(MB): used = 197, reserve = 170, peak = 198.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2743/3146.
PHY-1001 : Global iterations in 24 thread ...
PHY-1002 : len = 127808, over cnt = 464(4%), over = 1221, worst = 13
PHY-1002 : len = 131832, over cnt = 273(2%), over = 607, worst = 8
PHY-1002 : len = 136416, over cnt = 53(0%), over = 112, worst = 6
PHY-1002 : len = 137376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.090327s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (86.5%)

PHY-1001 : Congestion index: top1 = 48.89, top5 = 43.30, top10 = 39.80, top15 = 37.32.
OPT-1001 : End congestion update;  0.113134s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (96.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3144 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.029760s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.0%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.142958s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.4%)

OPT-1001 : Current memory(MB): used = 198, reserve = 172, peak = 198.
OPT-1001 : End physical optimization;  0.554702s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (107.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 799 LUT to BLE ...
SYN-4008 : Packed 799 LUT and 355 SEQ to BLE.
SYN-4003 : Packing 602 remaining SEQ's ...
SYN-4005 : Packed 394 SEQ with LUT/SLICE
SYN-4006 : 82 single LUT's are left
SYN-4006 : 208 single SEQ's are left
SYN-4011 : Packing model "SF1_SOC" (AL_USER_NORMAL) with 1007/1644 primitive instances ...
PHY-3001 : End packing;  0.049501s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.7%)

PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 1116 instances
RUN-1001 : 539 mslices, 538 lslices, 25 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2791 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1753 nets have 2 pins
RUN-1001 : 913 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 56 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 1114 instances, 1077 slices, 40 macros(528 instances: 339 mslices 189 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 109770, Over = 69
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1603/2791.
PHY-1001 : Global iterations in 24 thread ...
PHY-1002 : len = 133976, over cnt = 204(1%), over = 265, worst = 4
PHY-1002 : len = 134440, over cnt = 84(0%), over = 99, worst = 3
PHY-1002 : len = 135088, over cnt = 20(0%), over = 22, worst = 3
PHY-1002 : len = 135272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.129186s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (133.0%)

PHY-1001 : Congestion index: top1 = 51.18, top5 = 44.51, top10 = 40.55, top15 = 37.37.
PHY-3001 : End congestion estimation;  0.156649s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (119.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 9846, tnet num: 2789, tinst num: 1114, tnode num: 12217, tedge num: 17253.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2789 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.221362s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.17107e-05
PHY-3002 : Step(179): len = 102244, overlap = 75.75
PHY-3002 : Step(180): len = 100225, overlap = 81
PHY-3002 : Step(181): len = 96902.5, overlap = 88.5
PHY-3002 : Step(182): len = 95350.3, overlap = 95
PHY-3002 : Step(183): len = 92970.9, overlap = 96.25
PHY-3002 : Step(184): len = 91720.6, overlap = 92.5
PHY-3002 : Step(185): len = 89221, overlap = 95.5
PHY-3002 : Step(186): len = 87895.6, overlap = 98.5
PHY-3002 : Step(187): len = 86244.6, overlap = 100.5
PHY-3002 : Step(188): len = 85533.9, overlap = 99.5
PHY-3002 : Step(189): len = 84663.9, overlap = 98.25
PHY-3002 : Step(190): len = 84508.8, overlap = 97.5
PHY-3002 : Step(191): len = 84267.6, overlap = 95.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.34215e-05
PHY-3002 : Step(192): len = 87535.7, overlap = 88.75
PHY-3002 : Step(193): len = 89723.2, overlap = 85
PHY-3002 : Step(194): len = 92470.9, overlap = 82.25
PHY-3002 : Step(195): len = 94033.9, overlap = 76.75
PHY-3002 : Step(196): len = 94770.4, overlap = 77.5
PHY-3002 : Step(197): len = 95189.9, overlap = 75.25
PHY-3002 : Step(198): len = 95623, overlap = 74.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000166843
PHY-3002 : Step(199): len = 98074.6, overlap = 71.5
PHY-3002 : Step(200): len = 100182, overlap = 69.5
PHY-3002 : Step(201): len = 102609, overlap = 69.75
PHY-3002 : Step(202): len = 104244, overlap = 66.75
PHY-3002 : Step(203): len = 104570, overlap = 60.25
PHY-3002 : Step(204): len = 104731, overlap = 56.25
PHY-3002 : Step(205): len = 105045, overlap = 55
PHY-3002 : Step(206): len = 105486, overlap = 46
PHY-3002 : Step(207): len = 105919, overlap = 45
PHY-3002 : Step(208): len = 106146, overlap = 45
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000332881
PHY-3002 : Step(209): len = 107879, overlap = 44.75
PHY-3002 : Step(210): len = 109967, overlap = 46.25
PHY-3002 : Step(211): len = 111118, overlap = 47.5
PHY-3002 : Step(212): len = 111598, overlap = 46.25
PHY-3002 : Step(213): len = 112241, overlap = 45
PHY-3002 : Step(214): len = 112999, overlap = 44.75
PHY-3002 : Step(215): len = 113764, overlap = 42.5
PHY-3002 : Step(216): len = 114421, overlap = 40.5
PHY-3002 : Step(217): len = 114885, overlap = 43.5
PHY-3002 : Step(218): len = 114994, overlap = 43.25
PHY-3002 : Step(219): len = 114940, overlap = 42.5
PHY-3002 : Step(220): len = 114896, overlap = 45
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000598357
PHY-3002 : Step(221): len = 115904, overlap = 45.25
PHY-3002 : Step(222): len = 117445, overlap = 42.75
PHY-3002 : Step(223): len = 118484, overlap = 43
PHY-3002 : Step(224): len = 118822, overlap = 41
PHY-3002 : Step(225): len = 118852, overlap = 38
PHY-3002 : Step(226): len = 119114, overlap = 38
PHY-3002 : Step(227): len = 119575, overlap = 38.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.581657s wall, 0.406250s user + 0.937500s system = 1.343750s CPU (231.0%)

PHY-3001 : Trial Legalized: Len = 121575
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 119/2791.
PHY-1001 : Global iterations in 24 thread ...
PHY-1002 : len = 144800, over cnt = 225(2%), over = 298, worst = 5
PHY-1002 : len = 145448, over cnt = 124(1%), over = 148, worst = 4
PHY-1002 : len = 146664, over cnt = 24(0%), over = 25, worst = 2
PHY-1002 : len = 146936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.178452s wall, 0.234375s user + 0.062500s system = 0.296875s CPU (166.4%)

PHY-1001 : Congestion index: top1 = 48.33, top5 = 41.28, top10 = 37.50, top15 = 34.89.
PHY-3001 : End congestion estimation;  0.210321s wall, 0.265625s user + 0.062500s system = 0.328125s CPU (156.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2789 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.036295s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.66342e-05
PHY-3002 : Step(228): len = 115037, overlap = 20.75
PHY-3002 : Step(229): len = 112430, overlap = 28.75
PHY-3002 : Step(230): len = 111807, overlap = 28.5
PHY-3002 : Step(231): len = 111561, overlap = 27.25
PHY-3002 : Step(232): len = 111487, overlap = 27.5
PHY-3002 : Step(233): len = 111384, overlap = 27.75
PHY-3002 : Step(234): len = 111180, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000173268
PHY-3002 : Step(235): len = 112369, overlap = 25
PHY-3002 : Step(236): len = 113117, overlap = 22
PHY-3002 : Step(237): len = 113669, overlap = 20.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000346537
PHY-3002 : Step(238): len = 114355, overlap = 19.25
PHY-3002 : Step(239): len = 115080, overlap = 20
PHY-3002 : Step(240): len = 115801, overlap = 18
PHY-3002 : Step(241): len = 116482, overlap = 15.25
PHY-3002 : Step(242): len = 116846, overlap = 14
PHY-3002 : Step(243): len = 117070, overlap = 13.75
PHY-3002 : Step(244): len = 117060, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003104s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 117993, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 930 tiles.
PHY-3001 : End spreading;  0.004250s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (367.6%)

PHY-3001 : 10 instances has been re-located, deltaX = 2, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 118095, Over = 0
RUN-1003 : finish command "place" in  8.286024s wall, 9.875000s user + 10.562500s system = 20.437500s CPU (246.7%)

RUN-1004 : used memory is 172 MB, reserved memory is 150 MB, peak memory is 206 MB
RUN-1002 : start command "export_db pwm_demo_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 24 thread(s)
RUN-1001 : There are total 1116 instances
RUN-1001 : 539 mslices, 538 lslices, 25 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2791 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1753 nets have 2 pins
RUN-1001 : 913 nets have [3 - 5] pins
RUN-1001 : 34 nets have [6 - 10] pins
RUN-1001 : 56 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 9846, tnet num: 2789, tinst num: 1114, tnode num: 12217, tedge num: 17253.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 539 mslices, 538 lslices, 25 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2789 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 24 thread ...
PHY-1002 : len = 140144, over cnt = 257(2%), over = 312, worst = 4
PHY-1002 : len = 140784, over cnt = 116(1%), over = 135, worst = 3
PHY-1002 : len = 141992, over cnt = 14(0%), over = 16, worst = 3
PHY-1002 : len = 142176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.183531s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (144.7%)

PHY-1001 : Congestion index: top1 = 47.01, top5 = 41.29, top10 = 37.25, top15 = 34.61.
PHY-1001 : End global routing;  0.212780s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (146.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 233, reserve = 207, peak = 247.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_pwm/pwm7/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm7/clk_div
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_pwm/pwm0/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm0/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm1/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm1/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm2/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm2/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm3/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm3/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm6/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm6/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm4/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm4/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm5/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm5/clk_div
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 318, reserve = 293, peak = 318.
PHY-1001 : End build detailed router design. 1.049291s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (99.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 28288, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 0.621327s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (100.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 28288, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.063806s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (98.0%)

PHY-1001 : Current memory(MB): used = 330, reserve = 305, peak = 330.
PHY-1001 : End phase 1; 0.687255s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 16% nets.
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Patch 1037 net; 1.320324s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (99.4%)

PHY-1022 : len = 250960, over cnt = 108(0%), over = 108, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 331, reserve = 307, peak = 331.
PHY-1001 : End initial routed; 2.381566s wall, 2.718750s user + 0.046875s system = 2.765625s CPU (116.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2279(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.272151s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (103.3%)

PHY-1001 : Current memory(MB): used = 336, reserve = 312, peak = 336.
PHY-1001 : End phase 2; 2.653761s wall, 3.000000s user + 0.046875s system = 3.046875s CPU (114.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 250960, over cnt = 108(0%), over = 108, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.004212s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 250088, over cnt = 23(0%), over = 23, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.119191s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (91.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 250104, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.038653s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (121.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 250104, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.012783s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (122.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2279(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.266082s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.8%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-1001 : 41 feed throughs used by 17 nets
PHY-1001 : End commit to database; 0.202050s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (100.5%)

PHY-1001 : Current memory(MB): used = 351, reserve = 328, peak = 351.
PHY-1001 : End phase 3; 0.670708s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (100.2%)

PHY-1003 : Routed, final wirelength = 250104
PHY-1001 : Current memory(MB): used = 352, reserve = 328, peak = 352.
PHY-1001 : End export database. 0.004679s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  5.147893s wall, 5.453125s user + 0.093750s system = 5.546875s CPU (107.8%)

RUN-1003 : finish command "route" in  5.608021s wall, 5.968750s user + 0.125000s system = 6.093750s CPU (108.7%)

RUN-1004 : used memory is 285 MB, reserved memory is 263 MB, peak memory is 352 MB
RUN-1002 : start command "report_area -io_info -file pwm_demo_phy.area"
RUN-1001 : standard
***Report Model: SF1_SOC Device: SF1S60CG121I***

IO Statistics
#IO                        19
  #input                    6
  #output                  13
  #inout                    0

Utilization Statistics
#lut                     1857   out of   5824   31.89%
#reg                      965   out of   5824   16.57%
#le                      2065
  #lut only              1100   out of   2065   53.27%
  #reg only               208   out of   2065   10.07%
  #lut&reg                757   out of   2065   36.66%
#dsp                        0   out of     10    0.00%
#bram                       0   out of     26    0.00%
  #bram9k                   0
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       19   out of     55   34.55%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      2   50.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                  Type               DriverType         Driver                             Fanout
#1        u_pll/clk0_buf            GCLK               pll                u_pll/pll_inst.clkc0               410
#2        u_ahb_pwm/pwm0/clk_div    GCLK               lslice             u_ahb_pwm/pwm0/clk_div_syn_7.f1    19
#3        u_ahb_pwm/pwm1/clk_div    GCLK               lslice             u_ahb_pwm/pwm1/clk_div_syn_7.f1    19
#4        u_ahb_pwm/pwm2/clk_div    GCLK               mslice             u_ahb_pwm/pwm2/clk_div_syn_7.f1    19
#5        u_ahb_pwm/pwm3/clk_div    GCLK               mslice             u_ahb_pwm/pwm3/clk_div_syn_7.f1    19
#6        u_ahb_pwm/pwm4/clk_div    GCLK               lslice             u_ahb_pwm/pwm4/clk_div_syn_7.f1    19
#7        u_ahb_pwm/pwm5/clk_div    GCLK               lslice             u_ahb_pwm/pwm5/clk_div_syn_7.f1    19
#8        u_ahb_pwm/pwm6/clk_div    GCLK               mslice             u_ahb_pwm/pwm6/clk_div_syn_7.f1    19
#9        u_ahb_pwm/pwm7/clk_div    GCLK               mslice             u_ahb_pwm/pwm7/clk_div_syn_7.f1    19
#10       I_clk_25m_dup_1           GCLK               io                 I_clk_25m_syn_2.di                 1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP      NONE    
   I_rst_n        INPUT         H3        LVCMOS18          N/A          PULLUP      NONE    
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP      NONE    
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE       NONE    
    O_led0       OUTPUT         J5        LVCMOS18           8            NONE       NONE    
    O_led1       OUTPUT         H5        LVCMOS18           8            NONE       NONE    
    O_led2       OUTPUT         G4        LVCMOS18           8            NONE       NONE    
   O_pwm[7]      OUTPUT        B11        LVCMOS18           8            NONE       NONE    
   O_pwm[6]      OUTPUT        B10        LVCMOS18           8            NONE       NONE    
   O_pwm[5]      OUTPUT        A11        LVCMOS18           8            NONE       NONE    
   O_pwm[4]      OUTPUT        A10        LVCMOS18           8            NONE       NONE    
   O_pwm[3]      OUTPUT        F11        LVCMOS18           8            NONE       NONE    
   O_pwm[2]      OUTPUT        E11        LVCMOS18           8            NONE       NONE    
   O_pwm[1]      OUTPUT        C11        LVCMOS18           8            NONE       NONE    
   O_pwm[0]      OUTPUT        C10        LVCMOS18           8            NONE       NONE    
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE       NONE    

Report Hierarchy Area:
+--------------------------------------------------------------------------+
|Instance    |Module  |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------+
|top         |SF1_SOC |2065   |1329    |528     |965     |0       |0       |
|  u_SF1_MCU |SF1_MCU |0      |0       |0       |0       |0       |0       |
|  u_ahb_pwm |ahb_pwm |2065   |1329    |528     |965     |0       |0       |
|    pwm0    |counter |173    |110     |63      |43      |0       |0       |
|    pwm1    |counter |174    |111     |63      |45      |0       |0       |
|    pwm2    |counter |173    |110     |63      |43      |0       |0       |
|    pwm3    |counter |172    |109     |63      |45      |0       |0       |
|    pwm4    |counter |175    |112     |63      |47      |0       |0       |
|    pwm5    |counter |172    |109     |63      |42      |0       |0       |
|    pwm6    |counter |174    |111     |63      |48      |0       |0       |
|    pwm7    |counter |222    |135     |87      |49      |0       |0       |
|  u_pll     |pll     |0      |0       |0       |0       |0       |0       |
+--------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1734  
    #2          2       563   
    #3          3       327   
    #4          4        22   
    #5        5-10       34   
    #6        11-50      73   
    #7       51-100      1    
    #8       101-500     3    
  Average     2.35            

RUN-1002 : start command "export_db pwm_demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid pwm_demo_inst.bid"
RUN-1002 : start command "bitgen -bit pwm_demo.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 24 threads.
BIT-1002 : Init instances completely, inst num: 1114
BIT-1002 : Init pips with 24 threads.
BIT-1002 : Init pips completely, net num: 2791, pip num: 22532
BIT-1002 : Init feedthrough with 24 threads.
BIT-1002 : Init feedthrough completely, num: 41
BIT-1003 : Multithreading accelaration with 24 threads.
BIT-1003 : Generate bitstream completely, there are 991 valid insts, and 66759 bits set as '1'.
BIT-1004 : Generate bits file pwm_demo.bit.
RUN-1003 : finish command "bitgen -bit pwm_demo.bit" in  2.160835s wall, 35.000000s user + 0.062500s system = 35.062500s CPU (1622.6%)

RUN-1004 : used memory is 293 MB, reserved memory is 274 MB, peak memory is 529 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20220919_152029.log"
