
---------- Begin Simulation Statistics ----------
final_tick                               162085774000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 295139                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662188                       # Number of bytes of host memory used
host_op_rate                                   295719                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   338.82                       # Real time elapsed on the host
host_tick_rate                              478378607                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.162086                       # Number of seconds simulated
sim_ticks                                162085774000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.620858                       # CPI: cycles per instruction
system.cpu.discardedOps                        189412                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        29439817                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.616957                       # IPC: instructions per cycle
system.cpu.numCycles                        162085774                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132645957                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       213190                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        443320                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       681906                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          731                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1365404                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            738                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485821                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735513                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80999                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103825                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101815                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904460                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65376                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51333350                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51333350                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51333860                       # number of overall hits
system.cpu.dcache.overall_hits::total        51333860                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       727371                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         727371                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       735280                       # number of overall misses
system.cpu.dcache.overall_misses::total        735280                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  37838171000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37838171000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  37838171000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37838171000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52060721                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52060721                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52069140                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52069140                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013972                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013972                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014121                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014121                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52020.455861                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52020.455861                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51460.900609                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51460.900609                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       107568                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3187                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.752118                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       597228                       # number of writebacks
system.cpu.dcache.writebacks::total            597228                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52476                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52476                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52476                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52476                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       674895                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       674895                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       682800                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       682800                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  34870067000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  34870067000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  35707903999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  35707903999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012964                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012964                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013113                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51667.395669                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51667.395669                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52296.285880                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52296.285880                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681776                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40723378                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40723378                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16080777000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16080777000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41111639                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41111639                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41417.440845                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41417.440845                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          156                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          156                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       388105                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       388105                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15299302000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15299302000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39420.522797                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39420.522797                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10609972                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10609972                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       339110                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       339110                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21757394000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21757394000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030972                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030972                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 64160.284274                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64160.284274                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52320                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52320                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286790                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286790                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19570765000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19570765000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68240.751072                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68240.751072                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    837836999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    837836999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 105988.235168                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 105988.235168                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 162085774000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.708335                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52016736                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682800                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.181511                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.708335                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988973                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988973                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          718                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104821232                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104821232                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 162085774000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162085774000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162085774000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685819                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474974                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024874                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278027                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278027                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278027                       # number of overall hits
system.cpu.icache.overall_hits::total        10278027                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          700                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            700                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          700                       # number of overall misses
system.cpu.icache.overall_misses::total           700                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69244000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69244000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69244000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69244000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278727                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278727                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278727                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278727                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        98920                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        98920                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        98920                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        98920                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          128                       # number of writebacks
system.cpu.icache.writebacks::total               128                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          700                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          700                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          700                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          700                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67844000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67844000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67844000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67844000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        96920                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        96920                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        96920                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        96920                       # average overall mshr miss latency
system.cpu.icache.replacements                    128                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278027                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278027                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          700                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           700                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69244000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69244000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278727                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278727                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        98920                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        98920                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67844000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67844000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        96920                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        96920                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 162085774000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           462.441122                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278727                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               700                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14683.895714                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   462.441122                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.451603                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.451603                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          572                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          572                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558154                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558154                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 162085774000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162085774000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162085774000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 162085774000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   43                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               453313                       # number of demand (read+write) hits
system.l2.demand_hits::total                   453356                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  43                       # number of overall hits
system.l2.overall_hits::.cpu.data              453313                       # number of overall hits
system.l2.overall_hits::total                  453356                       # number of overall hits
system.l2.demand_misses::.cpu.inst                657                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             229487                       # number of demand (read+write) misses
system.l2.demand_misses::total                 230144                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               657                       # number of overall misses
system.l2.overall_misses::.cpu.data            229487                       # number of overall misses
system.l2.overall_misses::total                230144                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     64803000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24124242000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24189045000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64803000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24124242000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24189045000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              700                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           682800                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683500                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             700                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          682800                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683500                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.938571                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.336097                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.336714                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.938571                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.336097                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.336714                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98634.703196                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105122.477526                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105103.956653                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98634.703196                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105122.477526                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105103.956653                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              143203                       # number of writebacks
system.l2.writebacks::total                    143203                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        229481                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            230138                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       229481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           230138                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51663000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  19534162000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19585825000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51663000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  19534162000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19585825000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.938571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.336088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.336705                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.938571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.336088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.336705                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78634.703196                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85123.221530                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85104.698051                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78634.703196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85123.221530                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85104.698051                       # average overall mshr miss latency
system.l2.replacements                         213899                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       597228                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           597228                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       597228                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       597228                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          123                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              123                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          123                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          123                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            21                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            139439                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                139439                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          147351                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              147351                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15771535000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15771535000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286790                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286790                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.513794                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.513794                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107033.783279                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107033.783279                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       147351                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         147351                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12824515000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12824515000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.513794                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.513794                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87033.783279                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87033.783279                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             43                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 43                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64803000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64803000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.938571                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.938571                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98634.703196                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98634.703196                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51663000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51663000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.938571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.938571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78634.703196                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78634.703196                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        313874                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            313874                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        82136                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           82136                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8352707000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8352707000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       396010                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        396010                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.207409                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.207409                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101693.617902                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101693.617902                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        82130                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        82130                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6709647000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6709647000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.207394                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.207394                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81695.446244                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81695.446244                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 162085774000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16131.637386                       # Cycle average of tags in use
system.l2.tags.total_refs                     1365302                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    230283                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.928801                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.917788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        42.703713                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16066.015884                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.980592                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984597                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1470                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9031                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5795                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5691599                       # Number of tag accesses
system.l2.tags.data_accesses                  5691599                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 162085774000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    143203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    229282.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007985950500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8466                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8466                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              634495                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             134886                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      230138                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     143203                       # Number of write requests accepted
system.mem_ctrls.readBursts                    230138                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   143203                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    199                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                230138                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               143203                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  179219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8466                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.157926                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.250023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     48.311484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8376     98.94%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           23      0.27%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           62      0.73%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8466                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8466                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.911528                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.880459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.031502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4668     55.14%     55.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              117      1.38%     56.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3448     40.73%     97.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              228      2.69%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8466                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   12736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14728832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9164992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     90.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     56.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  162070182000                       # Total gap between requests
system.mem_ctrls.avgGap                     434107.64                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14674048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      9163072                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 259418.201624530018                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 90532608.987633928657                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 56532240.762844495475                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          657                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       229481                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       143203                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17941750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7731324250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3798430760500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27308.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33690.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  26524798.79                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14686784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14728832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9164992                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9164992                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          657                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       229481                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         230138                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       143203                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        143203                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       259418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     90611185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         90870603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       259418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       259418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     56544086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        56544086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     56544086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       259418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     90611185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       147414689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               229939                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              143173                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        14392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14403                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        14293                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        14194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        14571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        14027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        14529                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14598                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        14413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13691                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        14642                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14391                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        14792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        14558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        14536                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8803                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8845                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         8804                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8829                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         8791                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9249                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9153                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8455                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8534                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9163                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8810                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9210                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9072                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3437909750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1149695000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7749266000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14951.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33701.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              137559                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              85708                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            59.82                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           59.86                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       149845                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   159.359124                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    98.316329                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   226.291700                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       108914     72.68%     72.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17430     11.63%     84.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5255      3.51%     87.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1264      0.84%     88.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9073      6.05%     94.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          660      0.44%     95.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          522      0.35%     95.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          558      0.37%     95.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6169      4.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       149845                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              14716096                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9163072                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               90.792027                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               56.532241                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.15                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               59.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 162085774000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       534300480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       283987440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      821149980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     374639400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12794346240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  36713948520                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  31323928320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   82846300380                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   511.126290                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  81049672750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5412160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  75623941250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       535592820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       284674335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      820614480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     372723660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12794346240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  36226552350                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  31734367200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   82768871085                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   510.648585                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  82117612500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5412160000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  74556001500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 162085774000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              82787                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       143203                       # Transaction distribution
system.membus.trans_dist::CleanEvict            69979                       # Transaction distribution
system.membus.trans_dist::ReadExReq            147351                       # Transaction distribution
system.membus.trans_dist::ReadExResp           147351                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         82787                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       673458                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 673458                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     23893824                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                23893824                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            230138                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  230138    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              230138                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 162085774000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1016132000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1247046250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            396710                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       740431                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          128                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          155244                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286790                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286790                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           700                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       396010                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1528                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2047376                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2048904                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        52992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     81921792                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               81974784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          213899                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9164992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           897399                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000916                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030508                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 896584     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    808      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             897399                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 162085774000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2560116000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2100000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2048405994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
