Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "E:/OneDrive/Documents/ComputerDesign1/DIHTester_isim_beh.exe" -prj "E:/OneDrive/Documents/ComputerDesign1/DIHTester_beh.prj" "work.DIHTester" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/OneDrive/Documents/ComputerDesign1/ipcore_dir/FIFO.v" into library work
Analyzing Verilog file "E:/OneDrive/Documents/ComputerDesign1/FrameSizeDecoder.v" into library work
Analyzing Verilog file "E:/OneDrive/Documents/ComputerDesign1/DataInputHandler.v" into library work
Analyzing Verilog file "E:/OneDrive/Documents/ComputerDesign1/DIHTester.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module fifo_generator_v9_3_bhv_ver_ss(C...
Compiling module FIFO_GENERATOR_V9_3_CONV_VER(C_C...
Compiling module FIFO_GENERATOR_V9_3(C_COMMON_CLO...
Compiling module FIFO
Compiling module FrameSizeDecoder
Compiling module DataInputHandler
Compiling module DIHTester
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 8 Verilog Units
Built simulation executable E:/OneDrive/Documents/ComputerDesign1/DIHTester_isim_beh.exe
Fuse Memory Usage: 32224 KB
Fuse CPU Usage: 1577 ms
