

================================================================
== Vitis HLS Report for 'dct_Pipeline_RD_Loop_Row_RD_Loop_Col'
================================================================
* Date:           Fri Feb 14 10:50:57 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_solution5
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.082 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       68|       68|  0.680 us|  0.680 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |       66|       66|         4|          1|          1|    64|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:90->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 7 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:90->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 8 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln90 = store i4 0, i4 %r" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:90->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 12 'store' 'store_ln90' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln90 = store i4 0, i4 %c" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:90->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 13 'store' 'store_ln90' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:93->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 15 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.87ns)   --->   "%icmp_ln93 = icmp_eq  i7 %indvar_flatten_load, i7 64" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:93->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 16 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.87ns)   --->   "%add_ln93_1 = add i7 %indvar_flatten_load, i7 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:93->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 17 'add' 'add_ln93_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %for.inc8.i, void %for.inc.i1.preheader.exitStub" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:93->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 18 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln93 = store i7 %add_ln93_1, i7 %indvar_flatten" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:93->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 19 'store' 'store_ln93' <Predicate = (!icmp_ln93)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.08>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%c_load = load i4 %c" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:95->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 20 'load' 'c_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%r_load = load i4 %r" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:93->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 21 'load' 'r_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.73ns)   --->   "%add_ln93 = add i4 %r_load, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:93->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 22 'add' 'add_ln93' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.73ns)   --->   "%icmp_ln95 = icmp_eq  i4 %c_load, i4 8" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:95->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 23 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.02ns)   --->   "%select_ln90 = select i1 %icmp_ln95, i4 0, i4 %c_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:90->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 24 'select' 'select_ln90' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.02ns)   --->   "%select_ln93 = select i1 %icmp_ln95, i4 %add_ln93, i4 %r_load" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:93->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 25 'select' 'select_ln93' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = trunc i4 %select_ln93" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:93->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 26 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:93->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 27 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i4 %select_ln90" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:95->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 28 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i4 %select_ln90" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:95->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 29 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.82ns)   --->   "%add_ln98 = add i6 %zext_ln95, i6 %tmp_1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:98->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 30 'add' 'add_ln98' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.65ns)   --->   "%switch_ln98 = switch i3 %trunc_ln95, void %arrayidx71.i13.case.7, i3 0, void %arrayidx71.i13.case.0, i3 1, void %arrayidx71.i13.case.1, i3 2, void %arrayidx71.i13.case.2, i3 3, void %arrayidx71.i13.case.3, i3 4, void %arrayidx71.i13.case.4, i3 5, void %arrayidx71.i13.case.5, i3 6, void %arrayidx71.i13.case.6" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:98->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 31 'switch' 'switch_ln98' <Predicate = true> <Delay = 1.65>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln95 = add i4 %select_ln90, i4 1" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:95->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 32 'add' 'add_ln95' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln90 = store i4 %select_ln93, i4 %r" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:90->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 33 'store' 'store_ln90' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln90 = store i4 %add_ln95, i4 %c" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:90->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 34 'store' 'store_ln90' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.inc.i" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:95->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 35 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i6 %add_ln98" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:98->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 36 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln98" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:98->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 37 'getelementptr' 'input_r_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (3.25ns)   --->   "%input_r_load = load i6 %input_r_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:98->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 38 'load' 'input_r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 68 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln93)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @RD_Loop_Row_RD_Loop_Col_str"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i4 %select_ln93" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:93->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 41 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%buf_2d_in_addr = getelementptr i16 %buf_2d_in, i64 0, i64 %zext_ln93" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:93->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 42 'getelementptr' 'buf_2d_in_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%buf_2d_in_8_addr = getelementptr i16 %buf_2d_in_8, i64 0, i64 %zext_ln93" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:93->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 43 'getelementptr' 'buf_2d_in_8_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%buf_2d_in_9_addr = getelementptr i16 %buf_2d_in_9, i64 0, i64 %zext_ln93" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:93->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 44 'getelementptr' 'buf_2d_in_9_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%buf_2d_in_10_addr = getelementptr i16 %buf_2d_in_10, i64 0, i64 %zext_ln93" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:93->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 45 'getelementptr' 'buf_2d_in_10_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%buf_2d_in_11_addr = getelementptr i16 %buf_2d_in_11, i64 0, i64 %zext_ln93" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:93->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 46 'getelementptr' 'buf_2d_in_11_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%buf_2d_in_12_addr = getelementptr i16 %buf_2d_in_12, i64 0, i64 %zext_ln93" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:93->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 47 'getelementptr' 'buf_2d_in_12_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%buf_2d_in_13_addr = getelementptr i16 %buf_2d_in_13, i64 0, i64 %zext_ln93" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:93->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 48 'getelementptr' 'buf_2d_in_13_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%buf_2d_in_14_addr = getelementptr i16 %buf_2d_in_14, i64 0, i64 %zext_ln93" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:93->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 49 'getelementptr' 'buf_2d_in_14_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln96 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:96->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 50 'specpipeline' 'specpipeline_ln96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/2] ( I:3.25ns O:3.25ns )   --->   "%input_r_load = load i6 %input_r_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:98->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 51 'load' 'input_r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 52 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln98 = store i16 %input_r_load, i3 %buf_2d_in_13_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:98->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 52 'store' 'store_ln98' <Predicate = (trunc_ln95 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx71.i13.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:98->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 53 'br' 'br_ln98' <Predicate = (trunc_ln95 == 6)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln98 = store i16 %input_r_load, i3 %buf_2d_in_12_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:98->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 54 'store' 'store_ln98' <Predicate = (trunc_ln95 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx71.i13.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:98->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 55 'br' 'br_ln98' <Predicate = (trunc_ln95 == 5)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln98 = store i16 %input_r_load, i3 %buf_2d_in_11_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:98->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 56 'store' 'store_ln98' <Predicate = (trunc_ln95 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx71.i13.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:98->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 57 'br' 'br_ln98' <Predicate = (trunc_ln95 == 4)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln98 = store i16 %input_r_load, i3 %buf_2d_in_10_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:98->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 58 'store' 'store_ln98' <Predicate = (trunc_ln95 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx71.i13.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:98->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 59 'br' 'br_ln98' <Predicate = (trunc_ln95 == 3)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln98 = store i16 %input_r_load, i3 %buf_2d_in_9_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:98->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 60 'store' 'store_ln98' <Predicate = (trunc_ln95 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx71.i13.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:98->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 61 'br' 'br_ln98' <Predicate = (trunc_ln95 == 2)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln98 = store i16 %input_r_load, i3 %buf_2d_in_8_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:98->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 62 'store' 'store_ln98' <Predicate = (trunc_ln95 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx71.i13.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:98->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 63 'br' 'br_ln98' <Predicate = (trunc_ln95 == 1)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln98 = store i16 %input_r_load, i3 %buf_2d_in_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:98->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 64 'store' 'store_ln98' <Predicate = (trunc_ln95 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx71.i13.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:98->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 65 'br' 'br_ln98' <Predicate = (trunc_ln95 == 0)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln98 = store i16 %input_r_load, i3 %buf_2d_in_14_addr" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:98->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 66 'store' 'store_ln98' <Predicate = (trunc_ln95 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx71.i13.exit" [E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:98->E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:124]   --->   Operation 67 'br' 'br_ln98' <Predicate = (trunc_ln95 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_2d_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_2d_in_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                     (alloca           ) [ 01100]
r                     (alloca           ) [ 01100]
indvar_flatten        (alloca           ) [ 01000]
specinterface_ln0     (specinterface    ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln90            (store            ) [ 00000]
store_ln90            (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
indvar_flatten_load   (load             ) [ 00000]
icmp_ln93             (icmp             ) [ 01110]
add_ln93_1            (add              ) [ 00000]
br_ln93               (br               ) [ 00000]
store_ln93            (store            ) [ 00000]
c_load                (load             ) [ 00000]
r_load                (load             ) [ 00000]
add_ln93              (add              ) [ 00000]
icmp_ln95             (icmp             ) [ 00000]
select_ln90           (select           ) [ 00000]
select_ln93           (select           ) [ 01011]
empty                 (trunc            ) [ 00000]
tmp_1                 (bitconcatenate   ) [ 00000]
zext_ln95             (zext             ) [ 00000]
trunc_ln95            (trunc            ) [ 01011]
add_ln98              (add              ) [ 01010]
switch_ln98           (switch           ) [ 00000]
add_ln95              (add              ) [ 00000]
store_ln90            (store            ) [ 00000]
store_ln90            (store            ) [ 00000]
br_ln95               (br               ) [ 00000]
zext_ln98             (zext             ) [ 00000]
input_r_addr          (getelementptr    ) [ 01001]
specloopname_ln0      (specloopname     ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
zext_ln93             (zext             ) [ 00000]
buf_2d_in_addr        (getelementptr    ) [ 00000]
buf_2d_in_8_addr      (getelementptr    ) [ 00000]
buf_2d_in_9_addr      (getelementptr    ) [ 00000]
buf_2d_in_10_addr     (getelementptr    ) [ 00000]
buf_2d_in_11_addr     (getelementptr    ) [ 00000]
buf_2d_in_12_addr     (getelementptr    ) [ 00000]
buf_2d_in_13_addr     (getelementptr    ) [ 00000]
buf_2d_in_14_addr     (getelementptr    ) [ 00000]
specpipeline_ln96     (specpipeline     ) [ 00000]
input_r_load          (load             ) [ 00000]
store_ln98            (store            ) [ 00000]
br_ln98               (br               ) [ 00000]
store_ln98            (store            ) [ 00000]
br_ln98               (br               ) [ 00000]
store_ln98            (store            ) [ 00000]
br_ln98               (br               ) [ 00000]
store_ln98            (store            ) [ 00000]
br_ln98               (br               ) [ 00000]
store_ln98            (store            ) [ 00000]
br_ln98               (br               ) [ 00000]
store_ln98            (store            ) [ 00000]
br_ln98               (br               ) [ 00000]
store_ln98            (store            ) [ 00000]
br_ln98               (br               ) [ 00000]
store_ln98            (store            ) [ 00000]
br_ln98               (br               ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_2d_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_2d_in_8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_2d_in_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_2d_in_10">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf_2d_in_11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf_2d_in_12">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf_2d_in_13">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf_2d_in_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2d_in_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_r">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RD_Loop_Row_RD_Loop_Col_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="c_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="r_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_r_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_r_addr/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="6" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_r_load/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="buf_2d_in_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="4" slack="0"/>
<pin id="99" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_addr/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="buf_2d_in_8_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="4" slack="0"/>
<pin id="106" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_8_addr/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="buf_2d_in_9_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="4" slack="0"/>
<pin id="113" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_9_addr/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="buf_2d_in_10_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_10_addr/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="buf_2d_in_11_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="4" slack="0"/>
<pin id="127" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_11_addr/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="buf_2d_in_12_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_12_addr/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="buf_2d_in_13_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_13_addr/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="buf_2d_in_14_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="4" slack="0"/>
<pin id="148" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_14_addr/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln98_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="0"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln98_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln98_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="0"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln98_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln98_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln98_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln98_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln98_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln0_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="7" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln90_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="4" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln90_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="4" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="indvar_flatten_load_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln93_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="0" index="1" bw="7" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln93_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_1/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln93_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="7" slack="0"/>
<pin id="239" dir="0" index="1" bw="7" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="c_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="1"/>
<pin id="244" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="r_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="1"/>
<pin id="247" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln93_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln95_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="0" index="1" bw="4" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="select_ln90_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="4" slack="0"/>
<pin id="264" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln90/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="select_ln93_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="0"/>
<pin id="271" dir="0" index="2" bw="4" slack="0"/>
<pin id="272" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln93/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="empty_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="0" index="1" bw="3" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln95_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="trunc_ln95_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln95/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln98_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="0" index="1" bw="6" slack="0"/>
<pin id="299" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln95_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln90_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="0" index="1" bw="4" slack="1"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln90_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="1"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln98_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="1"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln93_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="2"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/4 "/>
</bind>
</comp>

<comp id="333" class="1005" name="c_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="340" class="1005" name="r_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="347" class="1005" name="indvar_flatten_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="7" slack="0"/>
<pin id="349" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="354" class="1005" name="icmp_ln93_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="2"/>
<pin id="356" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln93 "/>
</bind>
</comp>

<comp id="358" class="1005" name="select_ln93_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="2"/>
<pin id="360" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln93 "/>
</bind>
</comp>

<comp id="363" class="1005" name="trunc_ln95_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="3" slack="2"/>
<pin id="365" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln95 "/>
</bind>
</comp>

<comp id="367" class="1005" name="add_ln98_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="1"/>
<pin id="369" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln98 "/>
</bind>
</comp>

<comp id="372" class="1005" name="input_r_addr_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="1"/>
<pin id="374" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_r_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="58" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="58" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="58" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="58" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="58" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="58" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="58" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="58" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="58" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="89" pin="3"/><net_sink comp="151" pin=1"/></net>

<net id="157"><net_src comp="137" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="163"><net_src comp="89" pin="3"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="130" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="170"><net_src comp="89" pin="3"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="123" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="177"><net_src comp="89" pin="3"/><net_sink comp="172" pin=1"/></net>

<net id="178"><net_src comp="116" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="184"><net_src comp="89" pin="3"/><net_sink comp="179" pin=1"/></net>

<net id="185"><net_src comp="109" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="191"><net_src comp="89" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="192"><net_src comp="102" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="89" pin="3"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="95" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="205"><net_src comp="89" pin="3"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="144" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="32" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="229"><net_src comp="222" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="34" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="222" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="36" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="252"><net_src comp="245" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="38" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="242" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="242" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="273"><net_src comp="254" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="248" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="245" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="268" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="42" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="44" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="291"><net_src comp="260" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="260" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="288" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="280" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="260" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="38" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="268" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="302" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="318" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="325"><net_src comp="322" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="329"><net_src comp="322" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="331"><net_src comp="322" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="336"><net_src comp="70" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="343"><net_src comp="74" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="350"><net_src comp="78" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="357"><net_src comp="225" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="268" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="366"><net_src comp="292" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="296" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="375"><net_src comp="82" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="89" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_2d_in | {4 }
	Port: buf_2d_in_8 | {4 }
	Port: buf_2d_in_9 | {4 }
	Port: buf_2d_in_10 | {4 }
	Port: buf_2d_in_11 | {4 }
	Port: buf_2d_in_12 | {4 }
	Port: buf_2d_in_13 | {4 }
	Port: buf_2d_in_14 | {4 }
 - Input state : 
	Port: dct_Pipeline_RD_Loop_Row_RD_Loop_Col : input_r | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln90 : 1
		store_ln90 : 1
		indvar_flatten_load : 1
		icmp_ln93 : 2
		add_ln93_1 : 2
		br_ln93 : 3
		store_ln93 : 3
	State 2
		add_ln93 : 1
		icmp_ln95 : 1
		select_ln90 : 2
		select_ln93 : 2
		empty : 3
		tmp_1 : 4
		zext_ln95 : 3
		trunc_ln95 : 3
		add_ln98 : 5
		switch_ln98 : 4
		add_ln95 : 3
		store_ln90 : 3
		store_ln90 : 4
	State 3
		input_r_addr : 1
		input_r_load : 2
	State 4
		buf_2d_in_addr : 1
		buf_2d_in_8_addr : 1
		buf_2d_in_9_addr : 1
		buf_2d_in_10_addr : 1
		buf_2d_in_11_addr : 1
		buf_2d_in_12_addr : 1
		buf_2d_in_13_addr : 1
		buf_2d_in_14_addr : 1
		store_ln98 : 2
		store_ln98 : 2
		store_ln98 : 2
		store_ln98 : 2
		store_ln98 : 2
		store_ln98 : 2
		store_ln98 : 2
		store_ln98 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |  add_ln93_1_fu_231 |    0    |    14   |
|    add   |   add_ln93_fu_248  |    0    |    13   |
|          |   add_ln98_fu_296  |    0    |    14   |
|          |   add_ln95_fu_302  |    0    |    13   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln93_fu_225  |    0    |    14   |
|          |  icmp_ln95_fu_254  |    0    |    13   |
|----------|--------------------|---------|---------|
|  select  | select_ln90_fu_260 |    0    |    4    |
|          | select_ln93_fu_268 |    0    |    4    |
|----------|--------------------|---------|---------|
|   trunc  |    empty_fu_276    |    0    |    0    |
|          |  trunc_ln95_fu_292 |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|    tmp_1_fu_280    |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  zext_ln95_fu_288  |    0    |    0    |
|   zext   |  zext_ln98_fu_318  |    0    |    0    |
|          |  zext_ln93_fu_322  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    89   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln98_reg_367   |    6   |
|       c_reg_333      |    4   |
|   icmp_ln93_reg_354  |    1   |
|indvar_flatten_reg_347|    7   |
| input_r_addr_reg_372 |    6   |
|       r_reg_340      |    4   |
|  select_ln93_reg_358 |    4   |
|  trunc_ln95_reg_363  |    3   |
+----------------------+--------+
|         Total        |   35   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_89 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   12   ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   89   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   35   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   35   |   98   |
+-----------+--------+--------+--------+
