============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Sun Mar  5 19:51:26 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(40)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(51)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(52)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(68)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(81)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(85)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(100)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(108)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(109)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 26 trigger nets, 26 data nets.
KIT-1004 : Chipwatcher code = 1100100100111000
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=94) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=94) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=94)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=94)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 2007/23 useful/useless nets, 1122/12 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 1756/4 useful/useless nets, 1481/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1740/16 useful/useless nets, 1469/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 346 better
SYN-1014 : Optimize round 2
SYN-1032 : 1484/45 useful/useless nets, 1213/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1508/157 useful/useless nets, 1260/31 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2571 : Optimize after map_dsp, round 1, 209 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 50 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 1900/5 useful/useless nets, 1652/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 186 (3.67), #lev = 6 (1.95)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 198 (3.65), #lev = 4 (1.79)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 454 instances into 198 LUTs, name keeping = 73%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 311 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 112 adder to BLE ...
SYN-4008 : Packed 112 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.794626s wall, 1.406250s user + 0.156250s system = 1.562500s CPU (87.1%)

RUN-1004 : used memory is 146 MB, reserved memory is 111 MB, peak memory is 149 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[7] will be merged to another kept net fifo_list/fifo_out[7]
SYN-5055 WARNING: The kept net tx/uart_data[7] will be merged to another kept net fifo_list/fifo_out[7]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[6] will be merged to another kept net fifo_list/fifo_out[6]
SYN-5055 WARNING: The kept net tx/uart_data[6] will be merged to another kept net fifo_list/fifo_out[6]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[5] will be merged to another kept net fifo_list/fifo_out[5]
SYN-5055 WARNING: The kept net tx/uart_data[5] will be merged to another kept net fifo_list/fifo_out[5]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[4] will be merged to another kept net fifo_list/fifo_out[4]
SYN-5055 WARNING: The kept net tx/uart_data[4] will be merged to another kept net fifo_list/fifo_out[4]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[3] will be merged to another kept net fifo_list/fifo_out[3]
SYN-5055 WARNING: The kept net tx/uart_data[3] will be merged to another kept net fifo_list/fifo_out[3]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (207 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1115 instances
RUN-0007 : 424 luts, 490 seqs, 94 mslices, 55 lslices, 19 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1387 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 770 nets have 2 pins
RUN-1001 : 474 nets have [3 - 5] pins
RUN-1001 : 82 nets have [6 - 10] pins
RUN-1001 : 30 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     228     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     254     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1113 instances, 424 luts, 490 seqs, 149 slices, 24 macros(149 instances: 94 mslices 55 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 376235
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1113.
PHY-3001 : End clustering;  0.000022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 260388, overlap = 72
PHY-3002 : Step(2): len = 173918, overlap = 72
PHY-3002 : Step(3): len = 112528, overlap = 72
PHY-3002 : Step(4): len = 103086, overlap = 72
PHY-3002 : Step(5): len = 71912.3, overlap = 72
PHY-3002 : Step(6): len = 63160, overlap = 72
PHY-3002 : Step(7): len = 56677.4, overlap = 67.5
PHY-3002 : Step(8): len = 52703.6, overlap = 63
PHY-3002 : Step(9): len = 48588.1, overlap = 72
PHY-3002 : Step(10): len = 42826.8, overlap = 72
PHY-3002 : Step(11): len = 42212.1, overlap = 72
PHY-3002 : Step(12): len = 39060.8, overlap = 72
PHY-3002 : Step(13): len = 38807.6, overlap = 72
PHY-3002 : Step(14): len = 36220.4, overlap = 72
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.53612e-07
PHY-3002 : Step(15): len = 36313.1, overlap = 72
PHY-3002 : Step(16): len = 36802.5, overlap = 72
PHY-3002 : Step(17): len = 34608.2, overlap = 67.5
PHY-3002 : Step(18): len = 34593.4, overlap = 67.5
PHY-3002 : Step(19): len = 34739.9, overlap = 65.25
PHY-3002 : Step(20): len = 34281.9, overlap = 63
PHY-3002 : Step(21): len = 34175.1, overlap = 67.5
PHY-3002 : Step(22): len = 31211.1, overlap = 63
PHY-3002 : Step(23): len = 30385, overlap = 72
PHY-3002 : Step(24): len = 29912.3, overlap = 72
PHY-3002 : Step(25): len = 29511.3, overlap = 72
PHY-3002 : Step(26): len = 29644.6, overlap = 72
PHY-3002 : Step(27): len = 29523.4, overlap = 67.5
PHY-3002 : Step(28): len = 29133.2, overlap = 67.5625
PHY-3002 : Step(29): len = 28371.3, overlap = 67.625
PHY-3002 : Step(30): len = 28397, overlap = 67.625
PHY-3002 : Step(31): len = 27757.1, overlap = 67.875
PHY-3002 : Step(32): len = 27698.5, overlap = 68
PHY-3002 : Step(33): len = 27785.6, overlap = 68.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.70722e-06
PHY-3002 : Step(34): len = 28035.9, overlap = 68.3125
PHY-3002 : Step(35): len = 28118.2, overlap = 68.3125
PHY-3002 : Step(36): len = 28218.8, overlap = 68.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.41445e-06
PHY-3002 : Step(37): len = 29306.4, overlap = 66.25
PHY-3002 : Step(38): len = 29622.5, overlap = 66.25
PHY-3002 : Step(39): len = 30023.3, overlap = 66.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.82889e-06
PHY-3002 : Step(40): len = 31133.6, overlap = 59.5
PHY-3002 : Step(41): len = 31354.3, overlap = 59.5
PHY-3002 : Step(42): len = 31723.7, overlap = 64
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.36578e-05
PHY-3002 : Step(43): len = 33057.4, overlap = 53.125
PHY-3002 : Step(44): len = 33611.6, overlap = 55.375
PHY-3002 : Step(45): len = 34511.9, overlap = 55.375
PHY-3002 : Step(46): len = 34691, overlap = 57.875
PHY-3002 : Step(47): len = 34992.5, overlap = 57.8125
PHY-3002 : Step(48): len = 34383.9, overlap = 57.9375
PHY-3002 : Step(49): len = 33915.2, overlap = 57.875
PHY-3002 : Step(50): len = 33858, overlap = 58.125
PHY-3002 : Step(51): len = 34461.9, overlap = 53.625
PHY-3002 : Step(52): len = 34788.7, overlap = 58.0938
PHY-3002 : Step(53): len = 34946.7, overlap = 58.0938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.73156e-05
PHY-3002 : Step(54): len = 35252.9, overlap = 58.0938
PHY-3002 : Step(55): len = 35281.3, overlap = 58.4688
PHY-3002 : Step(56): len = 35213, overlap = 58.4688
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.46311e-05
PHY-3002 : Step(57): len = 35585.9, overlap = 58.2188
PHY-3002 : Step(58): len = 35681.7, overlap = 58.2188
PHY-3002 : Step(59): len = 35746.9, overlap = 58.2188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020386s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(60): len = 38871.3, overlap = 17.9375
PHY-3002 : Step(61): len = 38924.1, overlap = 18.25
PHY-3002 : Step(62): len = 37645.3, overlap = 20.8125
PHY-3002 : Step(63): len = 37453.9, overlap = 23.2812
PHY-3002 : Step(64): len = 36991.5, overlap = 23.375
PHY-3002 : Step(65): len = 36942.3, overlap = 21.2812
PHY-3002 : Step(66): len = 36554.3, overlap = 22.875
PHY-3002 : Step(67): len = 36260.8, overlap = 21.0938
PHY-3002 : Step(68): len = 36074.4, overlap = 16.8438
PHY-3002 : Step(69): len = 35681.4, overlap = 15.375
PHY-3002 : Step(70): len = 35681.4, overlap = 15.375
PHY-3002 : Step(71): len = 35396.2, overlap = 15.75
PHY-3002 : Step(72): len = 35506.7, overlap = 15.625
PHY-3002 : Step(73): len = 35582.2, overlap = 15.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.02941e-05
PHY-3002 : Step(74): len = 35919.3, overlap = 53.8438
PHY-3002 : Step(75): len = 36175.3, overlap = 54.75
PHY-3002 : Step(76): len = 36930.7, overlap = 45.4062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.05883e-05
PHY-3002 : Step(77): len = 36306.2, overlap = 46.8125
PHY-3002 : Step(78): len = 36617.1, overlap = 46.9062
PHY-3002 : Step(79): len = 37150.5, overlap = 44.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.11765e-05
PHY-3002 : Step(80): len = 38065.3, overlap = 43.375
PHY-3002 : Step(81): len = 38065.3, overlap = 43.375
PHY-3002 : Step(82): len = 37415.1, overlap = 40.1562
PHY-3002 : Step(83): len = 37415.1, overlap = 40.1562
PHY-3002 : Step(84): len = 37689.4, overlap = 39.1562
PHY-3002 : Step(85): len = 37689.4, overlap = 39.1562
PHY-3002 : Step(86): len = 37289.2, overlap = 37.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.2353e-05
PHY-3002 : Step(87): len = 37978.2, overlap = 34.5312
PHY-3002 : Step(88): len = 38136, overlap = 34.2188
PHY-3002 : Step(89): len = 38574.9, overlap = 29.5
PHY-3002 : Step(90): len = 38457.8, overlap = 30.5
PHY-3002 : Step(91): len = 37652.4, overlap = 29.4688
PHY-3002 : Step(92): len = 37682.6, overlap = 29.9375
PHY-3002 : Step(93): len = 37608.8, overlap = 33.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000164706
PHY-3002 : Step(94): len = 37391, overlap = 30.5
PHY-3002 : Step(95): len = 37391, overlap = 30.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000329412
PHY-3002 : Step(96): len = 37465.1, overlap = 31.0312
PHY-3002 : Step(97): len = 37465.1, overlap = 31.0312
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000658824
PHY-3002 : Step(98): len = 37639.1, overlap = 30.625
PHY-3002 : Step(99): len = 37681.8, overlap = 30.9688
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00126732
PHY-3002 : Step(100): len = 37744.1, overlap = 29.8438
PHY-3002 : Step(101): len = 37757.3, overlap = 29.9375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00205053
PHY-3002 : Step(102): len = 37872, overlap = 30.0312
PHY-3002 : Step(103): len = 37912.4, overlap = 29.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00331775
PHY-3002 : Step(104): len = 37947.6, overlap = 29.375
PHY-3002 : Step(105): len = 38013.5, overlap = 25.4062
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00663551
PHY-3002 : Step(106): len = 38033.4, overlap = 25.3438
PHY-3002 : Step(107): len = 37991.4, overlap = 25.375
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0111629
PHY-3002 : Step(108): len = 38084.4, overlap = 24.8438
PHY-3002 : Step(109): len = 38084.4, overlap = 24.8438
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 62.75 peak overflow 3.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1387.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 48976, over cnt = 166(0%), over = 574, worst = 14
PHY-1001 : End global iterations;  0.133663s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (23.4%)

PHY-1001 : Congestion index: top1 = 33.34, top5 = 19.47, top10 = 12.79, top15 = 9.28.
PHY-1001 : End incremental global routing;  0.201492s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (31.0%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 6043, tnet num: 1385, tinst num: 1113, tnode num: 8041, tedge num: 10165.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.184679s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (93.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.413345s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (64.3%)

OPT-1001 : Current memory(MB): used = 201, reserve = 166, peak = 201.
OPT-1001 : End physical optimization;  0.431803s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (65.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 424 LUT to BLE ...
SYN-4008 : Packed 424 LUT and 179 SEQ to BLE.
SYN-4003 : Packing 311 remaining SEQ's ...
SYN-4005 : Packed 201 SEQ with LUT/SLICE
SYN-4006 : 74 single LUT's are left
SYN-4006 : 110 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 534/863 primitive instances ...
PHY-3001 : End packing;  0.046550s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (67.1%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 500 instances
RUN-1001 : 224 mslices, 224 lslices, 19 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1213 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 582 nets have 2 pins
RUN-1001 : 485 nets have [3 - 5] pins
RUN-1001 : 85 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 498 instances, 448 slices, 24 macros(149 instances: 94 mslices 55 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 38932.8, Over = 34.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.50978e-05
PHY-3002 : Step(110): len = 37946.8, overlap = 37
PHY-3002 : Step(111): len = 37956.6, overlap = 38.75
PHY-3002 : Step(112): len = 37947.2, overlap = 39
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.01956e-05
PHY-3002 : Step(113): len = 37911.7, overlap = 39.5
PHY-3002 : Step(114): len = 38143.8, overlap = 40.75
PHY-3002 : Step(115): len = 38143.8, overlap = 40.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000100391
PHY-3002 : Step(116): len = 38816.7, overlap = 38.25
PHY-3002 : Step(117): len = 38968.2, overlap = 38.25
PHY-3002 : Step(118): len = 39378.2, overlap = 39.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.181933s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (17.2%)

PHY-3001 : Trial Legalized: Len = 51602.1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00581435
PHY-3002 : Step(119): len = 50044.5, overlap = 1.25
PHY-3002 : Step(120): len = 47008.3, overlap = 6.75
PHY-3002 : Step(121): len = 45331.8, overlap = 12
PHY-3002 : Step(122): len = 44060.2, overlap = 11.75
PHY-3002 : Step(123): len = 43427.8, overlap = 14.25
PHY-3002 : Step(124): len = 42987.3, overlap = 15
PHY-3002 : Step(125): len = 42711.1, overlap = 15.25
PHY-3002 : Step(126): len = 42514.1, overlap = 15.5
PHY-3002 : Step(127): len = 41891.1, overlap = 17
PHY-3002 : Step(128): len = 41770.5, overlap = 17.25
PHY-3002 : Step(129): len = 41705.7, overlap = 17.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0116287
PHY-3002 : Step(130): len = 41691.7, overlap = 17
PHY-3002 : Step(131): len = 41502.2, overlap = 17.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0232574
PHY-3002 : Step(132): len = 41507.3, overlap = 17.25
PHY-3002 : Step(133): len = 41436.4, overlap = 17
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006280s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 47248.4, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006389s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 7 instances has been re-located, deltaX = 1, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 47408.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 72/1213.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 59752, over cnt = 158(0%), over = 265, worst = 6
PHY-1002 : len = 61288, over cnt = 80(0%), over = 103, worst = 4
PHY-1002 : len = 62304, over cnt = 21(0%), over = 32, worst = 4
PHY-1002 : len = 62464, over cnt = 8(0%), over = 11, worst = 3
PHY-1002 : len = 62552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.233219s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (46.9%)

PHY-1001 : Congestion index: top1 = 28.32, top5 = 20.66, top10 = 15.45, top15 = 11.72.
PHY-1001 : End incremental global routing;  0.309357s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (60.6%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5252, tnet num: 1211, tinst num: 498, tnode num: 6728, tedge num: 9154.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.212189s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (81.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.546074s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (68.7%)

OPT-1001 : Current memory(MB): used = 203, reserve = 168, peak = 203.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001934s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1051/1213.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 62552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009826s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.32, top5 = 20.66, top10 = 15.45, top15 = 11.72.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001967s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.896552
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.636053s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (71.2%)

RUN-1003 : finish command "place" in  7.920024s wall, 1.734375s user + 1.078125s system = 2.812500s CPU (35.5%)

RUN-1004 : used memory is 185 MB, reserved memory is 150 MB, peak memory is 205 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 500 instances
RUN-1001 : 224 mslices, 224 lslices, 19 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1213 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 582 nets have 2 pins
RUN-1001 : 485 nets have [3 - 5] pins
RUN-1001 : 85 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5252, tnet num: 1211, tinst num: 498, tnode num: 6728, tedge num: 9154.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 224 mslices, 224 lslices, 19 pads, 28 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1211 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 692 clock pins, and constraint 1476 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 59280, over cnt = 154(0%), over = 265, worst = 6
PHY-1002 : len = 60880, over cnt = 75(0%), over = 96, worst = 4
PHY-1002 : len = 61456, over cnt = 38(0%), over = 46, worst = 3
PHY-1002 : len = 62176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.232050s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (26.9%)

PHY-1001 : Congestion index: top1 = 28.30, top5 = 20.65, top10 = 15.41, top15 = 11.65.
PHY-1001 : End global routing;  0.301457s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (31.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 233, reserve = 198, peak = 246.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-5010 WARNING: Net type/depth[12] is skipped due to 0 input or output
PHY-5010 WARNING: Net type/depth[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net type/depth[10] is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net type/depth[12] is skipped due to 0 input or output
PHY-5010 WARNING: Net type/depth[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net type/depth[10] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 499, reserve = 468, peak = 499.
PHY-1001 : End build detailed router design. 4.144488s wall, 3.718750s user + 0.109375s system = 3.828125s CPU (92.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 23512, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.285642s wall, 1.093750s user + 0.031250s system = 1.125000s CPU (87.5%)

PHY-1001 : Current memory(MB): used = 531, reserve = 502, peak = 531.
PHY-1001 : End phase 1; 1.298086s wall, 1.109375s user + 0.031250s system = 1.140625s CPU (87.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 87% nets.
PHY-1022 : len = 243160, over cnt = 32(0%), over = 32, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 532, reserve = 503, peak = 532.
PHY-1001 : End initial routed; 6.142744s wall, 5.093750s user + 0.046875s system = 5.140625s CPU (83.7%)

PHY-1001 : Current memory(MB): used = 532, reserve = 503, peak = 532.
PHY-1001 : End phase 2; 6.142811s wall, 5.093750s user + 0.046875s system = 5.140625s CPU (83.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 242976, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.080515s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (19.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 243024, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.031245s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 8 feed throughs used by 6 nets
PHY-1001 : End commit to database; 0.262328s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (89.3%)

PHY-1001 : Current memory(MB): used = 546, reserve = 516, peak = 546.
PHY-1001 : End phase 3; 0.538121s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (72.6%)

PHY-1003 : Routed, final wirelength = 243024
PHY-1001 : Current memory(MB): used = 546, reserve = 516, peak = 546.
PHY-1001 : End export database. 0.015986s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (97.7%)

PHY-1001 : End detail routing;  12.412985s wall, 10.562500s user + 0.203125s system = 10.765625s CPU (86.7%)

RUN-1003 : finish command "route" in  13.049355s wall, 10.984375s user + 0.203125s system = 11.187500s CPU (85.7%)

RUN-1004 : used memory is 479 MB, reserved memory is 451 MB, peak memory is 546 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      743   out of  19600    3.79%
#reg                      511   out of  19600    2.61%
#le                       853
  #lut only               342   out of    853   40.09%
  #reg only               110   out of    853   12.90%
  #lut&reg                401   out of    853   47.01%
#dsp                        0   out of     29    0.00%
#bram                      24   out of     64   37.50%
  #bram9k                  24
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       19   out of     66   28.79%
  #ireg                    10
  #oreg                     5
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                  Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di            223
#2        config_inst_syn_9    GCLK               config             config_inst.jtck        116
#3        adc/clk_adc          GCLK               mslice             type/sel3_syn_879.q0    7


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      IREG    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      IREG    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      IREG    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      IREG    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      IREG    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      IREG    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      IREG    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      IREG    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        IREG    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       OREG    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       OREG    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |853    |594     |149     |526     |28      |0       |
|  adc                               |adc_ctrl       |10     |10      |0       |9       |0       |0       |
|  fifo_list                         |fifo_ctrl      |121    |79      |36      |54      |4       |0       |
|    fifo_list                       |fifo           |112    |70      |36      |48      |4       |0       |
|      ram_inst                      |ram_infer_fifo |12     |12      |0       |2       |4       |0       |
|  rx                                |uart_rx        |54     |48      |6       |35      |0       |0       |
|  tx                                |uart_tx        |62     |44      |8       |37      |0       |0       |
|  type                              |type_choice    |121    |113     |8       |65      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |483    |298     |91      |310     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |483    |298     |91      |310     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |209    |131     |0       |202     |0       |0       |
|        reg_inst                    |register       |207    |129     |0       |200     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |274    |167     |91      |108     |0       |0       |
|        bus_inst                    |bus_top        |82     |45      |30      |32      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |25     |12      |10      |8       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |26     |16      |10      |9       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |28     |14      |10      |12      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |108    |79      |29      |49      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       563   
    #2          2       341   
    #3          3        98   
    #4          4        46   
    #5        5-10       91   
    #6        11-50      41   
    #7       51-100      3    
    #8       101-500     2    
  Average     3.09            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 7158798d3ac9d088d4bb0dda9efa02569fe81c809ac7f47025b818318154f57a -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 498
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1213, pip num: 13959
BIT-1002 : Init feedthrough completely, num: 8
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1580 valid insts, and 36145 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010000011100100100111000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  3.573223s wall, 21.359375s user + 0.156250s system = 21.515625s CPU (602.1%)

RUN-1004 : used memory is 478 MB, reserved memory is 453 MB, peak memory is 677 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_195126.log"
