Fitter report for Counter
Mon May 30 09:50:18 2022
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Input Pins
 12. Output Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. Output Pin Default Load For Reported TCO
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. Global & Other Fast Signals
 21. Non-Global High Fan-Out Signals
 22. Fitter RAM Summary
 23. Fitter DSP Block Usage Summary
 24. DSP Block Details
 25. Interconnect Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. Fitter Device Options
 32. Operating Settings and Conditions
 33. Estimated Delay Added for Hold Timing
 34. Advanced Data - General
 35. Advanced Data - Placement Preparation
 36. Advanced Data - Placement
 37. Advanced Data - Routing
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+------------------------------------+----------------------------------------------+
; Fitter Status                      ; Successful - Mon May 30 09:50:18 2022        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; Counter                                      ;
; Top-level Entity Name              ; Counter                                      ;
; Family                             ; Cyclone II                                   ;
; Device                             ; EP2C5T144C7                                  ;
; Timing Models                      ; Final                                        ;
; Total logic elements               ; 3,273 / 4,608 ( 71 % )                       ;
;     Total combinational functions  ; 3,270 / 4,608 ( 71 % )                       ;
;     Dedicated logic registers      ; 259 / 4,608 ( 6 % )                          ;
; Total registers                    ; 259                                          ;
; Total pins                         ; 27 / 89 ( 30 % )                             ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 1,280 / 119,808 ( 1 % )                      ;
; Embedded Multiplier 9-bit elements ; 6 / 26 ( 23 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; EP2C5T144C7                    ;                                ;
; Minimum Core Junction Temperature                                  ; 0                              ;                                ;
; Maximum Core Junction Temperature                                  ; 85                             ;                                ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Device I/O Standard                                                ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                              ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                      ; Off                            ; Off                            ;
; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                        ; Off                            ; Off                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                       ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                     ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                            ; Off                            ;
; Auto Packed Registers                                              ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                  ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                      ;
+----------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------+------------------+-----------------------+
; Node                       ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                  ; Destination Port ; Destination Port Name ;
+----------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------+------------------+-----------------------+
; processor:inst5|num_msk[0] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; processor:inst5|lpm_mult:Mult0|mult_qu01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; processor:inst5|num_msk[0] ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; processor:inst5|num_msk[0]~_Duplicate_1                           ; REGOUT           ;                       ;
; processor:inst5|num_msk[1] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; processor:inst5|lpm_mult:Mult0|mult_qu01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; processor:inst5|num_msk[1] ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; processor:inst5|num_msk[1]~_Duplicate_1                           ; REGOUT           ;                       ;
; processor:inst5|num_msk[2] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; processor:inst5|lpm_mult:Mult0|mult_qu01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; processor:inst5|num_msk[2] ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; processor:inst5|num_msk[2]~_Duplicate_1                           ; REGOUT           ;                       ;
; processor:inst5|num_msk[3] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; processor:inst5|lpm_mult:Mult0|mult_qu01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; processor:inst5|num_msk[3] ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; processor:inst5|num_msk[3]~_Duplicate_1                           ; REGOUT           ;                       ;
; processor:inst5|num_msk[4] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; processor:inst5|lpm_mult:Mult0|mult_qu01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; processor:inst5|num_msk[4] ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; processor:inst5|num_msk[4]~_Duplicate_1                           ; REGOUT           ;                       ;
; processor:inst5|num_msk[5] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; processor:inst5|lpm_mult:Mult0|mult_qu01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; processor:inst5|num_msk[5] ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; processor:inst5|num_msk[5]~_Duplicate_1                           ; REGOUT           ;                       ;
; processor:inst5|num_msk[6] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; processor:inst5|lpm_mult:Mult0|mult_qu01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; processor:inst5|num_msk[6] ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; processor:inst5|num_msk[6]~_Duplicate_1                           ; REGOUT           ;                       ;
; processor:inst5|num_msk[7] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; processor:inst5|lpm_mult:Mult0|mult_qu01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; processor:inst5|num_msk[7] ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; processor:inst5|num_msk[7]~_Duplicate_1                           ; REGOUT           ;                       ;
; processor:inst5|num_msk[8] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; processor:inst5|lpm_mult:Mult0|mult_qu01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; processor:inst5|num_msk[8] ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; processor:inst5|num_msk[8]~_Duplicate_1                           ; REGOUT           ;                       ;
; processor:inst5|num_msk[9] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; processor:inst5|lpm_mult:Mult0|mult_qu01:auto_generated|mac_mult1 ; DATAA            ;                       ;
; processor:inst5|num_msk[9] ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; processor:inst5|num_msk[9]~_Duplicate_1                           ; REGOUT           ;                       ;
+----------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------+
; Incremental Compilation Preservation Summary  ;
+-------------------------+---------------------+
; Type                    ; Value               ;
+-------------------------+---------------------+
; Placement               ;                     ;
;     -- Requested        ; 0 / 3567 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 3567 ( 0.00 % ) ;
;                         ;                     ;
; Routing (by Connection) ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
+-------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 3567    ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/Counter.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 3,273 / 4,608 ( 71 % )   ;
;     -- Combinational with no register       ; 3014                     ;
;     -- Register only                        ; 3                        ;
;     -- Combinational with a register        ; 256                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 1022                     ;
;     -- 3 input functions                    ; 1118                     ;
;     -- <=2 input functions                  ; 1130                     ;
;     -- Register only                        ; 3                        ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 2204                     ;
;     -- arithmetic mode                      ; 1066                     ;
;                                             ;                          ;
; Total registers*                            ; 259 / 4,851 ( 5 % )      ;
;     -- Dedicated logic registers            ; 259 / 4,608 ( 6 % )      ;
;     -- I/O registers                        ; 0 / 243 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 248 / 288 ( 86 % )       ;
; User inserted logic elements                ; 0                        ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 27 / 89 ( 30 % )         ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )           ;
; Global signals                              ; 3                        ;
; M4Ks                                        ; 1 / 26 ( 4 % )           ;
; Total block memory bits                     ; 1,280 / 119,808 ( 1 % )  ;
; Total block memory implementation bits      ; 4,608 / 119,808 ( 4 % )  ;
; Embedded Multiplier 9-bit elements          ; 6 / 26 ( 23 % )          ;
; PLLs                                        ; 0 / 2 ( 0 % )            ;
; Global clocks                               ; 3 / 8 ( 38 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 19% / 19% / 20%          ;
; Peak interconnect usage (total/H/V)         ; 21% / 20% / 23%          ;
; Maximum fan-out node                        ; processor:inst5|countiue ;
; Maximum fan-out                             ; 277                      ;
; Highest non-global fan-out signal           ; processor:inst5|countiue ;
; Highest non-global fan-out                  ; 277                      ;
; Total fan-out                               ; 10377                    ;
; Average fan-out                             ; 2.91                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                     ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; BY       ; 142   ; 2        ; 1            ; 14           ; 1           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; User                 ;
; clk      ; 17    ; 1        ; 0            ; 6            ; 0           ; 6                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; keyin[0] ; 135   ; 2        ; 3            ; 14           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; User                 ;
; keyin[1] ; 137   ; 2        ; 3            ; 14           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; User                 ;
; keyin[2] ; 141   ; 2        ; 1            ; 14           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; User                 ;
; keyin[3] ; 143   ; 2        ; 1            ; 14           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; On           ; 3.3-V LVTTL  ; Off         ; User                 ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ;
+-------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; duan_reg[0]       ; 45    ; 4        ; 3            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; duan_reg[1]       ; 48    ; 4        ; 5            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; duan_reg[2]       ; 52    ; 4        ; 7            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; duan_reg[3]       ; 55    ; 4        ; 9            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; duan_reg[4]       ; 58    ; 4        ; 12           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; duan_reg[5]       ; 60    ; 4        ; 14           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; duan_reg[6]       ; 64    ; 4        ; 21           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; duan_reg[7]       ; 67    ; 4        ; 24           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; enable            ; 104   ; 3        ; 28           ; 12           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; keyscan[0]        ; 133   ; 2        ; 7            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; keyscan[1]        ; 129   ; 2        ; 12           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; keyscan[2]        ; 125   ; 2        ; 14           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; keyscan[3]        ; 121   ; 2        ; 19           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; voice_choice_Y[0] ; 126   ; 2        ; 14           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; voice_choice_Y[1] ; 132   ; 2        ; 9            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; voice_choice_Y[2] ; 134   ; 2        ; 7            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; voice_choice_Y[3] ; 136   ; 2        ; 3            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; voice_choice_Y[4] ; 139   ; 2        ; 3            ; 14           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; wei_reg[0]        ; 101   ; 3        ; 28           ; 11           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; wei_reg[1]        ; 99    ; 3        ; 28           ; 11           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; wei_reg[2]        ; 96    ; 3        ; 28           ; 9            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
+-------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 3 / 19 ( 16 % )  ; 3.3V          ; --           ;
; 2        ; 14 / 23 ( 61 % ) ; 3.3V          ; --           ;
; 3        ; 5 / 23 ( 22 % )  ; 3.3V          ; --           ;
; 4        ; 8 / 24 ( 33 % )  ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 2        ; 1          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 4        ; 3          ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 5        ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 6        ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 7        ; 10         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 8        ; 11         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 9        ; 12         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 10       ; 13         ; 1        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 11       ; 14         ; 1        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 15         ; 1        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 13       ; 16         ; 1        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 14       ; 17         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 20         ; 1        ; clk                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 18       ; 21         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 22         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 23         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 22       ; 24         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 23       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 24       ; 25         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 25       ; 26         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 26       ; 27         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 27       ; 28         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 28       ; 32         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 29       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 30       ; 40         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 31       ; 41         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 32       ; 42         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 33       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 34       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 35       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 39       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 40       ; 43         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 41       ; 44         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 42       ; 45         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 43       ; 46         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 44       ; 47         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 45       ; 48         ; 4        ; duan_reg[0]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 46       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 47       ; 49         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 48       ; 50         ; 4        ; duan_reg[1]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 49       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 50       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 51       ; 52         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 52       ; 53         ; 4        ; duan_reg[2]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 57         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 54       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 55       ; 58         ; 4        ; duan_reg[3]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 57       ; 59         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 58       ; 60         ; 4        ; duan_reg[4]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 63         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 60       ; 64         ; 4        ; duan_reg[5]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 62       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 63       ; 72         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 64       ; 75         ; 4        ; duan_reg[6]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 76         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 66       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 67       ; 79         ; 4        ; duan_reg[7]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 69       ; 80         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 70       ; 81         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 71       ; 82         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 72       ; 83         ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 73       ; 84         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 74       ; 85         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 75       ; 86         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 76       ; 87         ; 3        ; ~LVDS41p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 77       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 78       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 79       ; 95         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 80       ; 97         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 81       ; 98         ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 82       ; 99         ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 100        ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 84       ; 101        ; 3        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 85       ; 102        ; 3        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 86       ; 103        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 87       ; 104        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 88       ; 105        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 106        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 107        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 108        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 109        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 93       ; 110        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 94       ; 111        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 95       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 96       ; 112        ; 3        ; wei_reg[2]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 97       ; 113        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 98       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 99       ; 119        ; 3        ; wei_reg[1]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 120        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 101      ; 121        ; 3        ; wei_reg[0]                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 102      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 103      ; 125        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 104      ; 126        ; 3        ; enable                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 105      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 106      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 107      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 111      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 112      ; 127        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 113      ; 128        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 114      ; 129        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 115      ; 130        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 116      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 117      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 118      ; 134        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 119      ; 135        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 120      ; 137        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 121      ; 138        ; 2        ; keyscan[3]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 122      ; 139        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 123      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 125      ; 144        ; 2        ; keyscan[2]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 145        ; 2        ; voice_choice_Y[0]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 128      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 129      ; 148        ; 2        ; keyscan[1]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 132      ; 153        ; 2        ; voice_choice_Y[1]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 154        ; 2        ; keyscan[0]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ; 155        ; 2        ; voice_choice_Y[2]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 135      ; 162        ; 2        ; keyin[0]                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 136      ; 163        ; 2        ; voice_choice_Y[3]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 164        ; 2        ; keyin[1]                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 138      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 139      ; 165        ; 2        ; voice_choice_Y[4]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 140      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 166        ; 2        ; keyin[2]                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 142      ; 167        ; 2        ; BY                                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 143      ; 168        ; 2        ; keyin[3]                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 144      ; 169        ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                            ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Counter                                  ; 3273 (1)    ; 259 (0)                   ; 0 (0)         ; 1280        ; 1    ; 6            ; 0       ; 3         ; 27   ; 0            ; 3014 (1)     ; 3 (0)             ; 256 (0)          ; |Counter                                                                                                                                       ; work         ;
;    |drive_tube:inst|                      ; 121 (121)   ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (79)      ; 0 (0)             ; 42 (42)          ; |Counter|drive_tube:inst                                                                                                                       ; work         ;
;    |keyscan:inst1|                        ; 134 (134)   ; 75 (75)                   ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (59)      ; 3 (3)             ; 72 (72)          ; |Counter|keyscan:inst1                                                                                                                         ; work         ;
;       |altsyncram:WideOr8_rtl_0|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Counter|keyscan:inst1|altsyncram:WideOr8_rtl_0                                                                                                ; work         ;
;          |altsyncram_2gv:auto_generated|  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Counter|keyscan:inst1|altsyncram:WideOr8_rtl_0|altsyncram_2gv:auto_generated                                                                  ; work         ;
;    |number_reg:inst2|                     ; 355 (208)   ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 322 (175)    ; 0 (0)             ; 33 (33)          ; |Counter|number_reg:inst2                                                                                                                      ; work         ;
;       |lpm_divide:Div0|                   ; 69 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (0)       ; 0 (0)             ; 0 (0)            ; |Counter|number_reg:inst2|lpm_divide:Div0                                                                                                      ; work         ;
;          |lpm_divide_dem:auto_generated|  ; 69 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (0)       ; 0 (0)             ; 0 (0)            ; |Counter|number_reg:inst2|lpm_divide:Div0|lpm_divide_dem:auto_generated                                                                        ; work         ;
;             |sign_div_unsign_nlh:divider| ; 69 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (0)       ; 0 (0)             ; 0 (0)            ; |Counter|number_reg:inst2|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider                                            ; work         ;
;                |alt_u_div_g2f:divider|    ; 69 (69)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (69)      ; 0 (0)             ; 0 (0)            ; |Counter|number_reg:inst2|lpm_divide:Div0|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider                      ; work         ;
;       |lpm_divide:Mod0|                   ; 78 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (0)       ; 0 (0)             ; 0 (0)            ; |Counter|number_reg:inst2|lpm_divide:Mod0                                                                                                      ; work         ;
;          |lpm_divide_g6m:auto_generated|  ; 78 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (0)       ; 0 (0)             ; 0 (0)            ; |Counter|number_reg:inst2|lpm_divide:Mod0|lpm_divide_g6m:auto_generated                                                                        ; work         ;
;             |sign_div_unsign_nlh:divider| ; 78 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (0)       ; 0 (0)             ; 0 (0)            ; |Counter|number_reg:inst2|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider                                            ; work         ;
;                |alt_u_div_g2f:divider|    ; 78 (78)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (78)      ; 0 (0)             ; 0 (0)            ; |Counter|number_reg:inst2|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider                      ; work         ;
;    |processor:inst5|                      ; 646 (178)   ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 607 (146)    ; 0 (0)             ; 39 (30)          ; |Counter|processor:inst5                                                                                                                       ; work         ;
;       |lpm_divide:Div0|                   ; 119 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 110 (0)      ; 0 (0)             ; 9 (0)            ; |Counter|processor:inst5|lpm_divide:Div0                                                                                                       ; work         ;
;          |lpm_divide_nfm:auto_generated|  ; 119 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 110 (0)      ; 0 (0)             ; 9 (0)            ; |Counter|processor:inst5|lpm_divide:Div0|lpm_divide_nfm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_1nh:divider| ; 119 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 110 (0)      ; 0 (0)             ; 9 (0)            ; |Counter|processor:inst5|lpm_divide:Div0|lpm_divide_nfm:auto_generated|sign_div_unsign_1nh:divider                                             ; work         ;
;                |alt_u_div_45f:divider|    ; 119 (118)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 110 (110)    ; 0 (0)             ; 9 (8)            ; |Counter|processor:inst5|lpm_divide:Div0|lpm_divide_nfm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider                       ; work         ;
;                   |add_sub_mkc:add_sub_1| ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |Counter|processor:inst5|lpm_divide:Div0|lpm_divide_nfm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_mkc:add_sub_1 ; work         ;
;       |lpm_divide:Div1|                   ; 349 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 349 (0)      ; 0 (0)             ; 0 (0)            ; |Counter|processor:inst5|lpm_divide:Div1                                                                                                       ; work         ;
;          |lpm_divide_ofm:auto_generated|  ; 349 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 349 (0)      ; 0 (0)             ; 0 (0)            ; |Counter|processor:inst5|lpm_divide:Div1|lpm_divide_ofm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_2nh:divider| ; 349 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 349 (0)      ; 0 (0)             ; 0 (0)            ; |Counter|processor:inst5|lpm_divide:Div1|lpm_divide_ofm:auto_generated|sign_div_unsign_2nh:divider                                             ; work         ;
;                |alt_u_div_65f:divider|    ; 349 (349)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 349 (349)    ; 0 (0)             ; 0 (0)            ; |Counter|processor:inst5|lpm_divide:Div1|lpm_divide_ofm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider                       ; work         ;
;       |lpm_mult:Mult0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Counter|processor:inst5|lpm_mult:Mult0                                                                                                        ; work         ;
;          |mult_qu01:auto_generated|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Counter|processor:inst5|lpm_mult:Mult0|mult_qu01:auto_generated                                                                               ; work         ;
;       |lpm_mult:Mult1|                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |Counter|processor:inst5|lpm_mult:Mult1                                                                                                        ; work         ;
;          |mult_ru01:auto_generated|       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Counter|processor:inst5|lpm_mult:Mult1|mult_ru01:auto_generated                                                                               ; work         ;
;    |sign_reg:inst3|                       ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; |Counter|sign_reg:inst3                                                                                                                        ; work         ;
;    |voidce_brcst:inst4|                   ; 2020 (223)  ; 73 (73)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1944 (148)   ; 0 (0)             ; 76 (75)          ; |Counter|voidce_brcst:inst4                                                                                                                    ; work         ;
;       |lpm_divide:Div0|                   ; 142 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 142 (0)      ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Div0                                                                                                    ; work         ;
;          |lpm_divide_vfm:auto_generated|  ; 142 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 142 (0)      ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Div0|lpm_divide_vfm:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_9nh:divider| ; 142 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 142 (0)      ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider                                          ; work         ;
;                |alt_u_div_k5f:divider|    ; 142 (142)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 142 (142)    ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider                    ; work         ;
;       |lpm_divide:Div1|                   ; 125 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 125 (0)      ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Div1                                                                                                    ; work         ;
;          |lpm_divide_2gm:auto_generated|  ; 125 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 125 (0)      ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Div1|lpm_divide_2gm:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_cnh:divider| ; 125 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 125 (0)      ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider                                          ; work         ;
;                |alt_u_div_q5f:divider|    ; 125 (125)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 125 (125)    ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider                    ; work         ;
;       |lpm_divide:Div2|                   ; 127 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (0)      ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Div2                                                                                                    ; work         ;
;          |lpm_divide_rfm:auto_generated|  ; 127 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (0)      ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Div2|lpm_divide_rfm:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_5nh:divider| ; 127 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (0)      ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider                                          ; work         ;
;                |alt_u_div_c5f:divider|    ; 127 (127)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (127)    ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider                    ; work         ;
;       |lpm_divide:Div3|                   ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Div3                                                                                                    ; work         ;
;          |lpm_divide_dem:auto_generated|  ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Div3|lpm_divide_dem:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_nlh:divider| ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Div3|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider                                          ; work         ;
;                |alt_u_div_g2f:divider|    ; 72 (72)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (72)      ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Div3|lpm_divide_dem:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider                    ; work         ;
;       |lpm_divide:Div4|                   ; 43 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (0)       ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Div4                                                                                                    ; work         ;
;          |lpm_divide_0dm:auto_generated|  ; 43 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (0)       ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Div4|lpm_divide_0dm:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_akh:divider| ; 43 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (0)       ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Div4|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider                                          ; work         ;
;                |alt_u_div_mve:divider|    ; 43 (43)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Div4|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider                    ; work         ;
;       |lpm_divide:Mod0|                   ; 177 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 177 (0)      ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod0                                                                                                    ; work         ;
;          |lpm_divide_28m:auto_generated|  ; 177 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 177 (0)      ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod0|lpm_divide_28m:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_9nh:divider| ; 177 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 177 (0)      ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider                                          ; work         ;
;                |alt_u_div_k5f:divider|    ; 177 (177)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 177 (177)    ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider                    ; work         ;
;       |lpm_divide:Mod1|                   ; 282 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 282 (0)      ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod1                                                                                                    ; work         ;
;          |lpm_divide_v7m:auto_generated|  ; 282 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 282 (0)      ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod1|lpm_divide_v7m:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_6nh:divider| ; 282 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 282 (0)      ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod1|lpm_divide_v7m:auto_generated|sign_div_unsign_6nh:divider                                          ; work         ;
;                |alt_u_div_e5f:divider|    ; 282 (282)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 282 (282)    ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod1|lpm_divide_v7m:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_e5f:divider                    ; work         ;
;       |lpm_divide:Mod2|                   ; 334 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 334 (0)      ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod2                                                                                                    ; work         ;
;          |lpm_divide_r7m:auto_generated|  ; 334 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 334 (0)      ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod2|lpm_divide_r7m:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_2nh:divider| ; 334 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 334 (0)      ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod2|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider                                          ; work         ;
;                |alt_u_div_65f:divider|    ; 334 (334)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 334 (334)    ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod2|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider                    ; work         ;
;       |lpm_divide:Mod3|                   ; 273 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 272 (0)      ; 0 (0)             ; 1 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod3                                                                                                    ; work         ;
;          |lpm_divide_h6m:auto_generated|  ; 273 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 272 (0)      ; 0 (0)             ; 1 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_olh:divider| ; 273 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 272 (0)      ; 0 (0)             ; 1 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider                                          ; work         ;
;                |alt_u_div_i2f:divider|    ; 273 (273)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 272 (272)    ; 0 (0)             ; 1 (1)            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider                    ; work         ;
;       |lpm_divide:Mod4|                   ; 222 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 222 (0)      ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod4                                                                                                    ; work         ;
;          |lpm_divide_e6m:auto_generated|  ; 222 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 222 (0)      ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod4|lpm_divide_e6m:auto_generated                                                                      ; work         ;
;             |sign_div_unsign_llh:divider| ; 222 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 222 (0)      ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod4|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider                                          ; work         ;
;                |alt_u_div_c2f:divider|    ; 222 (222)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 222 (222)    ; 0 (0)             ; 0 (0)            ; |Counter|voidce_brcst:inst4|lpm_divide:Mod4|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider                    ; work         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                        ;
+-------------------+----------+---------------+---------------+-----------------------+-----+
; Name              ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+-------------------+----------+---------------+---------------+-----------------------+-----+
; enable            ; Output   ; --            ; --            ; --                    ; --  ;
; duan_reg[7]       ; Output   ; --            ; --            ; --                    ; --  ;
; duan_reg[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; duan_reg[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; duan_reg[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; duan_reg[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; duan_reg[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; duan_reg[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; duan_reg[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; keyscan[3]        ; Output   ; --            ; --            ; --                    ; --  ;
; keyscan[2]        ; Output   ; --            ; --            ; --                    ; --  ;
; keyscan[1]        ; Output   ; --            ; --            ; --                    ; --  ;
; keyscan[0]        ; Output   ; --            ; --            ; --                    ; --  ;
; voice_choice_Y[4] ; Output   ; --            ; --            ; --                    ; --  ;
; voice_choice_Y[3] ; Output   ; --            ; --            ; --                    ; --  ;
; voice_choice_Y[2] ; Output   ; --            ; --            ; --                    ; --  ;
; voice_choice_Y[1] ; Output   ; --            ; --            ; --                    ; --  ;
; voice_choice_Y[0] ; Output   ; --            ; --            ; --                    ; --  ;
; wei_reg[2]        ; Output   ; --            ; --            ; --                    ; --  ;
; wei_reg[1]        ; Output   ; --            ; --            ; --                    ; --  ;
; wei_reg[0]        ; Output   ; --            ; --            ; --                    ; --  ;
; clk               ; Input    ; 0             ; 0             ; --                    ; --  ;
; BY                ; Input    ; 6             ; 6             ; --                    ; --  ;
; keyin[3]          ; Input    ; 6             ; 6             ; --                    ; --  ;
; keyin[1]          ; Input    ; 6             ; 6             ; --                    ; --  ;
; keyin[2]          ; Input    ; 6             ; 6             ; --                    ; --  ;
; keyin[0]          ; Input    ; 6             ; 6             ; --                    ; --  ;
+-------------------+----------+---------------+---------------+-----------------------+-----+


+------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                         ;
+------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                      ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------+-------------------+---------+
; clk                                                                                      ;                   ;         ;
; BY                                                                                       ;                   ;         ;
;      - voidce_brcst:inst4|Mux1~4                                                         ; 0                 ; 6       ;
;      - voidce_brcst:inst4|r_value~50                                                     ; 0                 ; 6       ;
;      - voidce_brcst:inst4|Mux0~0                                                         ; 0                 ; 6       ;
;      - voidce_brcst:inst4|Mux0~1                                                         ; 0                 ; 6       ;
;      - voidce_brcst:inst4|r_value[1]~60                                                  ; 0                 ; 6       ;
;      - voidce_brcst:inst4|Mux4~12                                                        ; 0                 ; 6       ;
; keyin[3]                                                                                 ;                   ;         ;
;      - keyscan:inst1|altsyncram:WideOr8_rtl_0|altsyncram_2gv:auto_generated|ram_block1a0 ; 0                 ; 6       ;
;      - keyscan:inst1|four_state~21                                                       ; 0                 ; 6       ;
; keyin[1]                                                                                 ;                   ;         ;
;      - keyscan:inst1|altsyncram:WideOr8_rtl_0|altsyncram_2gv:auto_generated|ram_block1a0 ; 0                 ; 6       ;
;      - keyscan:inst1|four_state~21                                                       ; 0                 ; 6       ;
; keyin[2]                                                                                 ;                   ;         ;
;      - keyscan:inst1|altsyncram:WideOr8_rtl_0|altsyncram_2gv:auto_generated|ram_block1a0 ; 1                 ; 6       ;
;      - keyscan:inst1|four_state~21                                                       ; 1                 ; 6       ;
; keyin[0]                                                                                 ;                   ;         ;
;      - keyscan:inst1|altsyncram:WideOr8_rtl_0|altsyncram_2gv:auto_generated|ram_block1a0 ; 0                 ; 6       ;
;      - keyscan:inst1|four_state~21                                                       ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                               ;
+-------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                ; Location           ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; clk                                 ; PIN_17             ; 6       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; clk                                 ; PIN_17             ; 216     ; Clock                     ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; drive_tube:inst|LessThan0~2         ; LCCOMB_X4_Y2_N20   ; 35      ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; drive_tube:inst|duan_reg[6]~31      ; LCCOMB_X3_Y6_N28   ; 7       ; Latch enable              ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; drive_tube:inst|duan_statu[3]~43    ; LCCOMB_X4_Y6_N28   ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; keyscan:inst1|Selector30~1          ; LCCOMB_X10_Y5_N28  ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; keyscan:inst1|Selector36~1          ; LCCOMB_X10_Y5_N26  ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; keyscan:inst1|Selector36~2          ; LCCOMB_X10_Y5_N22  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; keyscan:inst1|flag                  ; LCFF_X6_Y5_N1      ; 8       ; Clock, Clock enable       ; no     ; --                   ; --               ; --                        ;
; keyscan:inst1|flag                  ; LCFF_X6_Y5_N1      ; 37      ; Clock                     ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; keyscan:inst1|number_reg[2]~11      ; LCCOMB_X7_Y10_N4   ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; keyscan:inst1|real_number[4]~5      ; LCCOMB_X6_Y5_N4    ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; keyscan:inst1|state.0000            ; LCFF_X10_Y5_N13    ; 42      ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; number_reg:inst2|Equal0~1           ; LCCOMB_X8_Y13_N16  ; 21      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; number_reg:inst2|out_d_number[5]~75 ; LCCOMB_X15_Y8_N22  ; 7       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; number_reg:inst2|out_d_number~120   ; LCCOMB_X15_Y8_N24  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; processor:inst5|num_msk[9]~10       ; LCCOMB_X12_Y10_N28 ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; processor:inst5|r_number[13]~213    ; LCCOMB_X12_Y8_N10  ; 9       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; processor:inst5|r_number[13]~215    ; LCCOMB_X13_Y8_N30  ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; processor:inst5|r_number[13]~223    ; LCCOMB_X13_Y8_N4   ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; processor:inst5|sign_flg.add        ; LCFF_X13_Y8_N1     ; 25      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; processor:inst5|sign_flg~34         ; LCCOMB_X13_Y8_N22  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; sign_reg:inst3|out_sign[0]          ; LCFF_X12_Y10_N23   ; 21      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; voidce_brcst:inst4|LessThan0~4      ; LCCOMB_X4_Y4_N6    ; 32      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; voidce_brcst:inst4|Mux7~3           ; LCCOMB_X6_Y3_N14   ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; voidce_brcst:inst4|r_value[1]~60    ; LCCOMB_X6_Y3_N4    ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
+-------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                       ;
+--------------------------------+------------------+---------+----------------------+------------------+---------------------------+
; Name                           ; Location         ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------+------------------+---------+----------------------+------------------+---------------------------+
; clk                            ; PIN_17           ; 216     ; Global Clock         ; GCLK2            ; --                        ;
; drive_tube:inst|duan_reg[6]~31 ; LCCOMB_X3_Y6_N28 ; 7       ; Global Clock         ; GCLK1            ; --                        ;
; keyscan:inst1|flag             ; LCFF_X6_Y5_N1    ; 37      ; Global Clock         ; GCLK0            ; --                        ;
+--------------------------------+------------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                            ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; processor:inst5|countiue                                                                                                                        ; 277     ;
; number_reg:inst2|out_d_number[9]                                                                                                                ; 66      ;
; number_reg:inst2|out_d_number[4]                                                                                                                ; 64      ;
; number_reg:inst2|out_d_number[5]                                                                                                                ; 63      ;
; number_reg:inst2|out_d_number[3]                                                                                                                ; 59      ;
; number_reg:inst2|out_d_number[1]                                                                                                                ; 58      ;
; number_reg:inst2|out_d_number[6]                                                                                                                ; 57      ;
; number_reg:inst2|out_d_number[2]                                                                                                                ; 56      ;
; number_reg:inst2|out_d_number[7]                                                                                                                ; 56      ;
; number_reg:inst2|out_d_number[0]                                                                                                                ; 54      ;
; number_reg:inst2|out_d_number[8]                                                                                                                ; 51      ;
; voidce_brcst:inst4|lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~26 ; 44      ;
; voidce_brcst:inst4|lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~26 ; 43      ;
; voidce_brcst:inst4|lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~24 ; 43      ;
; voidce_brcst:inst4|lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~24 ; 43      ;
; keyscan:inst1|state.0000                                                                                                                        ; 42      ;
; voidce_brcst:inst4|lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~26 ; 41      ;
; voidce_brcst:inst4|lpm_divide:Mod1|lpm_divide_v7m:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_e5f:divider|add_sub_16_result_int[15]~22 ; 40      ;
; voidce_brcst:inst4|lpm_divide:Mod1|lpm_divide_v7m:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_e5f:divider|add_sub_15_result_int[15]~22 ; 40      ;
; voidce_brcst:inst4|lpm_divide:Mod1|lpm_divide_v7m:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_e5f:divider|add_sub_14_result_int[15]~22 ; 40      ;
; voidce_brcst:inst4|lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_13_result_int[14]~20 ; 40      ;
; voidce_brcst:inst4|lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_19_result_int[18]~26 ; 39      ;
; voidce_brcst:inst4|lpm_divide:Mod1|lpm_divide_v7m:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_e5f:divider|add_sub_17_result_int[15]~22 ; 38      ;
; voidce_brcst:inst4|lpm_divide:Div1|lpm_divide_2gm:auto_generated|sign_div_unsign_cnh:divider|alt_u_div_q5f:divider|add_sub_14_result_int[15]~22 ; 37      ;
; voidce_brcst:inst4|lpm_divide:Mod1|lpm_divide_v7m:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_e5f:divider|add_sub_13_result_int[14]~20 ; 37      ;
; voidce_brcst:inst4|equal_[3]                                                                                                                    ; 36      ;
; drive_tube:inst|LessThan0~2                                                                                                                     ; 35      ;
; voidce_brcst:inst4|lpm_divide:Mod1|lpm_divide_v7m:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_e5f:divider|add_sub_18_result_int[15]~22 ; 35      ;
; keyscan:inst1|LessThan2~3                                                                                                                       ; 34      ;
; voidce_brcst:inst4|Equal4~10                                                                                                                    ; 34      ;
; voidce_brcst:inst4|Mux7~3                                                                                                                       ; 33      ;
; voidce_brcst:inst4|lpm_divide:Mod1|lpm_divide_v7m:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_e5f:divider|add_sub_19_result_int[15]~22 ; 33      ;
; voidce_brcst:inst4|LessThan0~4                                                                                                                  ; 32      ;
; processor:inst5|r_number[13]~209                                                                                                                ; 31      ;
; voidce_brcst:inst4|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[11]~16 ; 31      ;
; ~GND                                                                                                                                            ; 30      ;
; voidce_brcst:inst4|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[10]~14  ; 29      ;
; voidce_brcst:inst4|lpm_divide:Mod2|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_9_result_int[10]~14  ; 29      ;
; voidce_brcst:inst4|equal_[1]                                                                                                                    ; 28      ;
; voidce_brcst:inst4|lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_18_result_int[18]~26 ; 28      ;
; voidce_brcst:inst4|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[11]~16 ; 28      ;
; voidce_brcst:inst4|lpm_divide:Mod2|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_17_result_int[11]~16 ; 28      ;
; voidce_brcst:inst4|lpm_divide:Mod2|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_16_result_int[11]~16 ; 28      ;
; voidce_brcst:inst4|lpm_divide:Mod2|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_15_result_int[11]~16 ; 28      ;
; voidce_brcst:inst4|lpm_divide:Mod2|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_14_result_int[11]~16 ; 28      ;
; voidce_brcst:inst4|lpm_divide:Mod2|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_13_result_int[11]~16 ; 28      ;
; voidce_brcst:inst4|lpm_divide:Mod2|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_12_result_int[11]~16 ; 28      ;
; voidce_brcst:inst4|lpm_divide:Mod2|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_11_result_int[11]~16 ; 28      ;
; voidce_brcst:inst4|lpm_divide:Mod2|lpm_divide_r7m:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_10_result_int[11]~16 ; 28      ;
; processor:inst5|r_number[13]~210                                                                                                                ; 26      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------+-------------+
; Name                                                                            ; Type ; Mode ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF                      ; Location    ;
+---------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------+-------------+
; keyscan:inst1|altsyncram:WideOr8_rtl_0|altsyncram_2gv:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 256          ; 5            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1280 ; 256                         ; 5                           ; --                          ; --                          ; 1280                ; 1    ; Counter.Counter0.rtl.mif ; M4K_X11_Y10 ;
+---------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------+-------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 26                ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 13                ;
; Embedded Multiplier Blocks            ; 3           ; --                  ; 13                ;
; Embedded Multiplier 9-bit elements    ; 6           ; 2                   ; 26                ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 3           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                 ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+----------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; processor:inst5|lpm_mult:Mult1|mult_ru01:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X16_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    processor:inst5|lpm_mult:Mult1|mult_ru01:auto_generated|mac_mult3 ;                            ; DSPMULT_X16_Y10_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; processor:inst5|lpm_mult:Mult1|mult_ru01:auto_generated|w145w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X16_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    processor:inst5|lpm_mult:Mult1|mult_ru01:auto_generated|mac_mult1 ;                            ; DSPMULT_X16_Y7_N0  ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; processor:inst5|lpm_mult:Mult0|mult_qu01:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X16_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    processor:inst5|lpm_mult:Mult0|mult_qu01:auto_generated|mac_mult1 ;                            ; DSPMULT_X16_Y6_N0  ; Variable            ;                                ; yes                   ; no                    ; no                ;                 ;
+----------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------------+
; Interconnect Usage Summary                           ;
+----------------------------+-------------------------+
; Interconnect Resource Type ; Usage                   ;
+----------------------------+-------------------------+
; Block interconnects        ; 4,381 / 15,666 ( 28 % ) ;
; C16 interconnects          ; 14 / 812 ( 2 % )        ;
; C4 interconnects           ; 2,287 / 11,424 ( 20 % ) ;
; Direct links               ; 866 / 15,666 ( 6 % )    ;
; Global clocks              ; 3 / 8 ( 38 % )          ;
; Local interconnects        ; 1,222 / 4,608 ( 27 % )  ;
; R24 interconnects          ; 49 / 652 ( 8 % )        ;
; R4 interconnects           ; 2,529 / 13,328 ( 19 % ) ;
+----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.20) ; Number of LABs  (Total = 248) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 18                            ;
; 2                                           ; 10                            ;
; 3                                           ; 5                             ;
; 4                                           ; 6                             ;
; 5                                           ; 1                             ;
; 6                                           ; 5                             ;
; 7                                           ; 0                             ;
; 8                                           ; 1                             ;
; 9                                           ; 1                             ;
; 10                                          ; 3                             ;
; 11                                          ; 3                             ;
; 12                                          ; 6                             ;
; 13                                          ; 3                             ;
; 14                                          ; 3                             ;
; 15                                          ; 0                             ;
; 16                                          ; 183                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.35) ; Number of LABs  (Total = 248) ;
+------------------------------------+-------------------------------+
; 1 Clock                            ; 46                            ;
; 1 Clock enable                     ; 26                            ;
; 1 Sync. clear                      ; 8                             ;
; 1 Sync. load                       ; 4                             ;
; 2 Clock enables                    ; 2                             ;
; 2 Clocks                           ; 1                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 13.67) ; Number of LABs  (Total = 248) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 18                            ;
; 2                                            ; 9                             ;
; 3                                            ; 6                             ;
; 4                                            ; 7                             ;
; 5                                            ; 3                             ;
; 6                                            ; 5                             ;
; 7                                            ; 1                             ;
; 8                                            ; 2                             ;
; 9                                            ; 1                             ;
; 10                                           ; 3                             ;
; 11                                           ; 1                             ;
; 12                                           ; 7                             ;
; 13                                           ; 2                             ;
; 14                                           ; 10                            ;
; 15                                           ; 55                            ;
; 16                                           ; 77                            ;
; 17                                           ; 10                            ;
; 18                                           ; 7                             ;
; 19                                           ; 2                             ;
; 20                                           ; 2                             ;
; 21                                           ; 4                             ;
; 22                                           ; 4                             ;
; 23                                           ; 2                             ;
; 24                                           ; 0                             ;
; 25                                           ; 1                             ;
; 26                                           ; 0                             ;
; 27                                           ; 2                             ;
; 28                                           ; 3                             ;
; 29                                           ; 0                             ;
; 30                                           ; 0                             ;
; 31                                           ; 0                             ;
; 32                                           ; 4                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.67) ; Number of LABs  (Total = 248) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 25                            ;
; 2                                               ; 11                            ;
; 3                                               ; 12                            ;
; 4                                               ; 11                            ;
; 5                                               ; 3                             ;
; 6                                               ; 7                             ;
; 7                                               ; 3                             ;
; 8                                               ; 22                            ;
; 9                                               ; 15                            ;
; 10                                              ; 14                            ;
; 11                                              ; 25                            ;
; 12                                              ; 8                             ;
; 13                                              ; 15                            ;
; 14                                              ; 16                            ;
; 15                                              ; 24                            ;
; 16                                              ; 37                            ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.08) ; Number of LABs  (Total = 248) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 11                            ;
; 3                                            ; 12                            ;
; 4                                            ; 8                             ;
; 5                                            ; 9                             ;
; 6                                            ; 5                             ;
; 7                                            ; 7                             ;
; 8                                            ; 3                             ;
; 9                                            ; 3                             ;
; 10                                           ; 1                             ;
; 11                                           ; 4                             ;
; 12                                           ; 11                            ;
; 13                                           ; 6                             ;
; 14                                           ; 12                            ;
; 15                                           ; 13                            ;
; 16                                           ; 13                            ;
; 17                                           ; 17                            ;
; 18                                           ; 13                            ;
; 19                                           ; 11                            ;
; 20                                           ; 5                             ;
; 21                                           ; 6                             ;
; 22                                           ; 19                            ;
; 23                                           ; 14                            ;
; 24                                           ; 9                             ;
; 25                                           ; 5                             ;
; 26                                           ; 3                             ;
; 27                                           ; 9                             ;
; 28                                           ; 4                             ;
; 29                                           ; 6                             ;
; 30                                           ; 5                             ;
; 31                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As input tri-stated      ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 °C   ;
; High Junction Temperature ; 85 °C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk             ; clk                  ; 2.00646           ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+----------------------------+
; Advanced Data - General    ;
+--------------------+-------+
; Name               ; Value ;
+--------------------+-------+
; Status Code        ; 0     ;
; Desired User Slack ; 0     ;
; Fit Attempts       ; 1     ;
+--------------------+-------+


+-------------------------------------------------------------------------------------------+
; Advanced Data - Placement Preparation                                                     ;
+------------------------------------------------------------------+------------------------+
; Name                                                             ; Value                  ;
+------------------------------------------------------------------+------------------------+
; Auto Fit Point 1 - Fit Attempt 1                                 ; ff                     ;
; Mid Wire Use - Fit Attempt 1                                     ; 32                     ;
; Mid Slack - Fit Attempt 1                                        ; -71833                 ;
; Internal Atom Count - Fit Attempt 1                              ; 3529                   ;
; LE/ALM Count - Fit Attempt 1                                     ; 3273                   ;
; LAB Count - Fit Attempt 1                                        ; 248                    ;
; Outputs per Lab - Fit Attempt 1                                  ; 9.698                  ;
; Inputs per LAB - Fit Attempt 1                                   ; 15.919                 ;
; Global Inputs per LAB - Fit Attempt 1                            ; 0.181                  ;
; LAB Constraint 'non-global clock + sync load' - Fit Attempt 1    ; 0:241;1:6;2:1          ;
; LAB Constraint 'non-global controls' - Fit Attempt 1             ; 0:208;1:27;2:8;3:5     ;
; LAB Constraint 'non-global + aclr' - Fit Attempt 1               ; 0:208;1:27;2:8;3:5     ;
; LAB Constraint 'global non-clock non-aclr' - Fit Attempt 1       ; 0:242;1:6              ;
; LAB Constraint 'global controls' - Fit Attempt 1                 ; 0:197;1:51             ;
; LAB Constraint 'deterministic LABSMUXA/LABXMUXB' - Fit Attempt 1 ; 0:212;1:36             ;
; LAB Constraint 'deterministic LABSMUXC/LABXMUXD' - Fit Attempt 1 ; 0:208;1:30;2:8;3:2     ;
; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1      ; 0:201;1:38;2:9         ;
; LAB Constraint 'aclr constraint' - Fit Attempt 1                 ; 0:201;1:47             ;
; LAB Constraint 'true sload_sclear pair' - Fit Attempt 1          ; 0:221;1:27             ;
; LAB Constraint 'constant sload_sclear pair' - Fit Attempt 1      ; 0:238;1:10             ;
; LAB Constraint 'has placement constraint' - Fit Attempt 1        ; 0:234;1:14             ;
; LAB Constraint 'group hierarchy constraint' - Fit Attempt 1      ; 0:1;1:216;2:29;3:1;4:1 ;
; LEs in Chains - Fit Attempt 1                                    ; 1194                   ;
; LEs in Long Chains - Fit Attempt 1                               ; 187                    ;
; LABs with Chains - Fit Attempt 1                                 ; 120                    ;
; LABs with Multiple Chains - Fit Attempt 1                        ; 15                     ;
; Time - Fit Attempt 1                                             ; 0                      ;
; Time in tsm_tan.dll - Fit Attempt 1                              ; 0.047                  ;
+------------------------------------------------------------------+------------------------+


+-----------------------------------------------+
; Advanced Data - Placement                     ;
+-------------------------------------+---------+
; Name                                ; Value   ;
+-------------------------------------+---------+
; Auto Fit Point 2 - Fit Attempt 1    ; f0      ;
; Auto Fit Point 2 - Fit Attempt 1    ; ff      ;
; Early Wire Use - Fit Attempt 1      ; 15      ;
; Early Slack - Fit Attempt 1         ; -100194 ;
; Auto Fit Point 5 - Fit Attempt 1    ; ff      ;
; Mid Wire Use - Fit Attempt 1        ; 27      ;
; Mid Slack - Fit Attempt 1           ; -72512  ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff      ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff      ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff      ;
; Auto Fit Point 5 - Fit Attempt 1    ; ff      ;
; Mid Wire Use - Fit Attempt 1        ; 18      ;
; Mid Slack - Fit Attempt 1           ; -68705  ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff      ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff      ;
; Auto Fit Point 6 - Fit Attempt 1    ; ff      ;
; Late Wire Use - Fit Attempt 1       ; 20      ;
; Late Slack - Fit Attempt 1          ; -68705  ;
; Peak Regional Wire - Fit Attempt 1  ; 0.000   ;
; Auto Fit Point 7 - Fit Attempt 1    ; ff      ;
; Time - Fit Attempt 1                ; 1       ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 0.172   ;
+-------------------------------------+---------+


+---------------------------------------------------+
; Advanced Data - Routing                           ;
+-------------------------------------+-------------+
; Name                                ; Value       ;
+-------------------------------------+-------------+
; Early Slack - Fit Attempt 1         ; -60071      ;
; Early Wire Use - Fit Attempt 1      ; 19          ;
; Peak Regional Wire - Fit Attempt 1  ; 19          ;
; Mid Slack - Fit Attempt 1           ; -61601      ;
; Late Slack - Fit Attempt 1          ; -2147483648 ;
; Late Wire Use - Fit Attempt 1       ; 21          ;
; Time - Fit Attempt 1                ; 2           ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 0.469       ;
+-------------------------------------+-------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 30 09:50:07 2022
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Counter -c Counter
Info: Parallel compilation is enabled and will use 4 of the 8 processors detected
Info: Selected device EP2C5T144C7 for design "Counter"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C8T144C7 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location 1
    Info: Pin ~nCSO~ is reserved at location 2
    Info: Pin ~LVDS41p/nCEO~ is reserved at location 76
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Fitter is using the Classic Timing Analyzer
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node drive_tube:inst|duan_statu[3]
        Info: Destination node drive_tube:inst|duan_statu[2]
        Info: Destination node drive_tube:inst|duan_statu[1]
        Info: Destination node drive_tube:inst|duan_statu[0]
        Info: Destination node keyscan:inst1|flag
Info: Automatically promoted node keyscan:inst1|flag 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node processor:inst5|display_sign[2]
        Info: Destination node processor:inst5|display_sign[1]
        Info: Destination node processor:inst5|display_sign[0]
        Info: Destination node sign_reg:inst3|out_sign[2]
        Info: Destination node sign_reg:inst3|out_sign[1]
        Info: Destination node sign_reg:inst3|out_sign[0]
        Info: Destination node keyscan:inst1|Selector4~0
Info: Automatically promoted node drive_tube:inst|duan_reg[6]~31 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Starting register packing
Info: Finished register packing
    Extra Info: Packed 10 registers into blocks of type Embedded multiplier block
    Extra Info: Created 10 register duplicates
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "rst_n" is assigned to location or region, but does not exist in design
Info: Fitter preparation operations ending: elapsed time is 00:00:02
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Estimated most critical path is register to register delay of 64.237 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X12_Y7; Fanout = 42; REG Node = 'processor:inst5|r_number[15]'
    Info: 2: + IC(1.450 ns) + CELL(0.495 ns) = 1.945 ns; Loc. = LAB_X8_Y11; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[2]~1'
    Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.025 ns; Loc. = LAB_X8_Y11; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[3]~3'
    Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.105 ns; Loc. = LAB_X8_Y11; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[4]~5'
    Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.185 ns; Loc. = LAB_X8_Y11; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[5]~7'
    Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.265 ns; Loc. = LAB_X8_Y11; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[6]~9'
    Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 2.723 ns; Loc. = LAB_X8_Y11; Fanout = 19; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[7]~10'
    Info: 8: + IC(1.074 ns) + CELL(0.177 ns) = 3.974 ns; Loc. = LAB_X9_Y12; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[50]~221'
    Info: 9: + IC(1.074 ns) + CELL(0.495 ns) = 5.543 ns; Loc. = LAB_X8_Y11; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[3]~3'
    Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 5.623 ns; Loc. = LAB_X8_Y11; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[4]~5'
    Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 5.703 ns; Loc. = LAB_X8_Y11; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[5]~7'
    Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 5.783 ns; Loc. = LAB_X8_Y11; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[6]~9'
    Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 5.863 ns; Loc. = LAB_X8_Y11; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[7]~11'
    Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 6.321 ns; Loc. = LAB_X8_Y11; Fanout = 19; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[8]~12'
    Info: 15: + IC(0.366 ns) + CELL(0.545 ns) = 7.232 ns; Loc. = LAB_X9_Y11; Fanout = 3; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[58]~478'
    Info: 16: + IC(1.344 ns) + CELL(0.517 ns) = 9.093 ns; Loc. = LAB_X7_Y12; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[3]~3'
    Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 9.173 ns; Loc. = LAB_X7_Y12; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[4]~5'
    Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 9.253 ns; Loc. = LAB_X7_Y12; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[5]~7'
    Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 9.333 ns; Loc. = LAB_X7_Y12; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[6]~9'
    Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 9.413 ns; Loc. = LAB_X7_Y12; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[7]~11'
    Info: 21: + IC(0.000 ns) + CELL(0.458 ns) = 9.871 ns; Loc. = LAB_X7_Y12; Fanout = 19; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[8]~12'
    Info: 22: + IC(1.223 ns) + CELL(0.319 ns) = 11.413 ns; Loc. = LAB_X9_Y11; Fanout = 3; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[67]~501'
    Info: 23: + IC(1.051 ns) + CELL(0.517 ns) = 12.981 ns; Loc. = LAB_X8_Y12; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[4]~5'
    Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 13.061 ns; Loc. = LAB_X8_Y12; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[5]~7'
    Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 13.141 ns; Loc. = LAB_X8_Y12; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[6]~9'
    Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 13.221 ns; Loc. = LAB_X8_Y12; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[7]~11'
    Info: 27: + IC(0.000 ns) + CELL(0.458 ns) = 13.679 ns; Loc. = LAB_X8_Y12; Fanout = 19; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[8]~12'
    Info: 28: + IC(1.063 ns) + CELL(0.177 ns) = 14.919 ns; Loc. = LAB_X12_Y12; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[74]~173'
    Info: 29: + IC(1.025 ns) + CELL(0.495 ns) = 16.439 ns; Loc. = LAB_X10_Y12; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[3]~3'
    Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 16.519 ns; Loc. = LAB_X10_Y12; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[4]~5'
    Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 16.599 ns; Loc. = LAB_X10_Y12; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[5]~7'
    Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 16.679 ns; Loc. = LAB_X10_Y12; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[6]~9'
    Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 16.759 ns; Loc. = LAB_X10_Y12; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[7]~11'
    Info: 34: + IC(0.000 ns) + CELL(0.458 ns) = 17.217 ns; Loc. = LAB_X10_Y12; Fanout = 16; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[8]~12'
    Info: 35: + IC(1.074 ns) + CELL(0.177 ns) = 18.468 ns; Loc. = LAB_X10_Y11; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[82]~157'
    Info: 36: + IC(1.074 ns) + CELL(0.495 ns) = 20.037 ns; Loc. = LAB_X10_Y12; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[3]~3'
    Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 20.117 ns; Loc. = LAB_X10_Y12; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[4]~5'
    Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 20.197 ns; Loc. = LAB_X10_Y12; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[5]~7'
    Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 20.277 ns; Loc. = LAB_X10_Y12; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[6]~9'
    Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 20.357 ns; Loc. = LAB_X10_Y12; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[7]~11'
    Info: 41: + IC(0.000 ns) + CELL(0.458 ns) = 20.815 ns; Loc. = LAB_X10_Y12; Fanout = 16; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[8]~12'
    Info: 42: + IC(0.930 ns) + CELL(0.319 ns) = 22.064 ns; Loc. = LAB_X9_Y11; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[94]~513'
    Info: 43: + IC(1.347 ns) + CELL(0.517 ns) = 23.928 ns; Loc. = LAB_X13_Y12; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[7]~11'
    Info: 44: + IC(0.000 ns) + CELL(0.458 ns) = 24.386 ns; Loc. = LAB_X13_Y12; Fanout = 16; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[8]~12'
    Info: 45: + IC(0.980 ns) + CELL(0.319 ns) = 25.685 ns; Loc. = LAB_X12_Y9; Fanout = 3; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[99]~520'
    Info: 46: + IC(1.061 ns) + CELL(0.517 ns) = 27.263 ns; Loc. = LAB_X13_Y11; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[4]~5'
    Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 27.343 ns; Loc. = LAB_X13_Y11; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[5]~7'
    Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 27.423 ns; Loc. = LAB_X13_Y11; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[6]~9'
    Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 27.503 ns; Loc. = LAB_X13_Y11; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[7]~11'
    Info: 50: + IC(0.000 ns) + CELL(0.458 ns) = 27.961 ns; Loc. = LAB_X13_Y11; Fanout = 16; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[8]~12'
    Info: 51: + IC(0.972 ns) + CELL(0.319 ns) = 29.252 ns; Loc. = LAB_X12_Y9; Fanout = 3; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[107]~524'
    Info: 52: + IC(1.061 ns) + CELL(0.517 ns) = 30.830 ns; Loc. = LAB_X12_Y11; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_14_result_int[4]~5'
    Info: 53: + IC(0.000 ns) + CELL(0.080 ns) = 30.910 ns; Loc. = LAB_X12_Y11; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_14_result_int[5]~7'
    Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 30.990 ns; Loc. = LAB_X12_Y11; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_14_result_int[6]~9'
    Info: 55: + IC(0.000 ns) + CELL(0.080 ns) = 31.070 ns; Loc. = LAB_X12_Y11; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_14_result_int[7]~11'
    Info: 56: + IC(0.000 ns) + CELL(0.458 ns) = 31.528 ns; Loc. = LAB_X12_Y11; Fanout = 16; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_14_result_int[8]~12'
    Info: 57: + IC(0.940 ns) + CELL(0.319 ns) = 32.787 ns; Loc. = LAB_X12_Y9; Fanout = 3; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[115]~528'
    Info: 58: + IC(1.070 ns) + CELL(0.517 ns) = 34.374 ns; Loc. = LAB_X12_Y13; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_15_result_int[4]~5'
    Info: 59: + IC(0.000 ns) + CELL(0.080 ns) = 34.454 ns; Loc. = LAB_X12_Y13; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_15_result_int[5]~7'
    Info: 60: + IC(0.000 ns) + CELL(0.080 ns) = 34.534 ns; Loc. = LAB_X12_Y13; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_15_result_int[6]~9'
    Info: 61: + IC(0.000 ns) + CELL(0.080 ns) = 34.614 ns; Loc. = LAB_X12_Y13; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_15_result_int[7]~11'
    Info: 62: + IC(0.000 ns) + CELL(0.458 ns) = 35.072 ns; Loc. = LAB_X12_Y13; Fanout = 16; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_15_result_int[8]~12'
    Info: 63: + IC(0.949 ns) + CELL(0.319 ns) = 36.340 ns; Loc. = LAB_X12_Y9; Fanout = 3; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[123]~532'
    Info: 64: + IC(0.710 ns) + CELL(0.517 ns) = 37.567 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_16_result_int[4]~5'
    Info: 65: + IC(0.000 ns) + CELL(0.080 ns) = 37.647 ns; Loc. = LAB_X13_Y9; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_16_result_int[5]~7'
    Info: 66: + IC(0.000 ns) + CELL(0.080 ns) = 37.727 ns; Loc. = LAB_X13_Y9; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_16_result_int[6]~9'
    Info: 67: + IC(0.000 ns) + CELL(0.080 ns) = 37.807 ns; Loc. = LAB_X13_Y9; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_16_result_int[7]~11'
    Info: 68: + IC(0.000 ns) + CELL(0.458 ns) = 38.265 ns; Loc. = LAB_X13_Y9; Fanout = 16; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_16_result_int[8]~12'
    Info: 69: + IC(1.277 ns) + CELL(0.319 ns) = 39.861 ns; Loc. = LAB_X9_Y13; Fanout = 3; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[131]~536'
    Info: 70: + IC(1.070 ns) + CELL(0.517 ns) = 41.448 ns; Loc. = LAB_X9_Y9; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_17_result_int[4]~5'
    Info: 71: + IC(0.000 ns) + CELL(0.080 ns) = 41.528 ns; Loc. = LAB_X9_Y9; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_17_result_int[5]~7'
    Info: 72: + IC(0.000 ns) + CELL(0.080 ns) = 41.608 ns; Loc. = LAB_X9_Y9; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_17_result_int[6]~9'
    Info: 73: + IC(0.000 ns) + CELL(0.080 ns) = 41.688 ns; Loc. = LAB_X9_Y9; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_17_result_int[7]~11'
    Info: 74: + IC(0.000 ns) + CELL(0.458 ns) = 42.146 ns; Loc. = LAB_X9_Y9; Fanout = 16; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_17_result_int[8]~12'
    Info: 75: + IC(0.949 ns) + CELL(0.319 ns) = 43.414 ns; Loc. = LAB_X9_Y13; Fanout = 3; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[140]~539'
    Info: 76: + IC(1.070 ns) + CELL(0.517 ns) = 45.001 ns; Loc. = LAB_X8_Y9; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_18_result_int[5]~7'
    Info: 77: + IC(0.000 ns) + CELL(0.080 ns) = 45.081 ns; Loc. = LAB_X8_Y9; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_18_result_int[6]~9'
    Info: 78: + IC(0.000 ns) + CELL(0.080 ns) = 45.161 ns; Loc. = LAB_X8_Y9; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_18_result_int[7]~11'
    Info: 79: + IC(0.000 ns) + CELL(0.458 ns) = 45.619 ns; Loc. = LAB_X8_Y9; Fanout = 18; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_18_result_int[8]~12'
    Info: 80: + IC(0.498 ns) + CELL(0.177 ns) = 46.294 ns; Loc. = LAB_X8_Y9; Fanout = 3; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[145]~30'
    Info: 81: + IC(0.733 ns) + CELL(0.495 ns) = 47.522 ns; Loc. = LAB_X7_Y9; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[2]~1'
    Info: 82: + IC(0.000 ns) + CELL(0.080 ns) = 47.602 ns; Loc. = LAB_X7_Y9; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[3]~3'
    Info: 83: + IC(0.000 ns) + CELL(0.080 ns) = 47.682 ns; Loc. = LAB_X7_Y9; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[4]~5'
    Info: 84: + IC(0.000 ns) + CELL(0.080 ns) = 47.762 ns; Loc. = LAB_X7_Y9; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[5]~7'
    Info: 85: + IC(0.000 ns) + CELL(0.080 ns) = 47.842 ns; Loc. = LAB_X7_Y9; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[6]~9'
    Info: 86: + IC(0.000 ns) + CELL(0.080 ns) = 47.922 ns; Loc. = LAB_X7_Y9; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[7]~11'
    Info: 87: + IC(0.000 ns) + CELL(0.458 ns) = 48.380 ns; Loc. = LAB_X7_Y9; Fanout = 18; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_19_result_int[8]~12'
    Info: 88: + IC(1.084 ns) + CELL(0.177 ns) = 49.641 ns; Loc. = LAB_X7_Y7; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Mod3|lpm_divide_h6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[156]~11'
    Info: 89: + IC(0.498 ns) + CELL(0.495 ns) = 50.634 ns; Loc. = LAB_X7_Y7; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Div4|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~1'
    Info: 90: + IC(0.000 ns) + CELL(0.080 ns) = 50.714 ns; Loc. = LAB_X7_Y7; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Div4|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~3'
    Info: 91: + IC(0.000 ns) + CELL(0.080 ns) = 50.794 ns; Loc. = LAB_X7_Y7; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Div4|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5'
    Info: 92: + IC(0.000 ns) + CELL(0.458 ns) = 51.252 ns; Loc. = LAB_X7_Y7; Fanout = 12; COMB Node = 'voidce_brcst:inst4|lpm_divide:Div4|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6'
    Info: 93: + IC(0.930 ns) + CELL(0.319 ns) = 52.501 ns; Loc. = LAB_X7_Y8; Fanout = 3; COMB Node = 'voidce_brcst:inst4|lpm_divide:Div4|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~100'
    Info: 94: + IC(1.051 ns) + CELL(0.517 ns) = 54.069 ns; Loc. = LAB_X7_Y7; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Div4|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~3'
    Info: 95: + IC(0.000 ns) + CELL(0.080 ns) = 54.149 ns; Loc. = LAB_X7_Y7; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Div4|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~5'
    Info: 96: + IC(0.000 ns) + CELL(0.080 ns) = 54.229 ns; Loc. = LAB_X7_Y7; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Div4|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7'
    Info: 97: + IC(0.000 ns) + CELL(0.458 ns) = 54.687 ns; Loc. = LAB_X7_Y7; Fanout = 12; COMB Node = 'voidce_brcst:inst4|lpm_divide:Div4|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8'
    Info: 98: + IC(0.589 ns) + CELL(0.322 ns) = 55.598 ns; Loc. = LAB_X8_Y7; Fanout = 3; COMB Node = 'voidce_brcst:inst4|lpm_divide:Div4|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~29'
    Info: 99: + IC(0.498 ns) + CELL(0.495 ns) = 56.591 ns; Loc. = LAB_X8_Y7; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Div4|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~1'
    Info: 100: + IC(0.000 ns) + CELL(0.080 ns) = 56.671 ns; Loc. = LAB_X8_Y7; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Div4|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3'
    Info: 101: + IC(0.000 ns) + CELL(0.080 ns) = 56.751 ns; Loc. = LAB_X8_Y7; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Div4|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5'
    Info: 102: + IC(0.000 ns) + CELL(0.080 ns) = 56.831 ns; Loc. = LAB_X8_Y7; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Div4|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7'
    Info: 103: + IC(0.000 ns) + CELL(0.458 ns) = 57.289 ns; Loc. = LAB_X8_Y7; Fanout = 10; COMB Node = 'voidce_brcst:inst4|lpm_divide:Div4|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8'
    Info: 104: + IC(0.589 ns) + CELL(0.322 ns) = 58.200 ns; Loc. = LAB_X9_Y7; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Div4|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[25]~19'
    Info: 105: + IC(0.498 ns) + CELL(0.495 ns) = 59.193 ns; Loc. = LAB_X9_Y7; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Div4|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[1]~1'
    Info: 106: + IC(0.000 ns) + CELL(0.080 ns) = 59.273 ns; Loc. = LAB_X9_Y7; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Div4|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~3'
    Info: 107: + IC(0.000 ns) + CELL(0.080 ns) = 59.353 ns; Loc. = LAB_X9_Y7; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Div4|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5'
    Info: 108: + IC(0.000 ns) + CELL(0.080 ns) = 59.433 ns; Loc. = LAB_X9_Y7; Fanout = 1; COMB Node = 'voidce_brcst:inst4|lpm_divide:Div4|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7'
    Info: 109: + IC(0.000 ns) + CELL(0.458 ns) = 59.891 ns; Loc. = LAB_X9_Y7; Fanout = 2; COMB Node = 'voidce_brcst:inst4|lpm_divide:Div4|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8'
    Info: 110: + IC(1.370 ns) + CELL(0.178 ns) = 61.439 ns; Loc. = LAB_X5_Y6; Fanout = 1; COMB Node = 'voidce_brcst:inst4|Mux4~13'
    Info: 111: + IC(0.154 ns) + CELL(0.521 ns) = 62.114 ns; Loc. = LAB_X5_Y6; Fanout = 2; COMB Node = 'voidce_brcst:inst4|Mux4~14'
    Info: 112: + IC(0.131 ns) + CELL(0.545 ns) = 62.790 ns; Loc. = LAB_X5_Y6; Fanout = 1; COMB Node = 'voidce_brcst:inst4|Mux4~11'
    Info: 113: + IC(0.154 ns) + CELL(0.521 ns) = 63.465 ns; Loc. = LAB_X5_Y6; Fanout = 1; COMB Node = 'voidce_brcst:inst4|Mux4~12'
    Info: 114: + IC(0.131 ns) + CELL(0.545 ns) = 64.141 ns; Loc. = LAB_X5_Y6; Fanout = 1; COMB Node = 'voidce_brcst:inst4|Mux4~10'
    Info: 115: + IC(0.000 ns) + CELL(0.096 ns) = 64.237 ns; Loc. = LAB_X5_Y6; Fanout = 13; REG Node = 'voidce_brcst:inst4|r_value[0]'
    Info: Total cell delay = 29.125 ns ( 45.34 % )
    Info: Total interconnect delay = 35.112 ns ( 54.66 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 17% of the available device resources
    Info: Peak interconnect usage is 19% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14
Info: Fitter routing operations ending: elapsed time is 00:00:02
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Warning: Found 21 output pins without output pin load capacitance assignment
    Info: Pin "enable" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "duan_reg[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "duan_reg[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "duan_reg[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "duan_reg[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "duan_reg[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "duan_reg[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "duan_reg[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "duan_reg[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "keyscan[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "keyscan[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "keyscan[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "keyscan[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "voice_choice_Y[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "voice_choice_Y[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "voice_choice_Y[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "voice_choice_Y[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "voice_choice_Y[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "wei_reg[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "wei_reg[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "wei_reg[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin enable has VCC driving its datain port
    Info: Pin duan_reg[7] has GND driving its datain port
Info: Generated suppressed messages file H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/Counter.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 298 megabytes
    Info: Processing ended: Mon May 30 09:50:20 2022
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:06


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in H:/FPGA£¨three decimal digits£©Calculator/Calculator_vrlV0.2/Calculator_vrlV0.2/Counter.fit.smsg.


