<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › kernel › cplb-mpu › cplbmgr.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cplbmgr.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Blackfin CPLB exception handling for when MPU in on</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2008-2009 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>

<span class="cp">#include &lt;asm/blackfin.h&gt;</span>
<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>
<span class="cp">#include &lt;asm/cplb.h&gt;</span>
<span class="cp">#include &lt;asm/cplbinit.h&gt;</span>
<span class="cp">#include &lt;asm/mmu_context.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * WARNING</span>
<span class="cm"> *</span>
<span class="cm"> * This file is compiled with certain -ffixed-reg options.  We have to</span>
<span class="cm"> * make sure not to call any functions here that could clobber these</span>
<span class="cm"> * registers.</span>
<span class="cm"> */</span>

<span class="kt">int</span> <span class="n">page_mask_nelts</span><span class="p">;</span>
<span class="kt">int</span> <span class="n">page_mask_order</span><span class="p">;</span>
<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">current_rwx_mask</span><span class="p">[</span><span class="n">NR_CPUS</span><span class="p">];</span>

<span class="kt">int</span> <span class="n">nr_dcplb_miss</span><span class="p">[</span><span class="n">NR_CPUS</span><span class="p">],</span> <span class="n">nr_icplb_miss</span><span class="p">[</span><span class="n">NR_CPUS</span><span class="p">];</span>
<span class="kt">int</span> <span class="n">nr_icplb_supv_miss</span><span class="p">[</span><span class="n">NR_CPUS</span><span class="p">],</span> <span class="n">nr_dcplb_prot</span><span class="p">[</span><span class="n">NR_CPUS</span><span class="p">];</span>
<span class="kt">int</span> <span class="n">nr_cplb_flush</span><span class="p">[</span><span class="n">NR_CPUS</span><span class="p">];</span>

<span class="cp">#ifdef CONFIG_EXCPT_IRQ_SYSC_L1</span>
<span class="cp">#define MGR_ATTR __attribute__((l1_text))</span>
<span class="cp">#else</span>
<span class="cp">#define MGR_ATTR</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * Given the contents of the status register, return the index of the</span>
<span class="cm"> * CPLB that caused the fault.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">faulting_cplb_index</span><span class="p">(</span><span class="kt">int</span> <span class="n">status</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">signbits</span> <span class="o">=</span> <span class="n">__builtin_bfin_norm_fr1x32</span><span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="mh">0xFFFF</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">30</span> <span class="o">-</span> <span class="n">signbits</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Given the contents of the status register and the DCPLB_DATA contents,</span>
<span class="cm"> * return true if a write access should be permitted.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">write_permitted</span><span class="p">(</span><span class="kt">int</span> <span class="n">status</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">FAULT_USERSUPV</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">!!</span><span class="p">(</span><span class="n">data</span> <span class="o">&amp;</span> <span class="n">CPLB_SUPV_WR</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">!!</span><span class="p">(</span><span class="n">data</span> <span class="o">&amp;</span> <span class="n">CPLB_USER_WR</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Counters to implement round-robin replacement.  */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">icplb_rr_index</span><span class="p">[</span><span class="n">NR_CPUS</span><span class="p">],</span> <span class="n">dcplb_rr_index</span><span class="p">[</span><span class="n">NR_CPUS</span><span class="p">];</span>

<span class="cm">/*</span>
<span class="cm"> * Find an ICPLB entry to be evicted and return its index.</span>
<span class="cm"> */</span>
<span class="n">MGR_ATTR</span> <span class="k">static</span> <span class="kt">int</span> <span class="nf">evict_one_icplb</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">first_switched_icplb</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_CPLBS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">icplb_tbl</span><span class="p">[</span><span class="n">cpu</span><span class="p">][</span><span class="n">i</span><span class="p">].</span><span class="n">data</span> <span class="o">&amp;</span> <span class="n">CPLB_VALID</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">i</span> <span class="o">=</span> <span class="n">first_switched_icplb</span> <span class="o">+</span> <span class="n">icplb_rr_index</span><span class="p">[</span><span class="n">cpu</span><span class="p">];</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;=</span> <span class="n">MAX_CPLBS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">i</span> <span class="o">-=</span> <span class="n">MAX_CPLBS</span> <span class="o">-</span> <span class="n">first_switched_icplb</span><span class="p">;</span>
		<span class="n">icplb_rr_index</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span> <span class="o">-=</span> <span class="n">MAX_CPLBS</span> <span class="o">-</span> <span class="n">first_switched_icplb</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">icplb_rr_index</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span><span class="o">++</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">MGR_ATTR</span> <span class="k">static</span> <span class="kt">int</span> <span class="nf">evict_one_dcplb</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">first_switched_dcplb</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_CPLBS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">dcplb_tbl</span><span class="p">[</span><span class="n">cpu</span><span class="p">][</span><span class="n">i</span><span class="p">].</span><span class="n">data</span> <span class="o">&amp;</span> <span class="n">CPLB_VALID</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">i</span> <span class="o">=</span> <span class="n">first_switched_dcplb</span> <span class="o">+</span> <span class="n">dcplb_rr_index</span><span class="p">[</span><span class="n">cpu</span><span class="p">];</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;=</span> <span class="n">MAX_CPLBS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">i</span> <span class="o">-=</span> <span class="n">MAX_CPLBS</span> <span class="o">-</span> <span class="n">first_switched_dcplb</span><span class="p">;</span>
		<span class="n">dcplb_rr_index</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span> <span class="o">-=</span> <span class="n">MAX_CPLBS</span> <span class="o">-</span> <span class="n">first_switched_dcplb</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dcplb_rr_index</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span><span class="o">++</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">MGR_ATTR</span> <span class="k">static</span> <span class="n">noinline</span> <span class="kt">int</span> <span class="nf">dcplb_miss</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">bfin_read_DCPLB_FAULT_ADDR</span><span class="p">();</span>
	<span class="kt">int</span> <span class="n">status</span> <span class="o">=</span> <span class="n">bfin_read_DCPLB_STATUS</span><span class="p">();</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">mask</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">idx</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">d_data</span><span class="p">;</span>

	<span class="n">nr_dcplb_miss</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span><span class="o">++</span><span class="p">;</span>

	<span class="n">d_data</span> <span class="o">=</span> <span class="n">CPLB_SUPV_WR</span> <span class="o">|</span> <span class="n">CPLB_VALID</span> <span class="o">|</span> <span class="n">CPLB_DIRTY</span> <span class="o">|</span> <span class="n">PAGE_SIZE_4KB</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_BFIN_EXTMEM_DCACHEABLE</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bfin_addr_dcacheable</span><span class="p">(</span><span class="n">addr</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">d_data</span> <span class="o">|=</span> <span class="n">CPLB_L1_CHBL</span> <span class="o">|</span> <span class="n">ANOMALY_05000158_WORKAROUND</span><span class="p">;</span>
<span class="cp"># ifdef CONFIG_BFIN_EXTMEM_WRITETHROUGH</span>
		<span class="n">d_data</span> <span class="o">|=</span> <span class="n">CPLB_L1_AOW</span> <span class="o">|</span> <span class="n">CPLB_WT</span><span class="p">;</span>
<span class="cp"># endif</span>
	<span class="p">}</span>
<span class="cp">#endif</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">L2_LENGTH</span> <span class="o">&amp;&amp;</span> <span class="n">addr</span> <span class="o">&gt;=</span> <span class="n">L2_START</span> <span class="o">&amp;&amp;</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">L2_START</span> <span class="o">+</span> <span class="n">L2_LENGTH</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="n">L2_START</span><span class="p">;</span>
		<span class="n">d_data</span> <span class="o">=</span> <span class="n">L2_DMEMORY</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&gt;=</span> <span class="n">physical_mem_end</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&gt;=</span> <span class="n">ASYNC_BANK0_BASE</span> <span class="o">&amp;&amp;</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">ASYNC_BANK3_BASE</span> <span class="o">+</span> <span class="n">ASYNC_BANK3_SIZE</span><span class="p">)</span> <span class="p">{</span>
<span class="cp">#if defined(CONFIG_ROMFS_ON_MTD) &amp;&amp; defined(CONFIG_MTD_ROM)</span>
			<span class="n">mask</span> <span class="o">=</span> <span class="n">current_rwx_mask</span><span class="p">[</span><span class="n">cpu</span><span class="p">];</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">mask</span><span class="p">)</span> <span class="p">{</span>
				<span class="kt">int</span> <span class="n">page</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span> <span class="o">-</span> <span class="p">(</span><span class="n">ASYNC_BANK0_BASE</span> <span class="o">-</span> <span class="n">_ramend</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="n">PAGE_SHIFT</span><span class="p">;</span>
				<span class="kt">int</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">page</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">;</span>
				<span class="kt">int</span> <span class="n">bit</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">page</span> <span class="o">&amp;</span> <span class="mi">31</span><span class="p">);</span>

				<span class="k">if</span> <span class="p">(</span><span class="n">mask</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">bit</span><span class="p">)</span>
					<span class="n">d_data</span> <span class="o">|=</span> <span class="n">CPLB_USER_RD</span><span class="p">;</span>
			<span class="p">}</span>
<span class="cp">#endif</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&gt;=</span> <span class="n">BOOT_ROM_START</span> <span class="o">&amp;&amp;</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">BOOT_ROM_START</span> <span class="o">+</span> <span class="n">BOOT_ROM_LENGTH</span>
		    <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">FAULT_RW</span> <span class="o">|</span> <span class="n">FAULT_USERSUPV</span><span class="p">))</span> <span class="o">==</span> <span class="n">FAULT_USERSUPV</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">addr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">d_data</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PAGE_SIZE_4KB</span><span class="p">;</span>
			<span class="n">d_data</span> <span class="o">|=</span> <span class="n">PAGE_SIZE_1MB</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="k">return</span> <span class="n">CPLB_PROT_VIOL</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&gt;=</span> <span class="n">_ramend</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">d_data</span> <span class="o">|=</span> <span class="n">CPLB_USER_RD</span> <span class="o">|</span> <span class="n">CPLB_USER_WR</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reserved_mem_dcache_on</span><span class="p">)</span>
			<span class="n">d_data</span> <span class="o">|=</span> <span class="n">CPLB_L1_CHBL</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="n">current_rwx_mask</span><span class="p">[</span><span class="n">cpu</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mask</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">page</span> <span class="o">=</span> <span class="n">addr</span> <span class="o">&gt;&gt;</span> <span class="n">PAGE_SHIFT</span><span class="p">;</span>
			<span class="kt">int</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">page</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">;</span>
			<span class="kt">int</span> <span class="n">bit</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">page</span> <span class="o">&amp;</span> <span class="mi">31</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">mask</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">bit</span><span class="p">)</span>
				<span class="n">d_data</span> <span class="o">|=</span> <span class="n">CPLB_USER_RD</span><span class="p">;</span>

			<span class="n">mask</span> <span class="o">+=</span> <span class="n">page_mask_nelts</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">mask</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">bit</span><span class="p">)</span>
				<span class="n">d_data</span> <span class="o">|=</span> <span class="n">CPLB_USER_WR</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">idx</span> <span class="o">=</span> <span class="n">evict_one_dcplb</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>

	<span class="n">addr</span> <span class="o">&amp;=</span> <span class="n">PAGE_MASK</span><span class="p">;</span>
	<span class="n">dcplb_tbl</span><span class="p">[</span><span class="n">cpu</span><span class="p">][</span><span class="n">idx</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">dcplb_tbl</span><span class="p">[</span><span class="n">cpu</span><span class="p">][</span><span class="n">idx</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="n">d_data</span><span class="p">;</span>

	<span class="n">_disable_dcplb</span><span class="p">();</span>
	<span class="n">bfin_write32</span><span class="p">(</span><span class="n">DCPLB_DATA0</span> <span class="o">+</span> <span class="n">idx</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">d_data</span><span class="p">);</span>
	<span class="n">bfin_write32</span><span class="p">(</span><span class="n">DCPLB_ADDR0</span> <span class="o">+</span> <span class="n">idx</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="n">_enable_dcplb</span><span class="p">();</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">MGR_ATTR</span> <span class="k">static</span> <span class="n">noinline</span> <span class="kt">int</span> <span class="nf">icplb_miss</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span> <span class="o">=</span> <span class="n">bfin_read_ICPLB_FAULT_ADDR</span><span class="p">();</span>
	<span class="kt">int</span> <span class="n">status</span> <span class="o">=</span> <span class="n">bfin_read_ICPLB_STATUS</span><span class="p">();</span>
	<span class="kt">int</span> <span class="n">idx</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">i_data</span><span class="p">;</span>

	<span class="n">nr_icplb_miss</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span><span class="o">++</span><span class="p">;</span>

	<span class="cm">/* If inside the uncached DMA region, fault.  */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&gt;=</span> <span class="n">_ramend</span> <span class="o">-</span> <span class="n">DMA_UNCACHED_REGION</span> <span class="o">&amp;&amp;</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">_ramend</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">CPLB_PROT_VIOL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">FAULT_USERSUPV</span><span class="p">)</span>
		<span class="n">nr_icplb_supv_miss</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span><span class="o">++</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * First, try to find a CPLB that matches this address.  If we</span>
<span class="cm">	 * find one, then the fact that we&#39;re in the miss handler means</span>
<span class="cm">	 * that the instruction crosses a page boundary.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">idx</span> <span class="o">=</span> <span class="n">first_switched_icplb</span><span class="p">;</span> <span class="n">idx</span> <span class="o">&lt;</span> <span class="n">MAX_CPLBS</span><span class="p">;</span> <span class="n">idx</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">icplb_tbl</span><span class="p">[</span><span class="n">cpu</span><span class="p">][</span><span class="n">idx</span><span class="p">].</span><span class="n">data</span> <span class="o">&amp;</span> <span class="n">CPLB_VALID</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">this_addr</span> <span class="o">=</span> <span class="n">icplb_tbl</span><span class="p">[</span><span class="n">cpu</span><span class="p">][</span><span class="n">idx</span><span class="p">].</span><span class="n">addr</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">this_addr</span> <span class="o">&lt;=</span> <span class="n">addr</span> <span class="o">&amp;&amp;</span> <span class="n">this_addr</span> <span class="o">+</span> <span class="n">PAGE_SIZE</span> <span class="o">&gt;</span> <span class="n">addr</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">addr</span> <span class="o">+=</span> <span class="n">PAGE_SIZE</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">i_data</span> <span class="o">=</span> <span class="n">CPLB_VALID</span> <span class="o">|</span> <span class="n">CPLB_PORTPRIO</span> <span class="o">|</span> <span class="n">PAGE_SIZE_4KB</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_BFIN_EXTMEM_ICACHEABLE</span>
	<span class="cm">/*</span>
<span class="cm">	 * Normal RAM, and possibly the reserved memory area, are</span>
<span class="cm">	 * cacheable.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&lt;</span> <span class="n">_ramend</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">addr</span> <span class="o">&lt;</span> <span class="n">physical_mem_end</span> <span class="o">&amp;&amp;</span> <span class="n">reserved_mem_icache_on</span><span class="p">))</span>
		<span class="n">i_data</span> <span class="o">|=</span> <span class="n">CPLB_L1_CHBL</span> <span class="o">|</span> <span class="n">ANOMALY_05000158_WORKAROUND</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">L2_LENGTH</span> <span class="o">&amp;&amp;</span> <span class="n">addr</span> <span class="o">&gt;=</span> <span class="n">L2_START</span> <span class="o">&amp;&amp;</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">L2_START</span> <span class="o">+</span> <span class="n">L2_LENGTH</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="n">L2_START</span><span class="p">;</span>
		<span class="n">i_data</span> <span class="o">=</span> <span class="n">L2_IMEMORY</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&gt;=</span> <span class="n">physical_mem_end</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&gt;=</span> <span class="n">ASYNC_BANK0_BASE</span> <span class="o">&amp;&amp;</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">ASYNC_BANK3_BASE</span> <span class="o">+</span> <span class="n">ASYNC_BANK3_SIZE</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">FAULT_USERSUPV</span><span class="p">))</span> <span class="p">{</span>
				<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">mask</span> <span class="o">=</span> <span class="n">current_rwx_mask</span><span class="p">[</span><span class="n">cpu</span><span class="p">];</span>

				<span class="k">if</span> <span class="p">(</span><span class="n">mask</span><span class="p">)</span> <span class="p">{</span>
					<span class="kt">int</span> <span class="n">page</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span> <span class="o">-</span> <span class="p">(</span><span class="n">ASYNC_BANK0_BASE</span> <span class="o">-</span> <span class="n">_ramend</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="n">PAGE_SHIFT</span><span class="p">;</span>
					<span class="kt">int</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">page</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">;</span>
					<span class="kt">int</span> <span class="n">bit</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">page</span> <span class="o">&amp;</span> <span class="mi">31</span><span class="p">);</span>

					<span class="n">mask</span> <span class="o">+=</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">page_mask_nelts</span><span class="p">;</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">mask</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">bit</span><span class="p">)</span>
						<span class="n">i_data</span> <span class="o">|=</span> <span class="n">CPLB_USER_RD</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&gt;=</span> <span class="n">BOOT_ROM_START</span> <span class="o">&amp;&amp;</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">BOOT_ROM_START</span> <span class="o">+</span> <span class="n">BOOT_ROM_LENGTH</span>
		    <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">FAULT_USERSUPV</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">addr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">i_data</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PAGE_SIZE_4KB</span><span class="p">;</span>
			<span class="n">i_data</span> <span class="o">|=</span> <span class="n">PAGE_SIZE_1MB</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
		    <span class="k">return</span> <span class="n">CPLB_PROT_VIOL</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&gt;=</span> <span class="n">_ramend</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">i_data</span> <span class="o">|=</span> <span class="n">CPLB_USER_RD</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reserved_mem_icache_on</span><span class="p">)</span>
			<span class="n">i_data</span> <span class="o">|=</span> <span class="n">CPLB_L1_CHBL</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Two cases to distinguish - a supervisor access must</span>
<span class="cm">		 * necessarily be for a module page; we grant it</span>
<span class="cm">		 * unconditionally (could do better here in the future).</span>
<span class="cm">		 * Otherwise, check the x bitmap of the current process.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">FAULT_USERSUPV</span><span class="p">))</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">mask</span> <span class="o">=</span> <span class="n">current_rwx_mask</span><span class="p">[</span><span class="n">cpu</span><span class="p">];</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">mask</span><span class="p">)</span> <span class="p">{</span>
				<span class="kt">int</span> <span class="n">page</span> <span class="o">=</span> <span class="n">addr</span> <span class="o">&gt;&gt;</span> <span class="n">PAGE_SHIFT</span><span class="p">;</span>
				<span class="kt">int</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">page</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">;</span>
				<span class="kt">int</span> <span class="n">bit</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">page</span> <span class="o">&amp;</span> <span class="mi">31</span><span class="p">);</span>

				<span class="n">mask</span> <span class="o">+=</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">page_mask_nelts</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">mask</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">bit</span><span class="p">)</span>
					<span class="n">i_data</span> <span class="o">|=</span> <span class="n">CPLB_USER_RD</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">idx</span> <span class="o">=</span> <span class="n">evict_one_icplb</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="n">addr</span> <span class="o">&amp;=</span> <span class="n">PAGE_MASK</span><span class="p">;</span>
	<span class="n">icplb_tbl</span><span class="p">[</span><span class="n">cpu</span><span class="p">][</span><span class="n">idx</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">icplb_tbl</span><span class="p">[</span><span class="n">cpu</span><span class="p">][</span><span class="n">idx</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="n">i_data</span><span class="p">;</span>

	<span class="n">_disable_icplb</span><span class="p">();</span>
	<span class="n">bfin_write32</span><span class="p">(</span><span class="n">ICPLB_DATA0</span> <span class="o">+</span> <span class="n">idx</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">i_data</span><span class="p">);</span>
	<span class="n">bfin_write32</span><span class="p">(</span><span class="n">ICPLB_ADDR0</span> <span class="o">+</span> <span class="n">idx</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
	<span class="n">_enable_icplb</span><span class="p">();</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">MGR_ATTR</span> <span class="k">static</span> <span class="n">noinline</span> <span class="kt">int</span> <span class="nf">dcplb_protection_fault</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">status</span> <span class="o">=</span> <span class="n">bfin_read_DCPLB_STATUS</span><span class="p">();</span>

	<span class="n">nr_dcplb_prot</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span><span class="o">++</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">FAULT_RW</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">faulting_cplb_index</span><span class="p">(</span><span class="n">status</span><span class="p">);</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span> <span class="o">=</span> <span class="n">dcplb_tbl</span><span class="p">[</span><span class="n">cpu</span><span class="p">][</span><span class="n">idx</span><span class="p">].</span><span class="n">data</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">data</span> <span class="o">&amp;</span> <span class="n">CPLB_WT</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">data</span> <span class="o">&amp;</span> <span class="n">CPLB_DIRTY</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="n">write_permitted</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="n">data</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">data</span> <span class="o">|=</span> <span class="n">CPLB_DIRTY</span><span class="p">;</span>
			<span class="n">dcplb_tbl</span><span class="p">[</span><span class="n">cpu</span><span class="p">][</span><span class="n">idx</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
			<span class="n">bfin_write32</span><span class="p">(</span><span class="n">DCPLB_DATA0</span> <span class="o">+</span> <span class="n">idx</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">CPLB_PROT_VIOL</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">MGR_ATTR</span> <span class="kt">int</span> <span class="nf">cplb_hdr</span><span class="p">(</span><span class="kt">int</span> <span class="n">seqstat</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">cause</span> <span class="o">=</span> <span class="n">seqstat</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">raw_smp_processor_id</span><span class="p">();</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">cause</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x23</span>:
		<span class="k">return</span> <span class="n">dcplb_protection_fault</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="k">case</span> <span class="mh">0x2C</span>:
		<span class="k">return</span> <span class="n">icplb_miss</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="k">case</span> <span class="mh">0x26</span>:
		<span class="k">return</span> <span class="n">dcplb_miss</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">flush_switched_cplbs</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">nr_cplb_flush</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span><span class="o">++</span><span class="p">;</span>

	<span class="n">flags</span> <span class="o">=</span> <span class="n">hard_local_irq_save</span><span class="p">();</span>
	<span class="n">_disable_icplb</span><span class="p">();</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">first_switched_icplb</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_CPLBS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">icplb_tbl</span><span class="p">[</span><span class="n">cpu</span><span class="p">][</span><span class="n">i</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">bfin_write32</span><span class="p">(</span><span class="n">ICPLB_DATA0</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">_enable_icplb</span><span class="p">();</span>

	<span class="n">_disable_dcplb</span><span class="p">();</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">first_switched_dcplb</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">MAX_CPLBS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dcplb_tbl</span><span class="p">[</span><span class="n">cpu</span><span class="p">][</span><span class="n">i</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">bfin_write32</span><span class="p">(</span><span class="n">DCPLB_DATA0</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">_enable_dcplb</span><span class="p">();</span>
	<span class="n">hard_local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

<span class="p">}</span>

<span class="kt">void</span> <span class="nf">set_mask_dcplbs</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">masks</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">masks</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">d_data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">masks</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">current_rwx_mask</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span> <span class="o">=</span> <span class="n">masks</span><span class="p">;</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">flags</span> <span class="o">=</span> <span class="n">hard_local_irq_save</span><span class="p">();</span>
	<span class="n">current_rwx_mask</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span> <span class="o">=</span> <span class="n">masks</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">L2_LENGTH</span> <span class="o">&amp;&amp;</span> <span class="n">addr</span> <span class="o">&gt;=</span> <span class="n">L2_START</span> <span class="o">&amp;&amp;</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="n">L2_START</span> <span class="o">+</span> <span class="n">L2_LENGTH</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="n">L2_START</span><span class="p">;</span>
		<span class="n">d_data</span> <span class="o">=</span> <span class="n">L2_DMEMORY</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">d_data</span> <span class="o">=</span> <span class="n">CPLB_SUPV_WR</span> <span class="o">|</span> <span class="n">CPLB_VALID</span> <span class="o">|</span> <span class="n">CPLB_DIRTY</span> <span class="o">|</span> <span class="n">PAGE_SIZE_4KB</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_BFIN_EXTMEM_DCACHEABLE</span>
		<span class="n">d_data</span> <span class="o">|=</span> <span class="n">CPLB_L1_CHBL</span><span class="p">;</span>
<span class="cp"># ifdef CONFIG_BFIN_EXTMEM_WRITETHROUGH</span>
		<span class="n">d_data</span> <span class="o">|=</span> <span class="n">CPLB_L1_AOW</span> <span class="o">|</span> <span class="n">CPLB_WT</span><span class="p">;</span>
<span class="cp"># endif</span>
<span class="cp">#endif</span>
	<span class="p">}</span>

	<span class="n">_disable_dcplb</span><span class="p">();</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">first_mask_dcplb</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">first_switched_dcplb</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dcplb_tbl</span><span class="p">[</span><span class="n">cpu</span><span class="p">][</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
		<span class="n">dcplb_tbl</span><span class="p">[</span><span class="n">cpu</span><span class="p">][</span><span class="n">i</span><span class="p">].</span><span class="n">data</span> <span class="o">=</span> <span class="n">d_data</span><span class="p">;</span>
		<span class="n">bfin_write32</span><span class="p">(</span><span class="n">DCPLB_DATA0</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">d_data</span><span class="p">);</span>
		<span class="n">bfin_write32</span><span class="p">(</span><span class="n">DCPLB_ADDR0</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
		<span class="n">addr</span> <span class="o">+=</span> <span class="n">PAGE_SIZE</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">_enable_dcplb</span><span class="p">();</span>
	<span class="n">hard_local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
