Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 02:17:31 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm/post_place_timing_summary.rpt
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: lstm/add_cf_reg_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/add_cf_reg_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/add_cf_reg_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/add_cf_reg_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/add_cf_reg_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/add_cf_reg_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/add_cf_reg_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/add_cf_reg_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/add_cf_reg_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/add_cf_reg_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/add_cf_reg_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/add_cf_reg_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/add_cf_reg_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/add_cf_reg_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/add_cf_reg_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/add_cf_reg_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/addb_c_reg_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/addb_c_reg_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/addb_c_reg_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/addb_c_reg_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/addb_c_reg_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/addb_c_reg_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/addb_c_reg_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/addb_c_reg_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/addb_c_reg_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/addb_c_reg_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/addb_c_reg_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/addb_c_reg_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/addb_c_reg_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/addb_c_reg_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/addb_c_reg_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: lstm/addb_c_reg_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.652        0.000                      0                 8116        0.117        0.000                      0                 8116        4.230        0.000                       0                  7049  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.652        0.000                      0                 8116        0.117        0.000                      0                 8116        4.230        0.000                       0                  7049  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.652ns  (required time - arrival time)
  Source:                 lstm/add_cf_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lstm/tan_h_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 3.426ns (42.312%)  route 4.671ns (57.688%))
  Logic Levels:           13  (CARRY4=7 LDCE=1 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7048, unset)         0.704     0.704    lstm/clk
    SLICE_X109Y136       FDRE                                         r  lstm/add_cf_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y136       FDRE (Prop_fdre_C_Q)         0.341     1.045 f  lstm/add_cf_reg_reg[0]/Q
                         net (fo=5, estimated)        0.358     1.403    lstm/tan_c2/add_cf_reg[0]
    SLICE_X106Y137       LUT1 (Prop_lut1_I0_O)        0.097     1.500 r  lstm/tan_c2/address_reg[4]_i_28__0/O
                         net (fo=1, estimated)        0.422     1.922    lstm/tan_c2/p_0_in[0]
    SLICE_X103Y137       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     2.354 r  lstm/tan_c2/address_reg[4]_i_23__0/CO[3]
                         net (fo=1, estimated)        0.000     2.354    lstm/tan_c2/address_reg[4]_i_23__0_n_0
    SLICE_X103Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.443 r  lstm/tan_c2/address_reg[4]_i_12__0/CO[3]
                         net (fo=1, estimated)        0.000     2.443    lstm/tan_c2/address_reg[4]_i_12__0_n_0
    SLICE_X103Y139       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     2.624 f  lstm/tan_c2/address_reg[4]_i_9__0/O[2]
                         net (fo=7, estimated)        0.800     3.424    lstm/tan_c2/x_comp0[11]
    SLICE_X108Y142       LUT3 (Prop_lut3_I0_O)        0.246     3.670 f  lstm/tan_c2/address_reg[4]_i_8__0/O
                         net (fo=11, estimated)       0.470     4.140    lstm/tan_c2/address_reg[4]_i_8__0_n_0
    SLICE_X108Y141       LUT6 (Prop_lut6_I5_O)        0.234     4.374 r  lstm/tan_c2/address_reg[4]_i_3__0/O
                         net (fo=5, estimated)        0.465     4.839    lstm/tan_c2/address_reg[4]_i_3__0_n_0
    SLICE_X107Y140       LDCE (SetClr_ldce_CLR_Q)     0.656     5.495 f  lstm/tan_c2/address_reg[3]/Q
                         net (fo=29, estimated)       0.769     6.264    lstm/tan_c2/address[3]
    SLICE_X106Y137       LUT6 (Prop_lut6_I2_O)        0.097     6.361 r  lstm/tan_c2/tan_h_reg[4]_i_8/O
                         net (fo=1, estimated)        0.303     6.664    lstm/tan_c2/tan_h_reg[4]_i_8_n_0
    SLICE_X106Y138       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     7.156 r  lstm/tan_c2/tan_h_reg_reg[4]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.156    lstm/tan_c2/tan_h_reg_reg[4]_i_2_n_0
    SLICE_X106Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.245 r  lstm/tan_c2/tan_h_reg_reg[8]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.245    lstm/tan_c2/tan_h_reg_reg[8]_i_2_n_0
    SLICE_X106Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.334 r  lstm/tan_c2/tan_h_reg_reg[12]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     7.334    lstm/tan_c2/tan_h_reg_reg[12]_i_2_n_0
    SLICE_X106Y141       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.493 r  lstm/tan_c2/tan_h_reg_reg[15]_i_2/O[0]
                         net (fo=1, estimated)        0.686     8.179    lstm/tan_c2/tanh_out0[13]
    SLICE_X107Y140       LUT4 (Prop_lut4_I0_O)        0.224     8.403 r  lstm/tan_c2/tan_h_reg[13]_i_1/O
                         net (fo=1, estimated)        0.398     8.801    lstm/tan_h[13]
    SLICE_X105Y140       FDRE                                         r  lstm/tan_h_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=7048, unset)         0.669    10.669    lstm/clk
    SLICE_X105Y140       FDRE                                         r  lstm/tan_h_reg_reg[13]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X105Y140       FDRE (Setup_fdre_C_D)       -0.180    10.453    lstm/tan_h_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         10.453    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                  1.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 lstm/sig_io_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lstm/c_elmul/b_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.141ns (66.090%)  route 0.072ns (33.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7048, unset)         0.411     0.411    lstm/clk
    SLICE_X105Y109       FDRE                                         r  lstm/sig_io_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109       FDRE (Prop_fdre_C_Q)         0.141     0.552 r  lstm/sig_io_reg_reg[2]/Q
                         net (fo=1, estimated)        0.072     0.624    lstm/c_elmul/sig_io_reg[2]
    SLICE_X105Y109       FDRE                                         r  lstm/c_elmul/b_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7048, unset)         0.432     0.432    lstm/c_elmul/clk
    SLICE_X105Y109       FDRE                                         r  lstm/c_elmul/b_ff_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X105Y109       FDRE (Hold_fdre_C_D)         0.075     0.507    lstm/c_elmul/b_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X2Y26    lstm/f_gatex/mult_u99/result_ff_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X98Y122  lstm/sig_oo_d5_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         5.000       4.230      SLICE_X98Y122  lstm/sig_oo_d5_reg[0]_srl6/CLK



