[2025-09-18 03:54:02] START suite=qualcomm_srv trace=srv645_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv645_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2823976 heartbeat IPC: 3.541 cumulative IPC: 3.541 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5431923 cumulative IPC: 3.682 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5431923 cumulative IPC: 3.682 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5431924 heartbeat IPC: 3.834 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 11193859 heartbeat IPC: 1.736 cumulative IPC: 1.736 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 16875816 heartbeat IPC: 1.76 cumulative IPC: 1.748 (Simulation time: 00 hr 03 min 14 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 22511949 heartbeat IPC: 1.774 cumulative IPC: 1.756 (Simulation time: 00 hr 04 min 13 sec)
Heartbeat CPU 0 instructions: 60000016 cycles: 28193130 heartbeat IPC: 1.76 cumulative IPC: 1.757 (Simulation time: 00 hr 05 min 12 sec)
Heartbeat CPU 0 instructions: 70000018 cycles: 33776641 heartbeat IPC: 1.791 cumulative IPC: 1.764 (Simulation time: 00 hr 06 min 11 sec)
Heartbeat CPU 0 instructions: 80000021 cycles: 39382556 heartbeat IPC: 1.784 cumulative IPC: 1.767 (Simulation time: 00 hr 07 min 09 sec)
Heartbeat CPU 0 instructions: 90000023 cycles: 44928477 heartbeat IPC: 1.803 cumulative IPC: 1.772 (Simulation time: 00 hr 08 min 05 sec)
Heartbeat CPU 0 instructions: 100000025 cycles: 50505413 heartbeat IPC: 1.793 cumulative IPC: 1.775 (Simulation time: 00 hr 09 min 05 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv645_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000025 cycles: 56263897 heartbeat IPC: 1.737 cumulative IPC: 1.771 (Simulation time: 00 hr 10 min 04 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 56530520 cumulative IPC: 1.769 (Simulation time: 00 hr 10 min 59 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 56530520 cumulative IPC: 1.769 (Simulation time: 00 hr 10 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv645_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.769 instructions: 100000003 cycles: 56530520
CPU 0 Branch Prediction Accuracy: 96.92% MPKI: 5.29 Average ROB Occupancy at Mispredict: 71.82
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00029
BRANCH_INDIRECT: 0.0606
BRANCH_CONDITIONAL: 4.907
BRANCH_DIRECT_CALL: 0.00065
BRANCH_INDIRECT_CALL: 0.3032
BRANCH_RETURN: 0.01806


====Backend Stall Breakdown====
ROB_STALL: 621005
LQ_STALL: 0
SQ_STALL: 75551


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 174.77397
REPLAY_LOAD: 53.861687
NON_REPLAY_LOAD: 25.657701

== Total ==
ADDR_TRANS: 51034
REPLAY_LOAD: 33879
NON_REPLAY_LOAD: 536092

== Counts ==
ADDR_TRANS: 292
REPLAY_LOAD: 629
NON_REPLAY_LOAD: 20894

cpu0->cpu0_STLB TOTAL        ACCESS:    2203150 HIT:    2191979 MISS:      11171 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2203150 HIT:    2191979 MISS:      11171 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 296 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9024503 HIT:    8636489 MISS:     388014 MSHR_MERGE:       5455
cpu0->cpu0_L2C LOAD         ACCESS:    8428702 HIT:    8129755 MISS:     298947 MSHR_MERGE:       1623
cpu0->cpu0_L2C RFO          ACCESS:     108877 HIT:      54619 MISS:      54258 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      13900 HIT:       3468 MISS:      10432 MSHR_MERGE:       3832
cpu0->cpu0_L2C WRITE        ACCESS:     448304 HIT:     445791 MISS:       2513 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      24720 HIT:       2856 MISS:      21864 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      12202 ISSUED:      12202 USEFUL:       3587 USELESS:        839
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 40.99 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17257234 HIT:    6363909 MISS:   10893325 MSHR_MERGE:    3199224
cpu0->cpu0_L1I LOAD         ACCESS:   17257234 HIT:    6363909 MISS:   10893325 MSHR_MERGE:    3199224
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.32 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26933061 HIT:   25446781 MISS:    1486280 MSHR_MERGE:     616372
cpu0->cpu0_L1D LOAD         ACCESS:   14682643 HIT:   13529446 MISS:    1153197 MSHR_MERGE:     418587
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:      41106 HIT:      38715 MISS:       2391 MSHR_MERGE:        690
cpu0->cpu0_L1D WRITE        ACCESS:   12183048 HIT:   11877810 MISS:     305238 MSHR_MERGE:     196361
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26264 HIT:        810 MISS:      25454 MSHR_MERGE:        734
cpu0->cpu0_L1D PREFETCH REQUESTED:      73782 ISSUED:      41106 USEFUL:        507 USELESS:        997
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 29.23 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13892916 HIT:   11192457 MISS:    2700459 MSHR_MERGE:    1494694
cpu0->cpu0_ITLB LOAD         ACCESS:   13892916 HIT:   11192457 MISS:    2700459 MSHR_MERGE:    1494694
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.029 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25150975 HIT:   23610836 MISS:    1540139 MSHR_MERGE:     542755
cpu0->cpu0_DTLB LOAD         ACCESS:   25150975 HIT:   23610836 MISS:    1540139 MSHR_MERGE:     542755
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.263 cycles
cpu0->LLC TOTAL        ACCESS:     586666 HIT:     528965 MISS:      57701 MSHR_MERGE:       1751
cpu0->LLC LOAD         ACCESS:     297324 HIT:     268945 MISS:      28379 MSHR_MERGE:        262
cpu0->LLC RFO          ACCESS:      54258 HIT:      42631 MISS:      11627 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:       6600 HIT:       1359 MISS:       5241 MSHR_MERGE:       1489
cpu0->LLC WRITE        ACCESS:     206620 HIT:     206161 MISS:        459 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      21864 HIT:       9869 MISS:      11995 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 86.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1124
  ROW_BUFFER_MISS:      54356
  AVG DBUS CONGESTED CYCLE: 4.974
Channel 0 WQ ROW_BUFFER_HIT:       1090
  ROW_BUFFER_MISS:      14526
  FULL:          0
Channel 0 REFRESHES ISSUED:       4711

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1035261       154746        74674        12715
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          247          354          472
  STLB miss resolved @ L2C                0          120          441         1056         2827
  STLB miss resolved @ LLC                0           59          841         2628         7708
  STLB miss resolved @ MEM                0            3          989         5417        10933

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             256293        40003      1792515         8453           72
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          163           15           12
  STLB miss resolved @ L2C                0           83          196           20            3
  STLB miss resolved @ LLC                0           31          166          110           25
  STLB miss resolved @ MEM                0            1           16           50           37
[2025-09-18 04:05:01] END   suite=qualcomm_srv trace=srv645_ap (rc=0)
