---
layout: archive
permalink: /cv/
author_profile: true
---

{% include base_path %}

<h1>Education</h1>
<ul>
<li><b>PhD in Electrical Engineering</b>, KTH Royal Institute of Technology, Stockholm, Sweden (October 2021 - Present)<br>
Supervisors: Prof. Gabor Fodor and Prof. Emil Björnson</li>
<li><b>MSc in Electrical and Electronics Engineering</b>, Bilkent University, Ankara, Turkey (September 2019 - June 2021)<br>
Thesis: Optimal power allocation techniques for vector parameter estimation with Fisher information based objectives [<a href="http://dogagurgun.github.io/files/thesis/master_thesis.pdf" style="color:#64B2CB">pdf</a>]<br>
Doğa Gürgünoğlu, Supervisor: Prof. Sinan Gezici.</li>
<li><b>BSc in Electrical and Electronics Engineering</b>, Bilkent University, Ankara, Turkey ( August 2015 - August 2019)<br></li>
</ul>

<br>
<!----------------------------------------->
<h1>Work Experience</h1>
<ul>
<li><b>Doctoral Student</b>, KTH Royal Institute of Technology, Stockholm, Sweden (October 2021 - Present)<br></li>
<li><b>Research and Development Intern</b>, Ericsson Research AB, Stockholm, Sweden (November 2023 - June 2024)<br></li>
<li><b>Software Design Engineer</b>, Aselsan Inc., Ankara, Turkey (June 2019 - August 2021)<br>
Worked on the physical layer of 5G and O-RAN.</li>
<li><b>Summer Internship</b>, Fraunhofer Institute for Integrated Circuits (IIS), Erlangen, Germany (June - September 2018)<br>
Worked on subspace-based direction of arrival (DoA) estimation algorithms in the 2.4 GHz ISM Band.</li>
<li><b>Summer Internship</b>, Polaran Ltd., Ankara, Turkey (August - September 2017)<br>
Worked on the development of an end to end FPGA-based test system for polar codes. The system enables the user to pick the encoder/decoder architecture, channel model, modulation scheme, etc. and tests the performance of polar codes in terms of bit error rate (BER) and frame error rate (FER).</li>
</ul>

