
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Wed May 22 10:34:09 2024
| Design       : eth_ddr3_lcd
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              
*****************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************************
                                                                                                                                                                                                                                                                                                                                                           Clock   Non-clock                                                                                                                                                 
 Clock                                                                                                                                                                                 Period       Waveform            Type                                                                                                                               Loads       Loads  Sources                                                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 eth_rxc                                                                                                                                                                               8.0000       {0.0000 4.0000}     Declared                                                                                                                               0           2  {eth_rxc}                                                                                                                                      
   eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred                                                                                            8.0000       {2.6000 6.6000}     Generated (eth_rxc)                                                                                                                    1           0  {u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT1}                                                               
   eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred                                                                                            8.0000       {4.0000 8.0000}     Generated (eth_rxc)                                                                                                                 1589           0  {u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0}                                                               
 sys_clk                                                                                                                                                                               20.0000      {0.0000 10.0000}    Declared                                                                                                                               0           1  {sys_clk}                                                                                                                                      
   sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred                                                                                                                                       20.0000      {0.0000 10.0000}    Generated (sys_clk)                                                                                                                  171           4  {u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0}                                                                                                          
     sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred                                                              10.0000      {0.0000 5.0000}     Generated (sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred)                                                                              1           0  {u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT1}                                                                         
     sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred                                                              2.5000       {0.0000 1.2500}     Generated (sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred)                                                                             21           2  {u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0 u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL} 
       sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred  10.0000      {0.0000 5.0000}     Generated (sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred)    3433           0  {u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV}                                                                                      
=============================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                            50.0000 MHz     63.8244 MHz        20.0000        15.6680          4.332
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                           125.0000 MHz    139.5284 MHz         8.0000         7.1670          0.833
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                           400.0000 MHz   1246.8828 MHz         2.5000         0.8020          1.698
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                           100.0000 MHz    132.1702 MHz        10.0000         7.5660          2.434
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     4.332       0.000              0            569
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     1.611       0.000              0             51
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
                                                     4.561       0.000              0              2
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.833       0.000              0           4929
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                   -13.924    -134.210             44             45
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                    -2.444     -24.886             11             11
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                     1.698       0.000              0             48
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     2.434       0.000              0          12667
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     1.865       0.000              0             26
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                    -6.208     -61.788             11             11
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     0.267       0.000              0            569
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     1.672       0.000              0             51
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.298       0.000              0              2
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.253       0.000              0           4929
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.491       0.000              0             45
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     1.449       0.000              0             11
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.444       0.000              0             48
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     0.259       0.000              0          12667
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     0.291       0.000              0             26
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     0.436       0.000              0             11
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     3.844       0.000              0             78
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     8.999       0.000              0             62
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
                                                     4.655       0.000              0              1
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                    -8.915     -40.453              5              5
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                    -2.061      -8.943              5              5
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     1.313       0.000              0           1455
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     5.922       0.000              0           1784
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     2.579       0.000              0             78
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     0.674       0.000              0             62
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
                                                     2.265       0.000              0              1
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                     4.550       0.000              0              5
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                     2.592       0.000              0              5
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                    -3.589     -62.615             20           1455
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     0.564       0.000              0           1784
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred
                                                     2.483       0.000              0              1
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred       9.102       0.000              0            171
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
                                                     4.580       0.000              0              1
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.483       0.000              0           1589
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.397       0.000              0             21
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     3.100       0.000              0           3433
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     9.152       0.000              0            569
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     4.738       0.000              0             51
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
                                                     6.136       0.000              0              2
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.843       0.000              0           4929
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                    -8.128     -55.047             16             45
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                    -0.266      -1.466             11             11
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                     1.836       0.000              0             48
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     4.746       0.000              0          12667
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     4.115       0.000              0             26
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                    -3.897     -39.345             11             11
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     0.248       0.000              0            569
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     0.948       0.000              0             51
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.600       0.000              0              2
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.255       0.000              0           4929
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.309       0.000              0             45
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.648       0.000              0             11
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.380       0.000              0             48
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     0.253       0.000              0          12667
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     0.723       0.000              0             26
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     1.007       0.000              0             11
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     6.285       0.000              0             78
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                    12.368       0.000              0             62
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
                                                     6.087       0.000              0              1
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                    -5.605     -25.366              5              5
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                    -0.224      -0.368              3              5
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     3.696       0.000              0           1455
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     7.163       0.000              0           1784
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     1.604       0.000              0             78
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     0.510       0.000              0             62
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
                                                     1.922       0.000              0              1
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                     2.910       0.000              0              5
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                     1.438       0.000              0              5
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                    -1.814     -30.198             20           1455
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                        sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     0.442       0.000              0           1784
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred
                                                     2.787       0.000              0              1
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred       9.282       0.000              0            171
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
                                                     4.664       0.000              0              1
 eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.787       0.000              0           1589
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.568       0.000              0             21
 sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
                                                     3.480       0.000              0           3433
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.870
  Launch Clock Delay      :  4.490
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       2.118       4.490         ntR1741          
 CLMA_154_120/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_120/Q3                   tco                   0.286       4.776 f       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.707       6.483         lcd_id[7]        
 CLMA_118_200/Y6CD                 td                    0.134       6.617 f       CLKROUTE_65/Z    
                                   net (fanout=2)        4.621      11.238         ntR1734          
 CLMA_94_52/Y6CD                   td                    0.134      11.372 f       CLKROUTE_64/Z    
                                   net (fanout=1)        3.925      15.297         ntR1735          
 CLMS_166_133/Y2                   td                    0.341      15.638 f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/opit_0_L5Q_perm/Z
                                   net (fanout=23)       1.008      16.646         ddr3_addr_max[13]_cpy
 CLMS_134_101/Y0                   td                    0.210      16.856 r       u_lcd_rgb_top/N2/gateop/F
                                   net (fanout=10)       0.973      17.829         rdata_req        
                                   td                    0.288      18.117 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.117         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4583
 CLMA_146_69/COUT                  td                    0.058      18.175 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.175         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4585
                                   td                    0.058      18.233 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.233         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4587
 CLMA_146_73/Y2                    td                    0.271      18.504 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.409      18.913         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94 [6]
 CLMA_150_72/Y0                    td                    0.210      19.123 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N95[6]/gateop_perm/Z
                                   net (fanout=1)        0.948      20.071         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rrptr [6]
 CLMS_150_73/COUT                  td                    0.348      20.419 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.419         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.co [6]
                                   td                    0.058      20.477 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.477         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.co [10]
 CLMS_150_77/Y2                    td                    0.158      20.635 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.426      21.061         _N27             
 CLMA_154_76/M1                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D

 Data arrival time                                                  21.061         Logic Levels: 9  
                                                                                   Logic: 2.554ns(15.412%), Route: 14.017ns(84.588%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.958      23.805         ntR1741          
 CLMA_146_117/Y0                   td                    0.229      24.034 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.836      24.870         lcd_clk          
 CLMA_154_76/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
 clock pessimism                                         0.752      25.622                          
 clock uncertainty                                      -0.150      25.472                          

 Setup time                                             -0.079      25.393                          

 Data required time                                                 25.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.393                          
 Data arrival time                                                  21.061                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.332                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.920  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.658
  Launch Clock Delay      :  4.490
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       2.118       4.490         ntR1741          
 CLMA_154_120/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_120/Q3                   tco                   0.286       4.776 f       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.707       6.483         lcd_id[7]        
 CLMA_118_200/Y6CD                 td                    0.134       6.617 f       CLKROUTE_65/Z    
                                   net (fanout=2)        4.621      11.238         ntR1734          
 CLMA_94_52/Y6CD                   td                    0.134      11.372 f       CLKROUTE_64/Z    
                                   net (fanout=1)        3.925      15.297         ntR1735          
 CLMS_166_133/Y2                   td                    0.341      15.638 f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/opit_0_L5Q_perm/Z
                                   net (fanout=23)       1.008      16.646         ddr3_addr_max[13]_cpy
 CLMS_134_101/Y0                   td                    0.210      16.856 r       u_lcd_rgb_top/N2/gateop/F
                                   net (fanout=10)       0.973      17.829         rdata_req        
                                   td                    0.288      18.117 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.117         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4583
 CLMA_146_69/COUT                  td                    0.058      18.175 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.175         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4585
                                   td                    0.058      18.233 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.233         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4587
 CLMA_146_73/COUT                  td                    0.058      18.291 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.291         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4589
                                   td                    0.058      18.349 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.349         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4591
 CLMA_146_77/Y3                    td                    0.501      18.850 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.404      19.254         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94 [11]
 CLMA_146_80/C4                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/L4

 Data arrival time                                                  19.254         Logic Levels: 7  
                                                                                   Logic: 2.126ns(14.400%), Route: 12.638ns(85.600%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.958      23.805         ntR1741          
 CLMA_146_117/Y0                   td                    0.229      24.034 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.624      24.658         lcd_clk          
 CLMA_146_80/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      25.410                          
 clock uncertainty                                      -0.150      25.260                          

 Setup time                                             -0.123      25.137                          

 Data required time                                                 25.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.137                          
 Data arrival time                                                  19.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.883                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.920  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.658
  Launch Clock Delay      :  4.490
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       2.118       4.490         ntR1741          
 CLMA_154_120/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_120/Q3                   tco                   0.286       4.776 f       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.707       6.483         lcd_id[7]        
 CLMA_118_200/Y6CD                 td                    0.134       6.617 f       CLKROUTE_65/Z    
                                   net (fanout=2)        4.621      11.238         ntR1734          
 CLMA_94_52/Y6CD                   td                    0.134      11.372 f       CLKROUTE_64/Z    
                                   net (fanout=1)        3.925      15.297         ntR1735          
 CLMS_166_133/Y2                   td                    0.341      15.638 f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/opit_0_L5Q_perm/Z
                                   net (fanout=23)       1.008      16.646         ddr3_addr_max[13]_cpy
 CLMS_134_101/Y0                   td                    0.210      16.856 r       u_lcd_rgb_top/N2/gateop/F
                                   net (fanout=10)       0.973      17.829         rdata_req        
                                   td                    0.288      18.117 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.117         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4583
 CLMA_146_69/COUT                  td                    0.058      18.175 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.175         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4585
                                   td                    0.058      18.233 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.233         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4587
 CLMA_146_73/COUT                  td                    0.058      18.291 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      18.291         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4589
 CLMA_146_77/Y1                    td                    0.498      18.789 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.409      19.198         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94 [9]
 CLMA_146_80/B4                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/L4

 Data arrival time                                                  19.198         Logic Levels: 7  
                                                                                   Logic: 2.065ns(14.040%), Route: 12.643ns(85.960%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.958      23.805         ntR1741          
 CLMA_146_117/Y0                   td                    0.229      24.034 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.624      24.658         lcd_clk          
 CLMA_146_80/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      25.410                          
 clock uncertainty                                      -0.150      25.260                          

 Setup time                                             -0.120      25.140                          

 Data required time                                                 25.140                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.140                          
 Data arrival time                                                  19.198                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.942                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/h_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/h_cnt[6]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.412  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.180
  Launch Clock Delay      :  4.690
  Clock Pessimism Removal :  -1.078

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       1.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.958       3.805         ntR1741          
 CLMA_146_117/Y0                   td                    0.229       4.034 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.656       4.690         lcd_clk          
 CLMA_146_89/CLK                                                           r       u_lcd_rgb_top/u_lcd_driver/h_cnt[2]/opit_0_A2Q21/CLK

 CLMA_146_89/Q0                    tco                   0.222       4.912 f       u_lcd_rgb_top/u_lcd_driver/h_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=10)       0.090       5.002         u_lcd_rgb_top/u_lcd_driver/h_cnt [1]
                                   td                    0.236       5.238 r       u_lcd_rgb_top/u_lcd_driver/h_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.238         u_lcd_rgb_top/u_lcd_driver/_N6140
 CLMA_146_89/COUT                  td                    0.049       5.287 f       u_lcd_rgb_top/u_lcd_driver/h_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.287         u_lcd_rgb_top/u_lcd_driver/_N6142
 CLMA_146_93/CIN                                                           f       u_lcd_rgb_top/u_lcd_driver/h_cnt[6]/opit_0_A2Q21/Cin

 Data arrival time                                                   5.287         Logic Levels: 1  
                                                                                   Logic: 0.507ns(84.925%), Route: 0.090ns(15.075%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       2.357       4.729         ntR1741          
 CLMA_146_117/Y0                   td                    0.320       5.049 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       1.131       6.180         lcd_clk          
 CLMA_146_93/CLK                                                           r       u_lcd_rgb_top/u_lcd_driver/h_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.078       5.102                          
 clock uncertainty                                       0.000       5.102                          

 Hold time                                              -0.082       5.020                          

 Data required time                                                  5.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.020                          
 Data arrival time                                                   5.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/h_cnt[2]/opit_0_A2Q21/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/h_cnt[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.412  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.180
  Launch Clock Delay      :  4.690
  Clock Pessimism Removal :  -1.078

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       1.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.958       3.805         ntR1741          
 CLMA_146_117/Y0                   td                    0.229       4.034 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.656       4.690         lcd_clk          
 CLMA_146_89/CLK                                                           r       u_lcd_rgb_top/u_lcd_driver/h_cnt[2]/opit_0_A2Q21/CLK

 CLMA_146_89/Q0                    tco                   0.222       4.912 f       u_lcd_rgb_top/u_lcd_driver/h_cnt[2]/opit_0_A2Q21/Q0
                                   net (fanout=10)       0.090       5.002         u_lcd_rgb_top/u_lcd_driver/h_cnt [1]
                                   td                    0.236       5.238 r       u_lcd_rgb_top/u_lcd_driver/h_cnt[2]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.238         u_lcd_rgb_top/u_lcd_driver/_N6140
 CLMA_146_89/COUT                  td                    0.047       5.285 r       u_lcd_rgb_top/u_lcd_driver/h_cnt[4]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.285         u_lcd_rgb_top/u_lcd_driver/_N6142
                                   td                    0.049       5.334 f       u_lcd_rgb_top/u_lcd_driver/h_cnt[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       5.334         u_lcd_rgb_top/u_lcd_driver/_N6144
                                                                           f       u_lcd_rgb_top/u_lcd_driver/h_cnt[8]/opit_0_A2Q21/Cin

 Data arrival time                                                   5.334         Logic Levels: 1  
                                                                                   Logic: 0.554ns(86.025%), Route: 0.090ns(13.975%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       2.357       4.729         ntR1741          
 CLMA_146_117/Y0                   td                    0.320       5.049 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       1.131       6.180         lcd_clk          
 CLMA_146_93/CLK                                                           r       u_lcd_rgb_top/u_lcd_driver/h_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.078       5.102                          
 clock uncertainty                                       0.000       5.102                          

 Hold time                                              -0.071       5.031                          

 Data required time                                                  5.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.031                          
 Data arrival time                                                   5.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.303                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.979
  Launch Clock Delay      :  4.665
  Clock Pessimism Removal :  -1.044

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       1.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.958       3.805         ntR1741          
 CLMA_146_117/Y0                   td                    0.229       4.034 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.631       4.665         lcd_clk          
 CLMS_154_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK

 CLMS_154_85/Q0                    tco                   0.226       4.891 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/Q
                                   net (fanout=1)        0.334       5.225         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [8]
 CLMA_150_80/M1                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/D

 Data arrival time                                                   5.225         Logic Levels: 0  
                                                                                   Logic: 0.226ns(40.357%), Route: 0.334ns(59.643%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       2.357       4.729         ntR1741          
 CLMA_146_117/Y0                   td                    0.320       5.049 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.930       5.979         lcd_clk          
 CLMA_150_80/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/CLK
 clock pessimism                                        -1.044       4.935                          
 clock uncertainty                                       0.000       4.935                          

 Hold time                                              -0.014       4.921                          

 Data required time                                                  4.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.921                          
 Data arrival time                                                   5.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.304                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.523  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.542
  Launch Clock Delay      :  8.590
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.120      18.590         ntclkbufg_0      
 CLMA_230_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_230_101/Q3                   tco                   0.286      18.876 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.314      20.190         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_194_56/Y1                    td                    0.304      20.494 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.436      20.930         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_186_61/Y0                    td                    0.210      21.140 r       _N6713_inv/gateop_perm/Z
                                   net (fanout=8)        0.406      21.546         _N6713           
                                   td                    0.477      22.023 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.023         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4725
 CLMA_182_60/COUT                  td                    0.058      22.081 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.081         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4727
                                   td                    0.058      22.139 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.139         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4729
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  22.139         Logic Levels: 3  
                                                                                   Logic: 1.393ns(39.250%), Route: 2.156ns(60.750%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.695      23.542         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.525      24.067                          
 clock uncertainty                                      -0.150      23.917                          

 Setup time                                             -0.167      23.750                          

 Data required time                                                 23.750                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.750                          
 Data arrival time                                                  22.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.611                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.523  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.542
  Launch Clock Delay      :  8.590
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.120      18.590         ntclkbufg_0      
 CLMA_230_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_230_101/Q3                   tco                   0.286      18.876 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.314      20.190         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_194_56/Y1                    td                    0.304      20.494 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.436      20.930         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_186_61/Y0                    td                    0.210      21.140 r       _N6713_inv/gateop_perm/Z
                                   net (fanout=8)        0.406      21.546         _N6713           
                                   td                    0.477      22.023 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.023         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4725
 CLMA_182_60/COUT                  td                    0.058      22.081 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.081         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4727
 CLMA_182_68/CIN                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  22.081         Logic Levels: 3  
                                                                                   Logic: 1.335ns(38.241%), Route: 2.156ns(61.759%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.695      23.542         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.525      24.067                          
 clock uncertainty                                      -0.150      23.917                          

 Setup time                                             -0.170      23.747                          

 Data required time                                                 23.747                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.747                          
 Data arrival time                                                  22.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.666                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -4.534  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.531
  Launch Clock Delay      :  8.590
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.120      18.590         ntclkbufg_0      
 CLMA_230_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_230_101/Q3                   tco                   0.286      18.876 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.314      20.190         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_194_56/Y1                    td                    0.304      20.494 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.436      20.930         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_186_61/Y0                    td                    0.210      21.140 r       _N6713_inv/gateop_perm/Z
                                   net (fanout=8)        0.409      21.549         _N6713           
                                   td                    0.458      22.007 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      22.007         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4725
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  22.007         Logic Levels: 2  
                                                                                   Logic: 1.258ns(36.816%), Route: 2.159ns(63.184%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.684      23.531         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.525      24.056                          
 clock uncertainty                                      -0.150      23.906                          

 Setup time                                             -0.167      23.739                          

 Data required time                                                 23.739                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.739                          
 Data arrival time                                                  22.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.732                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.367  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.143
  Launch Clock Delay      :  7.025
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.708      27.025         ntclkbufg_0      
 CLMA_158_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_158_72/Q0                    tco                   0.226      27.251 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.215      27.466         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [3]
 CLMS_154_69/M2                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                  27.466         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.247%), Route: 0.215ns(48.753%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      22.372 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       2.357      24.729         ntR1741          
 CLMA_146_117/Y0                   td                    0.320      25.049 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       1.094      26.143         lcd_clk          
 CLMS_154_69/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.485      25.658                          
 clock uncertainty                                       0.150      25.808                          

 Hold time                                              -0.014      25.794                          

 Data required time                                                 25.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.794                          
 Data arrival time                                                  27.466                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.672                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.367  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.143
  Launch Clock Delay      :  7.025
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.708      27.025         ntclkbufg_0      
 CLMA_158_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_158_72/Q3                    tco                   0.226      27.251 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.216      27.467         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [1]
 CLMS_154_69/M3                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                  27.467         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.131%), Route: 0.216ns(48.869%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      22.372 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       2.357      24.729         ntR1741          
 CLMA_146_117/Y0                   td                    0.320      25.049 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       1.094      26.143         lcd_clk          
 CLMS_154_69/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.485      25.658                          
 clock uncertainty                                       0.150      25.808                          

 Hold time                                              -0.014      25.794                          

 Data required time                                                 25.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.794                          
 Data arrival time                                                  27.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.673                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.143
  Launch Clock Delay      :  7.019
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.702      27.019         ntclkbufg_0      
 CLMA_158_69/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK

 CLMA_158_69/Q0                    tco                   0.226      27.245 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.227      27.472         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [2]
 CLMS_154_69/M0                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D

 Data arrival time                                                  27.472         Logic Levels: 0  
                                                                                   Logic: 0.226ns(49.890%), Route: 0.227ns(50.110%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      22.372 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       2.357      24.729         ntR1741          
 CLMA_146_117/Y0                   td                    0.320      25.049 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       1.094      26.143         lcd_clk          
 CLMS_154_69/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                        -0.485      25.658                          
 clock uncertainty                                       0.150      25.808                          

 Hold time                                              -0.014      25.794                          

 Data required time                                                 25.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.794                          
 Data arrival time                                                  27.472                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.678                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.998
  Launch Clock Delay      :  4.390
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.018       4.390         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_178_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_178_61/Q1                    tco                   0.289       4.679 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        6.761      11.440         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_118_68/D3                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  11.440         Logic Levels: 0  
                                                                                   Logic: 0.289ns(4.099%), Route: 6.761ns(95.901%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT1               td                    0.096      13.816 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      14.262         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
 USCM_56_113/CLK_USCM              td                    0.000      14.262 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.736      15.998         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
 CLMA_118_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.525      16.523                          
 clock uncertainty                                      -0.150      16.373                          

 Setup time                                             -0.372      16.001                          

 Data required time                                                 16.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.001                          
 Data arrival time                                                  11.440                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.561                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.998
  Launch Clock Delay      :  4.403
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.031       4.403         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_57/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_57/Q0                    tco                   0.287       4.690 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        4.221       8.911         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_118_68/D4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.911         Logic Levels: 0  
                                                                                   Logic: 0.287ns(6.366%), Route: 4.221ns(93.634%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT1               td                    0.096      13.816 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      14.262         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
 USCM_56_113/CLK_USCM              td                    0.000      14.262 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.736      15.998         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
 CLMA_118_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.525      16.523                          
 clock uncertainty                                      -0.150      16.373                          

 Setup time                                             -0.101      16.272                          

 Data required time                                                 16.272                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.272                          
 Data arrival time                                                   8.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.361                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.255  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.320
  Launch Clock Delay      :  3.540
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.693       3.540         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_57/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_57/Q0                    tco                   0.226       3.766 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        3.431       7.197         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_118_68/D4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.197         Logic Levels: 0  
                                                                                   Logic: 0.226ns(6.180%), Route: 3.431ns(93.820%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT1               td                    0.101       4.703 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       5.246         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
 USCM_56_113/CLK_USCM              td                    0.000       5.246 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.074       7.320         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
 CLMA_118_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.525       6.795                          
 clock uncertainty                                       0.150       6.945                          

 Hold time                                              -0.046       6.899                          

 Data required time                                                  6.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.899                          
 Data arrival time                                                   7.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.298                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.320
  Launch Clock Delay      :  3.528
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.681       3.528         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_178_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_178_61/Q1                    tco                   0.229       3.757 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        5.622       9.379         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_118_68/D3                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   9.379         Logic Levels: 0  
                                                                                   Logic: 0.229ns(3.914%), Route: 5.622ns(96.086%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT1               td                    0.101       4.703 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       5.246         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
 USCM_56_113/CLK_USCM              td                    0.000       5.246 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.074       7.320         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
 CLMA_118_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.525       6.795                          
 clock uncertainty                                       0.150       6.945                          

 Hold time                                              -0.228       6.717                          

 Data required time                                                  6.717                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.717                          
 Data arrival time                                                   9.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.662                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_icmp/u_icmp_tx/tx_data_num[7]/opit_0/CLK
Endpoint    : u_eth_top/u_icmp/u_icmp_tx/data_cnt[14]/opit_0_A2Q21/CE
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.923
  Launch Clock Delay      :  5.720
  Clock Pessimism Removal :  0.692

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472       5.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126       5.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.333       6.981         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107       7.088 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       7.631         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       7.631 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     2.089       9.720         ntclkbufg_1      
 CLMS_134_157/CLK                                                          r       u_eth_top/u_icmp/u_icmp_tx/tx_data_num[7]/opit_0/CLK

 CLMS_134_157/Q1                   tco                   0.291      10.011 r       u_eth_top/u_icmp/u_icmp_tx/tx_data_num[7]/opit_0/Q
                                   net (fanout=5)        0.411      10.422         u_eth_top/u_icmp/u_icmp_tx/tx_data_num [7]
 CLMS_138_153/Y2                   td                    0.487      10.909 r       u_eth_top/u_icmp/u_icmp_tx/N3_mux14_8/gateop_perm/Z
                                   net (fanout=1)        0.122      11.031         u_eth_top/u_icmp/u_icmp_tx/_N48900
 CLMS_138_153/Y1                   td                    0.304      11.335 r       u_eth_top/u_icmp/u_icmp_tx/N3_mux14_11/gateop_perm/Z
                                   net (fanout=1)        0.121      11.456         u_eth_top/u_icmp/u_icmp_tx/_N48903
 CLMS_138_153/Y0                   td                    0.490      11.946 f       u_eth_top/u_icmp/u_icmp_tx/N3_mux14_12/gateop_perm/Z
                                   net (fanout=16)       0.589      12.535         u_eth_top/u_icmp/u_icmp_tx/N3
 CLMS_138_133/Y3                   td                    0.210      12.745 r       u_eth_top/u_icmp/u_icmp_tx/N5_0[3]/gateop_perm/Z
                                   net (fanout=1)        0.591      13.336         u_eth_top/u_icmp/u_icmp_tx/N348 [3]
                                   td                    0.474      13.810 f       u_eth_top/u_icmp/u_icmp_tx/N349.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.810         u_eth_top/u_icmp/u_icmp_tx/N349.co [2]
 CLMA_150_136/COUT                 td                    0.058      13.868 r       u_eth_top/u_icmp/u_icmp_tx/N349.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.868         u_eth_top/u_icmp/u_icmp_tx/N349.co [6]
                                   td                    0.058      13.926 r       u_eth_top/u_icmp/u_icmp_tx/N349.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.926         u_eth_top/u_icmp/u_icmp_tx/N349.co [10]
 CLMA_150_140/Y3                   td                    0.151      14.077 r       u_eth_top/u_icmp/u_icmp_tx/N349.lt_6/gateop_A2/Y1
                                   net (fanout=8)        0.468      14.545         _N16             
 CLMA_134_144/Y0                   td                    0.210      14.755 r       u_eth_top/u_icmp/u_icmp_tx/N1094_3/gateop_perm/Z
                                   net (fanout=3)        0.596      15.351         u_eth_top/u_icmp/u_icmp_tx/N1094
 CLMA_146_132/CECO                 td                    0.184      15.535 r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      15.535         ntR1055          
 CLMA_146_136/CECO                 td                    0.184      15.719 r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      15.719         ntR1054          
 CLMA_146_140/CECO                 td                    0.184      15.903 r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[12]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      15.903         ntR1053          
 CLMA_146_144/CECI                                                         r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[14]/opit_0_A2Q21/CE

 Data arrival time                                                  15.903         Logic Levels: 10 
                                                                                   Logic: 3.285ns(53.130%), Route: 2.898ns(46.870%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398      13.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082      13.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.090      14.620         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100      14.720 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.166         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      15.166 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.757      16.923         ntclkbufg_1      
 CLMA_146_144/CLK                                                          r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[14]/opit_0_A2Q21/CLK
 clock pessimism                                         0.692      17.615                          
 clock uncertainty                                      -0.150      17.465                          

 Setup time                                             -0.729      16.736                          

 Data required time                                                 16.736                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.736                          
 Data arrival time                                                  15.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.833                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_icmp/u_icmp_tx/tx_data_num[7]/opit_0/CLK
Endpoint    : u_eth_top/u_icmp/u_icmp_tx/data_cnt[15]/opit_0_AQ_perm/CE
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.923
  Launch Clock Delay      :  5.720
  Clock Pessimism Removal :  0.692

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472       5.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126       5.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.333       6.981         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107       7.088 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       7.631         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       7.631 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     2.089       9.720         ntclkbufg_1      
 CLMS_134_157/CLK                                                          r       u_eth_top/u_icmp/u_icmp_tx/tx_data_num[7]/opit_0/CLK

 CLMS_134_157/Q1                   tco                   0.291      10.011 r       u_eth_top/u_icmp/u_icmp_tx/tx_data_num[7]/opit_0/Q
                                   net (fanout=5)        0.411      10.422         u_eth_top/u_icmp/u_icmp_tx/tx_data_num [7]
 CLMS_138_153/Y2                   td                    0.487      10.909 r       u_eth_top/u_icmp/u_icmp_tx/N3_mux14_8/gateop_perm/Z
                                   net (fanout=1)        0.122      11.031         u_eth_top/u_icmp/u_icmp_tx/_N48900
 CLMS_138_153/Y1                   td                    0.304      11.335 r       u_eth_top/u_icmp/u_icmp_tx/N3_mux14_11/gateop_perm/Z
                                   net (fanout=1)        0.121      11.456         u_eth_top/u_icmp/u_icmp_tx/_N48903
 CLMS_138_153/Y0                   td                    0.490      11.946 f       u_eth_top/u_icmp/u_icmp_tx/N3_mux14_12/gateop_perm/Z
                                   net (fanout=16)       0.589      12.535         u_eth_top/u_icmp/u_icmp_tx/N3
 CLMS_138_133/Y3                   td                    0.210      12.745 r       u_eth_top/u_icmp/u_icmp_tx/N5_0[3]/gateop_perm/Z
                                   net (fanout=1)        0.591      13.336         u_eth_top/u_icmp/u_icmp_tx/N348 [3]
                                   td                    0.474      13.810 f       u_eth_top/u_icmp/u_icmp_tx/N349.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.810         u_eth_top/u_icmp/u_icmp_tx/N349.co [2]
 CLMA_150_136/COUT                 td                    0.058      13.868 r       u_eth_top/u_icmp/u_icmp_tx/N349.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.868         u_eth_top/u_icmp/u_icmp_tx/N349.co [6]
                                   td                    0.058      13.926 r       u_eth_top/u_icmp/u_icmp_tx/N349.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.926         u_eth_top/u_icmp/u_icmp_tx/N349.co [10]
 CLMA_150_140/Y3                   td                    0.151      14.077 r       u_eth_top/u_icmp/u_icmp_tx/N349.lt_6/gateop_A2/Y1
                                   net (fanout=8)        0.468      14.545         _N16             
 CLMA_134_144/Y0                   td                    0.210      14.755 r       u_eth_top/u_icmp/u_icmp_tx/N1094_3/gateop_perm/Z
                                   net (fanout=3)        0.596      15.351         u_eth_top/u_icmp/u_icmp_tx/N1094
 CLMA_146_132/CECO                 td                    0.184      15.535 r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      15.535         ntR1055          
 CLMA_146_136/CECO                 td                    0.184      15.719 r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      15.719         ntR1054          
 CLMA_146_140/CECO                 td                    0.184      15.903 r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[12]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      15.903         ntR1053          
 CLMA_146_144/CECI                                                         r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[15]/opit_0_AQ_perm/CE

 Data arrival time                                                  15.903         Logic Levels: 10 
                                                                                   Logic: 3.285ns(53.130%), Route: 2.898ns(46.870%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398      13.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082      13.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.090      14.620         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100      14.720 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.166         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      15.166 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.757      16.923         ntclkbufg_1      
 CLMA_146_144/CLK                                                          r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[15]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.692      17.615                          
 clock uncertainty                                      -0.150      17.465                          

 Setup time                                             -0.729      16.736                          

 Data required time                                                 16.736                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.736                          
 Data arrival time                                                  15.903                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.833                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_udp/u_udp_rx/data_byte_num[1]/opit_0/CLK
Endpoint    : u_eth_top/u_udp/u_udp_rx/skip_en/opit_0_MUX4TO1Q/I0
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.373  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.867
  Launch Clock Delay      :  5.705
  Clock Pessimism Removal :  0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472       5.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126       5.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.333       6.981         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107       7.088 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       7.631         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       7.631 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     2.074       9.705         ntclkbufg_1      
 CLMA_118_176/CLK                                                          r       u_eth_top/u_udp/u_udp_rx/data_byte_num[1]/opit_0/CLK

 CLMA_118_176/Q2                   tco                   0.290       9.995 r       u_eth_top/u_udp/u_udp_rx/data_byte_num[1]/opit_0/Q
                                   net (fanout=3)        0.799      10.794         u_eth_top/u_udp/u_udp_rx/data_byte_num [1]
                                   td                    0.327      11.121 f       u_eth_top/u_udp/u_udp_rx/N237_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.121         u_eth_top/u_udp/u_udp_rx/N237_1.co [2]
 CLMS_94_177/COUT                  td                    0.058      11.179 r       u_eth_top/u_udp/u_udp_rx/N237_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.179         u_eth_top/u_udp/u_udp_rx/N237_1.co [4]
                                   td                    0.058      11.237 r       u_eth_top/u_udp/u_udp_rx/N237_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.237         u_eth_top/u_udp/u_udp_rx/N237_1.co [6]
 CLMS_94_181/COUT                  td                    0.058      11.295 r       u_eth_top/u_udp/u_udp_rx/N237_1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.295         u_eth_top/u_udp/u_udp_rx/N237_1.co [8]
                                   td                    0.058      11.353 r       u_eth_top/u_udp/u_udp_rx/N237_1.fsub_9/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.353         u_eth_top/u_udp/u_udp_rx/N237_1.co [10]
 CLMS_94_185/COUT                  td                    0.058      11.411 r       u_eth_top/u_udp/u_udp_rx/N237_1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.411         u_eth_top/u_udp/u_udp_rx/N237_1.co [12]
 CLMS_94_193/Y1                    td                    0.498      11.909 r       u_eth_top/u_udp/u_udp_rx/N237_1.fsub_13/gateop_A2/Y1
                                   net (fanout=1)        0.572      12.481         u_eth_top/u_udp/u_udp_rx/N237 [14]
 CLMA_94_180/Y3                    td                    0.450      12.931 r       u_eth_top/u_udp/u_udp_rx/N238.eq_6/gateop_A2/Y1
                                   net (fanout=18)       0.276      13.207         _N18             
 CLMA_90_180/Y2                    td                    0.487      13.694 r       u_eth_top/u_udp/u_udp_rx/N269_69/gateop/F
                                   net (fanout=1)        1.048      14.742         u_eth_top/u_udp/u_udp_rx/_N10539
 CLMA_146_184/Y0                   td                    0.210      14.952 r       u_eth_top/u_udp/u_udp_rx/N269_24/gateop_perm/Z
                                   net (fanout=1)        0.119      15.071         u_eth_top/u_udp/u_udp_rx/_N10540
 CLMA_146_185/Y1                   td                    0.274      15.345 r       u_eth_top/u_udp/u_udp_rx/N269_25/gateop/F
                                   net (fanout=1)        0.119      15.464         u_eth_top/u_udp/u_udp_rx/_N10541
 CLMA_146_184/Y3                   td                    0.273      15.737 r       u_eth_top/u_udp/u_udp_rx/N269_27/gateop/F
                                   net (fanout=1)        0.261      15.998         u_eth_top/u_udp/u_udp_rx/_N10543
 CLMA_146_184/CD                                                           r       u_eth_top/u_udp/u_udp_rx/skip_en/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  15.998         Logic Levels: 9  
                                                                                   Logic: 3.099ns(49.245%), Route: 3.194ns(50.755%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398      13.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082      13.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.090      14.620         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100      14.720 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.166         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      15.166 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.701      16.867         ntclkbufg_1      
 CLMA_146_184/CLK                                                          r       u_eth_top/u_udp/u_udp_rx/skip_en/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.465      17.332                          
 clock uncertainty                                      -0.150      17.182                          

 Setup time                                             -0.188      16.994                          

 Data required time                                                 16.994                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.994                          
 Data arrival time                                                  15.998                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.996                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_icmp/u_icmp_rx/icmp_id[11]/opit_0/CLK
Endpoint    : u_eth_top/u_icmp/u_icmp_tx/ip_head[6][27]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.360  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.720
  Launch Clock Delay      :  4.895
  Clock Pessimism Removal :  -0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398       5.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082       5.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.090       6.620         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100       6.720 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       7.166         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       7.166 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.729       8.895         ntclkbufg_1      
 CLMA_126_176/CLK                                                          r       u_eth_top/u_icmp/u_icmp_rx/icmp_id[11]/opit_0/CLK

 CLMA_126_176/Q2                   tco                   0.228       9.123 r       u_eth_top/u_icmp/u_icmp_rx/icmp_id[11]/opit_0/Q
                                   net (fanout=1)        0.371       9.494         u_eth_top/u_icmp/icmp_id [11]
 CLMS_122_169/M2                                                           r       u_eth_top/u_icmp/u_icmp_tx/ip_head[6][27]/opit_0/D

 Data arrival time                                                   9.494         Logic Levels: 0  
                                                                                   Logic: 0.228ns(38.063%), Route: 0.371ns(61.937%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472       5.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126       5.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.333       6.981         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107       7.088 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       7.631         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       7.631 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     2.089       9.720         ntclkbufg_1      
 CLMS_122_169/CLK                                                          r       u_eth_top/u_icmp/u_icmp_tx/ip_head[6][27]/opit_0/CLK
 clock pessimism                                        -0.465       9.255                          
 clock uncertainty                                       0.000       9.255                          

 Hold time                                              -0.014       9.241                          

 Data required time                                                  9.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.241                          
 Data arrival time                                                   9.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_icmp/u_crc32_d8/crc_data[24]/opit_0_L5Q_perm/CLK
Endpoint    : u_eth_top/u_icmp/u_crc32_d8/crc_data[22]/opit_0_L5Q_perm/L4
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.354  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.766
  Launch Clock Delay      :  4.947
  Clock Pessimism Removal :  -0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398       5.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082       5.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.090       6.620         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100       6.720 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       7.166         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       7.166 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.781       8.947         ntclkbufg_1      
 CLMA_130_136/CLK                                                          r       u_eth_top/u_icmp/u_crc32_d8/crc_data[24]/opit_0_L5Q_perm/CLK

 CLMA_130_136/Q2                   tco                   0.224       9.171 f       u_eth_top/u_icmp/u_crc32_d8/crc_data[24]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.367       9.538         u_eth_top/u_icmp/u_crc32_d8/crc_data [24]
 CLMA_122_136/A4                                                           f       u_eth_top/u_icmp/u_crc32_d8/crc_data[22]/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.538         Logic Levels: 0  
                                                                                   Logic: 0.224ns(37.902%), Route: 0.367ns(62.098%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472       5.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126       5.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.333       6.981         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107       7.088 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       7.631         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       7.631 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     2.135       9.766         ntclkbufg_1      
 CLMA_122_136/CLK                                                          r       u_eth_top/u_icmp/u_crc32_d8/crc_data[22]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.465       9.301                          
 clock uncertainty                                       0.000       9.301                          

 Hold time                                              -0.035       9.266                          

 Data required time                                                  9.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.266                          
 Data arrival time                                                   9.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_icmp/u_icmp_tx/total_num[4]/opit_0_A2Q21/CLK
Endpoint    : u_eth_top/u_icmp/u_icmp_tx/ip_head[0][3]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.354  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.732
  Launch Clock Delay      :  4.913
  Clock Pessimism Removal :  -0.465

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398       5.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082       5.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.090       6.620         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100       6.720 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       7.166         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       7.166 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.747       8.913         ntclkbufg_1      
 CLMA_138_156/CLK                                                          r       u_eth_top/u_icmp/u_icmp_tx/total_num[4]/opit_0_A2Q21/CLK

 CLMA_138_156/Q0                   tco                   0.226       9.139 r       u_eth_top/u_icmp/u_icmp_tx/total_num[4]/opit_0_A2Q21/Q0
                                   net (fanout=1)        0.387       9.526         u_eth_top/u_icmp/u_icmp_tx/total_num [3]
 CLMA_122_160/M0                                                           r       u_eth_top/u_icmp/u_icmp_tx/ip_head[0][3]/opit_0/D

 Data arrival time                                                   9.526         Logic Levels: 0  
                                                                                   Logic: 0.226ns(36.868%), Route: 0.387ns(63.132%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472       5.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126       5.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.333       6.981         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107       7.088 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       7.631         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       7.631 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     2.101       9.732         ntclkbufg_1      
 CLMA_122_160/CLK                                                          r       u_eth_top/u_icmp/u_icmp_tx/ip_head[0][3]/opit_0/CLK
 clock pessimism                                        -0.465       9.267                          
 clock uncertainty                                       0.000       9.267                          

 Hold time                                              -0.014       9.253                          

 Data required time                                                  9.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.253                          
 Data arrival time                                                   9.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q/L2
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.940
  Launch Clock Delay      :  4.490
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       2.118       4.490         ntR1741          
 CLMA_154_120/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_120/Q3                   tco                   0.286       4.776 f       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.707       6.483         lcd_id[7]        
 CLMA_118_200/Y6CD                 td                    0.134       6.617 f       CLKROUTE_65/Z    
                                   net (fanout=2)        4.621      11.238         ntR1734          
 CLMA_94_52/Y6CD                   td                    0.134      11.372 f       CLKROUTE_64/Z    
                                   net (fanout=1)        3.925      15.297         ntR1735          
 CLMS_166_133/Y2                   td                    0.341      15.638 f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/opit_0_L5Q_perm/Z
                                   net (fanout=23)       3.635      19.273         ddr3_addr_max[13]_cpy
 CLMA_166_132/Y0                   td                    0.196      19.469 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_MUX4TO1Q/F
                                   net (fanout=2)        2.876      22.345         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [13]
 CLMA_166_124/D2                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q/L2

 Data arrival time                                                  22.345         Logic Levels: 4  
                                                                                   Logic: 1.091ns(6.110%), Route: 16.764ns(93.890%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398       5.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082       5.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.090       6.620         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100       6.720 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       7.166         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       7.166 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.774       8.940         ntclkbufg_1      
 CLMA_166_124/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q/CLK
 clock pessimism                                         0.000       8.940                          
 clock uncertainty                                      -0.150       8.790                          

 Setup time                                             -0.369       8.421                          

 Data required time                                                  8.421                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.421                          
 Data arrival time                                                  22.345                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -13.924                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/L0
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.919
  Launch Clock Delay      :  4.490
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       2.118       4.490         ntR1741          
 CLMA_154_120/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_120/Q3                   tco                   0.286       4.776 f       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.707       6.483         lcd_id[7]        
 CLMA_118_200/Y6CD                 td                    0.134       6.617 f       CLKROUTE_65/Z    
                                   net (fanout=2)        4.621      11.238         ntR1734          
 CLMA_94_52/Y6CD                   td                    0.134      11.372 f       CLKROUTE_64/Z    
                                   net (fanout=1)        3.925      15.297         ntR1735          
 CLMS_166_133/Y2                   td                    0.341      15.638 f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/opit_0_L5Q_perm/Z
                                   net (fanout=23)       3.635      19.273         ddr3_addr_max[13]_cpy
 CLMA_166_132/Y0                   td                    0.196      19.469 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_MUX4TO1Q/F
                                   net (fanout=2)        2.575      22.044         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [13]
 CLMS_178_133/B0                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/L0

 Data arrival time                                                  22.044         Logic Levels: 4  
                                                                                   Logic: 1.091ns(6.215%), Route: 16.463ns(93.785%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398       5.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082       5.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.090       6.620         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100       6.720 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       7.166         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       7.166 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.753       8.919         ntclkbufg_1      
 CLMS_178_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       8.919                          
 clock uncertainty                                      -0.150       8.769                          

 Setup time                                             -0.194       8.575                          

 Data required time                                                  8.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.575                          
 Data arrival time                                                  22.044                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -13.469                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_MUX4TO1Q/S1
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.433  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.923
  Launch Clock Delay      :  4.490
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       2.118       4.490         ntR1741          
 CLMA_154_120/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_120/Q3                   tco                   0.286       4.776 f       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.707       6.483         lcd_id[7]        
 CLMA_118_200/Y6CD                 td                    0.134       6.617 f       CLKROUTE_65/Z    
                                   net (fanout=2)        4.621      11.238         ntR1734          
 CLMA_94_52/Y6CD                   td                    0.134      11.372 f       CLKROUTE_64/Z    
                                   net (fanout=1)        3.925      15.297         ntR1735          
 CLMS_166_133/Y2                   td                    0.341      15.638 f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/opit_0_L5Q_perm/Z
                                   net (fanout=23)       3.635      19.273         ddr3_addr_max[13]_cpy
 CLMA_166_132/A4                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_MUX4TO1Q/S1

 Data arrival time                                                  19.273         Logic Levels: 3  
                                                                                   Logic: 0.895ns(6.054%), Route: 13.888ns(93.946%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398       5.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082       5.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.090       6.620         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100       6.720 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       7.166         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       7.166 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.757       8.923         ntclkbufg_1      
 CLMA_166_132/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.000       8.923                          
 clock uncertainty                                      -0.150       8.773                          

 Setup time                                             -0.102       8.671                          

 Data required time                                                  8.671                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.671                          
 Data arrival time                                                  19.273                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -10.602                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.682
  Launch Clock Delay      :  3.625
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.778      23.625         ntR1741          
 CLMA_154_120/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_120/Q3                   tco                   0.221      23.846 f       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.088      23.934         lcd_id[7]        
 CLMS_154_121/Y2                   td                    0.347      24.281 r       N69_11/gateop_perm/Z
                                   net (fanout=24)       0.334      24.615         ddr3_addr_max[13]
 CLMA_158_120/Y3                   td                    0.162      24.777 r       u_udp_data/N2/gateop_perm/Z
                                   net (fanout=18)       1.620      26.397         picture_data_vld 
 DRM_210_44/WEA[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                  26.397         Logic Levels: 2  
                                                                                   Logic: 0.730ns(26.335%), Route: 2.042ns(73.665%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472      21.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126      21.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.333      22.981         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107      23.088 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      23.631         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      23.631 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     2.051      25.682         ntclkbufg_1      
 DRM_210_44/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      25.682                          
 clock uncertainty                                       0.150      25.832                          

 Hold time                                               0.074      25.906                          

 Data required time                                                 25.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.906                          
 Data arrival time                                                  26.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.491                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.705
  Launch Clock Delay      :  3.625
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.778      23.625         ntR1741          
 CLMA_154_120/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_120/Q3                   tco                   0.221      23.846 f       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.088      23.934         lcd_id[7]        
 CLMS_154_121/Y2                   td                    0.347      24.281 r       N69_11/gateop_perm/Z
                                   net (fanout=24)       0.334      24.615         ddr3_addr_max[13]
 CLMA_158_120/Y3                   td                    0.162      24.777 r       u_udp_data/N2/gateop_perm/Z
                                   net (fanout=18)       1.762      26.539         picture_data_vld 
 DRM_210_68/WEA[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                  26.539         Logic Levels: 2  
                                                                                   Logic: 0.730ns(25.051%), Route: 2.184ns(74.949%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472      21.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126      21.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.333      22.981         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107      23.088 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      23.631         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      23.631 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     2.074      25.705         ntclkbufg_1      
 DRM_210_68/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      25.705                          
 clock uncertainty                                       0.150      25.855                          

 Hold time                                               0.074      25.929                          

 Data required time                                                 25.929                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.929                          
 Data arrival time                                                  26.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.610                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_MUX4TO1Q/I0
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.733
  Launch Clock Delay      :  3.625
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.778      23.625         ntR1741          
 CLMA_154_120/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_120/Q3                   tco                   0.221      23.846 f       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.088      23.934         lcd_id[7]        
 CLMS_154_121/Y2                   td                    0.347      24.281 r       N69_11/gateop_perm/Z
                                   net (fanout=24)       0.334      24.615         ddr3_addr_max[13]
 CLMA_158_120/Y3                   td                    0.162      24.777 r       u_udp_data/N2/gateop_perm/Z
                                   net (fanout=18)       1.713      26.490         picture_data_vld 
 CLMA_166_116/AD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                  26.490         Logic Levels: 2  
                                                                                   Logic: 0.730ns(25.480%), Route: 2.135ns(74.520%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472      21.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126      21.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.333      22.981         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107      23.088 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      23.631         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      23.631 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     2.102      25.733         ntclkbufg_1      
 CLMA_166_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.000      25.733                          
 clock uncertainty                                       0.150      25.883                          

 Hold time                                              -0.104      25.779                          

 Data required time                                                 25.779                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.779                          
 Data arrival time                                                  26.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.711                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.647  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.937
  Launch Clock Delay      :  8.584
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.114      18.584         ntclkbufg_0      
 CLMA_158_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_158_121/Q2                   tco                   0.289      18.873 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.270      19.143         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [5]
 CLMS_162_121/M3                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                  19.143         Logic Levels: 0  
                                                                                   Logic: 0.289ns(51.699%), Route: 0.270ns(48.301%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398      13.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082      13.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.090      14.620         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100      14.720 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.166         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      15.166 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.771      16.937         ntclkbufg_1      
 CLMS_162_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      16.937                          
 clock uncertainty                                      -0.150      16.787                          

 Setup time                                             -0.088      16.699                          

 Data required time                                                 16.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.699                          
 Data arrival time                                                  19.143                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.643  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.942
  Launch Clock Delay      :  8.585
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.115      18.585         ntclkbufg_0      
 CLMA_150_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_150_116/Q1                   tco                   0.291      18.876 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.250      19.126         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [4]
 CLMS_150_117/AD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                  19.126         Logic Levels: 0  
                                                                                   Logic: 0.291ns(53.789%), Route: 0.250ns(46.211%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398      13.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082      13.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.090      14.620         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100      14.720 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.166         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      15.166 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.776      16.942         ntclkbufg_1      
 CLMS_150_117/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.000      16.942                          
 clock uncertainty                                      -0.150      16.792                          

 Setup time                                              0.029      16.821                          

 Data required time                                                 16.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.821                          
 Data arrival time                                                  19.126                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.643  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.933
  Launch Clock Delay      :  8.576
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.106      18.576         ntclkbufg_0      
 CLMS_154_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMS_154_113/Q2                   tco                   0.289      18.865 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.120      18.985         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [1]
 CLMA_154_112/M1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                  18.985         Logic Levels: 0  
                                                                                   Logic: 0.289ns(70.660%), Route: 0.120ns(29.340%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398      13.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082      13.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.090      14.620         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100      14.720 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.166         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      15.166 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.767      16.933         ntclkbufg_1      
 CLMA_154_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000      16.933                          
 clock uncertainty                                      -0.150      16.783                          

 Setup time                                             -0.088      16.695                          

 Data required time                                                 16.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.695                          
 Data arrival time                                                  18.985                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.290                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.346  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.751
  Launch Clock Delay      :  7.097
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.780      27.097         ntclkbufg_0      
 CLMA_158_124/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_158_124/Q3                   tco                   0.221      27.318 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.085      27.403         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMA_158_125/AD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  27.403         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472      21.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126      21.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.333      22.981         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107      23.088 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      23.631         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      23.631 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     2.120      25.751         ntclkbufg_1      
 CLMA_158_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      25.751                          
 clock uncertainty                                       0.150      25.901                          

 Hold time                                               0.053      25.954                          

 Data required time                                                 25.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.954                          
 Data arrival time                                                  27.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.449                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.346  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.742
  Launch Clock Delay      :  7.088
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.771      27.088         ntclkbufg_0      
 CLMA_162_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_162_120/Q2                   tco                   0.224      27.312 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084      27.396         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMS_162_121/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                  27.396         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472      21.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126      21.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.333      22.981         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107      23.088 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      23.631         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      23.631 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     2.111      25.742         ntclkbufg_1      
 CLMS_162_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      25.742                          
 clock uncertainty                                       0.150      25.892                          

 Hold time                                               0.053      25.945                          

 Data required time                                                 25.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.945                          
 Data arrival time                                                  27.396                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.451                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.346  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.751
  Launch Clock Delay      :  7.097
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.780      27.097         ntclkbufg_0      
 CLMA_158_124/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_158_124/Q2                   tco                   0.224      27.321 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084      27.405         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [10]
 CLMA_158_125/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/D

 Data arrival time                                                  27.405         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472      21.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126      21.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.333      22.981         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107      23.088 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      23.631         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      23.631 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     2.120      25.751         ntclkbufg_1      
 CLMA_158_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      25.751                          
 clock uncertainty                                       0.150      25.901                          

 Hold time                                               0.053      25.954                          

 Data required time                                                 25.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.954                          
 Data arrival time                                                  27.405                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.451                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.688
  Launch Clock Delay      :  5.708
  Clock Pessimism Removal :  1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.708         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.528       6.236 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.236         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.236         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       3.901 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       4.347         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       4.347 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.220         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.343 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.853         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.102 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.188         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.032       8.220                          
 clock uncertainty                                      -0.150       8.070                          

 Setup time                                             -0.136       7.934                          

 Data required time                                                  7.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.934                          
 Data arrival time                                                   6.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.688
  Launch Clock Delay      :  5.708
  Clock Pessimism Removal :  1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.708         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.528       6.236 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.236         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.236         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       3.901 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       4.347         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       4.347 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.220         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.343 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.853         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.102 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.188         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.032       8.220                          
 clock uncertainty                                      -0.150       8.070                          

 Setup time                                             -0.136       7.934                          

 Data required time                                                  7.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.934                          
 Data arrival time                                                   6.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.688
  Launch Clock Delay      :  5.708
  Clock Pessimism Removal :  1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.708         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.528       6.236 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.236         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.236         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       3.901 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       4.347         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       4.347 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.220         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.343 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.853         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.102 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.086       7.188         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         1.032       8.220                          
 clock uncertainty                                      -0.150       8.070                          

 Setup time                                             -0.136       7.934                          

 Data required time                                                  7.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.934                          
 Data arrival time                                                   6.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.698                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.734
  Launch Clock Delay      :  4.661
  Clock Pessimism Removal :  -1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.661         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.421       5.082 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.082         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.082         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.734         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.032       4.702                          
 clock uncertainty                                       0.000       4.702                          

 Hold time                                              -0.064       4.638                          

 Data required time                                                  4.638                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.638                          
 Data arrival time                                                   5.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.734
  Launch Clock Delay      :  4.661
  Clock Pessimism Removal :  -1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.661         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.421       5.082 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.082         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.082         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.734         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.032       4.702                          
 clock uncertainty                                       0.000       4.702                          

 Hold time                                              -0.064       4.638                          

 Data required time                                                  4.638                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.638                          
 Data arrival time                                                   5.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.734
  Launch Clock Delay      :  4.661
  Clock Pessimism Removal :  -1.032

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       4.661         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.421       5.082 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.082         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.082         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.100       5.734         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -1.032       4.702                          
 clock uncertainty                                       0.000       4.702                          

 Hold time                                              -0.064       4.638                          

 Data required time                                                  4.638                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.638                          
 Data arrival time                                                   5.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_update1_step_check/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[31]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.067
  Launch Clock Delay      :  8.606
  Clock Pessimism Removal :  1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.136       8.606         ntclkbufg_0      
 CLMS_222_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_update1_step_check/opit_0_inv_L5Q_perm/CLK

 CLMS_222_129/Q3                   tco                   0.288       8.894 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_update1_step_check/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.644       9.538         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_update1_step_check
 CLMS_234_141/Y1                   td                    0.288       9.826 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.410      10.236         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N10794
 CLMA_230_141/Y1                   td                    0.288      10.524 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_11[3]/gateop/F
                                   net (fanout=1)        0.395      10.919         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N10806
 CLMA_230_145/Y0                   td                    0.210      11.129 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_15[3]_4/gateop_perm/Z
                                   net (fanout=1)        0.437      11.566         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N10822
 CLMA_230_137/Y0                   td                    0.294      11.860 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[3]/gateop/F
                                   net (fanout=6)        0.549      12.409         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dbg_upcal [3]
 CLMA_226_128/Y0                   td                    0.210      12.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N326_1_and[0][1]_1/gateop_perm/Z
                                   net (fanout=11)       0.407      13.026         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N42751
 CLMA_226_124/Y0                   td                    0.196      13.222 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548/gateop_perm/Z
                                   net (fanout=100)      1.327      14.549         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548
 CLMA_214_24/CECO                  td                    0.170      14.719 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[94]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      14.719         ntR914           
 CLMA_214_28/CECO                  td                    0.170      14.889 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[126]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      14.889         ntR913           
 CLMA_214_32/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[31]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  14.889         Logic Levels: 8  
                                                                                   Logic: 2.114ns(33.646%), Route: 4.169ns(66.354%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.750      17.067         ntclkbufg_0      
 CLMA_214_32/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[31]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.153      18.220                          
 clock uncertainty                                      -0.150      18.070                          

 Setup time                                             -0.747      17.323                          

 Data required time                                                 17.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.323                          
 Data arrival time                                                  14.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.434                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_update1_step_check/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[63]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.067
  Launch Clock Delay      :  8.606
  Clock Pessimism Removal :  1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.136       8.606         ntclkbufg_0      
 CLMS_222_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_update1_step_check/opit_0_inv_L5Q_perm/CLK

 CLMS_222_129/Q3                   tco                   0.288       8.894 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_update1_step_check/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.644       9.538         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_update1_step_check
 CLMS_234_141/Y1                   td                    0.288       9.826 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.410      10.236         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N10794
 CLMA_230_141/Y1                   td                    0.288      10.524 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_11[3]/gateop/F
                                   net (fanout=1)        0.395      10.919         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N10806
 CLMA_230_145/Y0                   td                    0.210      11.129 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_15[3]_4/gateop_perm/Z
                                   net (fanout=1)        0.437      11.566         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N10822
 CLMA_230_137/Y0                   td                    0.294      11.860 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[3]/gateop/F
                                   net (fanout=6)        0.549      12.409         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dbg_upcal [3]
 CLMA_226_128/Y0                   td                    0.210      12.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N326_1_and[0][1]_1/gateop_perm/Z
                                   net (fanout=11)       0.407      13.026         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N42751
 CLMA_226_124/Y0                   td                    0.196      13.222 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548/gateop_perm/Z
                                   net (fanout=100)      1.327      14.549         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548
 CLMA_214_24/CECO                  td                    0.170      14.719 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[94]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      14.719         ntR914           
 CLMA_214_28/CECO                  td                    0.170      14.889 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[126]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      14.889         ntR913           
 CLMA_214_32/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[63]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  14.889         Logic Levels: 8  
                                                                                   Logic: 2.114ns(33.646%), Route: 4.169ns(66.354%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.750      17.067         ntclkbufg_0      
 CLMA_214_32/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[63]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.153      18.220                          
 clock uncertainty                                      -0.150      18.070                          

 Setup time                                             -0.747      17.323                          

 Data required time                                                 17.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.323                          
 Data arrival time                                                  14.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.434                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_update1_step_check/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[95]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.067
  Launch Clock Delay      :  8.606
  Clock Pessimism Removal :  1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.136       8.606         ntclkbufg_0      
 CLMS_222_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_update1_step_check/opit_0_inv_L5Q_perm/CLK

 CLMS_222_129/Q3                   tco                   0.288       8.894 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_update1_step_check/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.644       9.538         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_update1_step_check
 CLMS_234_141/Y1                   td                    0.288       9.826 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.410      10.236         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N10794
 CLMA_230_141/Y1                   td                    0.288      10.524 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_11[3]/gateop/F
                                   net (fanout=1)        0.395      10.919         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N10806
 CLMA_230_145/Y0                   td                    0.210      11.129 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_15[3]_4/gateop_perm/Z
                                   net (fanout=1)        0.437      11.566         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N10822
 CLMA_230_137/Y0                   td                    0.294      11.860 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[3]/gateop/F
                                   net (fanout=6)        0.549      12.409         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dbg_upcal [3]
 CLMA_226_128/Y0                   td                    0.210      12.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N326_1_and[0][1]_1/gateop_perm/Z
                                   net (fanout=11)       0.407      13.026         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N42751
 CLMA_226_124/Y0                   td                    0.196      13.222 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548/gateop_perm/Z
                                   net (fanout=100)      1.327      14.549         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548
 CLMA_214_24/CECO                  td                    0.170      14.719 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[94]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      14.719         ntR914           
 CLMA_214_28/CECO                  td                    0.170      14.889 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[126]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      14.889         ntR913           
 CLMA_214_32/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[95]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  14.889         Logic Levels: 8  
                                                                                   Logic: 2.114ns(33.646%), Route: 4.169ns(66.354%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.750      17.067         ntclkbufg_0      
 CLMA_214_32/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[95]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.153      18.220                          
 clock uncertainty                                      -0.150      18.070                          

 Setup time                                             -0.747      17.323                          

 Data required time                                                 17.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.323                          
 Data arrival time                                                  14.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.434                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[4]/opit_0_inv/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.347  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.594
  Launch Clock Delay      :  7.094
  Clock Pessimism Removal :  -1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.777       7.094         ntclkbufg_0      
 CLMA_206_132/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_206_132/Q3                   tco                   0.226       7.320 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.366       7.686         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d [4]
 CLMA_202_121/M3                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[4]/opit_0_inv/D

 Data arrival time                                                   7.686         Logic Levels: 0  
                                                                                   Logic: 0.226ns(38.176%), Route: 0.366ns(61.824%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.124       8.594         ntclkbufg_0      
 CLMA_202_121/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[4]/opit_0_inv/CLK
 clock pessimism                                        -1.153       7.441                          
 clock uncertainty                                       0.000       7.441                          

 Hold time                                              -0.014       7.427                          

 Data required time                                                  7.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.427                          
 Data arrival time                                                   7.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[19]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[19]/opit_0_inv/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.339  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.571
  Launch Clock Delay      :  7.079
  Clock Pessimism Removal :  -1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.762       7.079         ntclkbufg_0      
 CLMS_166_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[19]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_166_129/Q2                   tco                   0.228       7.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[19]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.357       7.664         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/dec_addr [19]
 CLMA_174_121/M1                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[19]/opit_0_inv/D

 Data arrival time                                                   7.664         Logic Levels: 0  
                                                                                   Logic: 0.228ns(38.974%), Route: 0.357ns(61.026%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.101       8.571         ntclkbufg_0      
 CLMA_174_121/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[19]/opit_0_inv/CLK
 clock pessimism                                        -1.153       7.418                          
 clock uncertainty                                       0.000       7.418                          

 Hold time                                              -0.014       7.404                          

 Data required time                                                  7.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.404                          
 Data arrival time                                                   7.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.334  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.606
  Launch Clock Delay      :  7.119
  Clock Pessimism Removal :  -1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.802       7.119         ntclkbufg_0      
 CLMS_222_121/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_222_121/Q2                   tco                   0.224       7.343 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.342       7.685         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt [0]
 CLMS_222_129/B4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.685         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.576%), Route: 0.342ns(60.424%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.136       8.606         ntclkbufg_0      
 CLMS_222_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.153       7.453                          
 clock uncertainty                                       0.000       7.453                          

 Hold time                                              -0.035       7.418                          

 Data required time                                                  7.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.418                          
 Data arrival time                                                   7.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.074
  Launch Clock Delay      :  4.490
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       2.118       4.490         ntR1741          
 CLMA_154_120/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_120/Q3                   tco                   0.286       4.776 f       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.707       6.483         lcd_id[7]        
 CLMA_118_200/Y6CD                 td                    0.134       6.617 f       CLKROUTE_65/Z    
                                   net (fanout=2)        4.621      11.238         ntR1734          
 CLMA_94_52/Y6CD                   td                    0.134      11.372 f       CLKROUTE_64/Z    
                                   net (fanout=1)        3.925      15.297         ntR1735          
 CLMS_166_133/C1                                                           f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/opit_0_L5Q_perm/L1

 Data arrival time                                                  15.297         Logic Levels: 2  
                                                                                   Logic: 0.554ns(5.126%), Route: 10.253ns(94.874%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.757      17.074         ntclkbufg_0      
 CLMS_166_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.485      17.559                          
 clock uncertainty                                      -0.150      17.409                          

 Setup time                                             -0.247      17.162                          

 Data required time                                                 17.162                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.162                          
 Data arrival time                                                  15.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.865                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.088
  Launch Clock Delay      :  4.493
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       2.121       4.493         ntR1741          
 CLMA_150_120/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_150_120/Q3                   tco                   0.288       4.781 r       u_lcd_rgb_top/u_rd_id/lcd_id[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.273       5.054         lcd_id[8]        
 CLMA_154_120/Y6AB                 td                    0.452       5.506 r       N69_14_muxf6_perm/Z
                                   net (fanout=2)        3.484       8.990         _N48479          
 CLMA_74_193/Y6CD                  td                    0.149       9.139 r       CLKROUTE_56/Z    
                                   net (fanout=2)        6.141      15.280         ntR1726          
 CLMA_162_120/A4                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/opit_0_L5Q_perm/L4

 Data arrival time                                                  15.280         Logic Levels: 2  
                                                                                   Logic: 0.889ns(8.241%), Route: 9.898ns(91.759%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.771      17.088         ntclkbufg_0      
 CLMA_162_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.485      17.573                          
 clock uncertainty                                      -0.150      17.423                          

 Setup time                                             -0.121      17.302                          

 Data required time                                                 17.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.302                          
 Data arrival time                                                  15.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.022                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.088
  Launch Clock Delay      :  4.495
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       2.123       4.495         ntR1741          
 CLMS_154_125/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_154_125/Q1                   tco                   0.291       4.786 r       u_lcd_rgb_top/u_rd_id/lcd_id[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        5.100       9.886         lcd_id[6]        
 CLMA_74_201/Y6CD                  td                    0.149      10.035 r       CLKROUTE_62/Z    
                                   net (fanout=1)        0.691      10.726         ntR1732          
 CLMA_74_193/Y6AB                  td                    0.145      10.871 r       CLKROUTE_61/Z    
                                   net (fanout=1)        0.453      11.324         ntR1731          
 CLMA_74_204/Y6CD                  td                    0.149      11.473 r       CLKROUTE_60/Z    
                                   net (fanout=1)        0.600      12.073         ntR1730          
 CLMA_74_197/Y6CD                  td                    0.149      12.222 r       CLKROUTE_59/Z    
                                   net (fanout=1)        0.310      12.532         ntR1729          
 CLMA_74_204/Y6AB                  td                    0.145      12.677 r       CLKROUTE_58/Z    
                                   net (fanout=2)        2.454      15.131         ntR1728          
 CLMA_162_120/A1                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/opit_0_L5Q_perm/L1

 Data arrival time                                                  15.131         Logic Levels: 5  
                                                                                   Logic: 1.028ns(9.665%), Route: 9.608ns(90.335%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.771      17.088         ntclkbufg_0      
 CLMA_162_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.485      17.573                          
 clock uncertainty                                      -0.150      17.423                          

 Setup time                                             -0.231      17.192                          

 Data required time                                                 17.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.192                          
 Data arrival time                                                  15.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.061                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.480  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.581
  Launch Clock Delay      :  3.616
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       1.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.769       3.616         ntR1741          
 CLMA_158_117/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_158_117/Q0                   tco                   0.226       3.842 r       u_lcd_rgb_top/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        4.602       8.444         lcd_id[1]        
 CLMA_162_120/A0                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/opit_0_L5Q_perm/L0

 Data arrival time                                                   8.444         Logic Levels: 0  
                                                                                   Logic: 0.226ns(4.681%), Route: 4.602ns(95.319%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.111       8.581         ntclkbufg_0      
 CLMA_162_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.485       8.096                          
 clock uncertainty                                       0.150       8.246                          

 Hold time                                              -0.093       8.153                          

 Data required time                                                  8.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.153                          
 Data arrival time                                                   8.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.528
  Launch Clock Delay      :  4.658
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       1.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.958       3.805         ntR1741          
 CLMA_146_117/Y0                   td                    0.229       4.034 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.624       4.658         lcd_clk          
 CLMA_146_80/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_146_80/Q1                    tco                   0.229       4.887 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        2.025       6.912         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMA_66_124/Y6CD                  td                    0.116       7.028 r       CLKROUTE_51/Z    
                                   net (fanout=1)        1.527       8.555         ntR1721          
 CLMA_150_76/M0                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                   8.555         Logic Levels: 1  
                                                                                   Logic: 0.345ns(8.853%), Route: 3.552ns(91.147%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.058       8.528         ntclkbufg_0      
 CLMA_150_76/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                        -0.485       8.043                          
 clock uncertainty                                       0.150       8.193                          

 Hold time                                              -0.014       8.179                          

 Data required time                                                  8.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.179                          
 Data arrival time                                                   8.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.376                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    4.465  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.566
  Launch Clock Delay      :  3.616
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       1.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.769       3.616         ntR1741          
 CLMA_158_117/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_158_117/Q0                   tco                   0.226       3.842 r       u_lcd_rgb_top/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        4.653       8.495         lcd_id[1]        
 CLMS_166_133/C2                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/opit_0_L5Q_perm/L2

 Data arrival time                                                   8.495         Logic Levels: 0  
                                                                                   Logic: 0.226ns(4.632%), Route: 4.653ns(95.368%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.096       8.566         ntclkbufg_0      
 CLMS_166_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.485       8.081                          
 clock uncertainty                                       0.150       8.231                          

 Hold time                                              -0.234       7.997                          

 Data required time                                                  7.997                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.997                          
 Data arrival time                                                   8.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.498                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.341  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.074
  Launch Clock Delay      :  5.733
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        28.000      28.000 r                        
 C11                                                     0.000      28.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      28.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472      29.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126      29.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.333      30.981         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107      31.088 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      31.631         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      31.631 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     2.102      33.733         ntclkbufg_1      
 CLMA_166_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_MUX4TO1Q/CLK

 CLMA_166_116/Q0                   tco                   0.289      34.022 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_MUX4TO1Q/Q
                                   net (fanout=1)        2.516      36.538         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [7]
 CLMA_90_196/Y6CD                  td                    0.149      36.687 r       CLKROUTE_50/Z    
                                   net (fanout=1)        0.876      37.563         ntR1720          
 CLMA_98_196/Y6CD                  td                    0.149      37.712 r       CLKROUTE_49/Z    
                                   net (fanout=1)        5.449      43.161         ntR1719          
 CLMS_166_113/AD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D

 Data arrival time                                                  43.161         Logic Levels: 2  
                                                                                   Logic: 0.587ns(6.226%), Route: 8.841ns(93.774%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      31.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      31.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      31.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      33.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      33.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      34.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      34.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      34.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      34.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      35.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      35.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.757      37.074         ntclkbufg_0      
 CLMS_166_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      37.074                          
 clock uncertainty                                      -0.150      36.924                          

 Setup time                                              0.029      36.953                          

 Data required time                                                 36.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.953                          
 Data arrival time                                                  43.161                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.208                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.347  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.074
  Launch Clock Delay      :  5.727
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        28.000      28.000 r                        
 C11                                                     0.000      28.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      28.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472      29.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126      29.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.333      30.981         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107      31.088 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      31.631         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      31.631 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     2.096      33.727         ntclkbufg_1      
 CLMA_166_132/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_MUX4TO1Q/CLK

 CLMA_166_132/Q3                   tco                   0.288      34.015 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_MUX4TO1Q/Q
                                   net (fanout=1)        3.719      37.734         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [11]
 CLMA_94_212/Y6CD                  td                    0.149      37.883 r       CLKROUTE_3/Z     
                                   net (fanout=1)        0.271      38.154         ntR1673          
 CLMA_90_212/Y6CD                  td                    0.149      38.303 r       CLKROUTE_2/Z     
                                   net (fanout=1)        4.828      43.131         ntR1672          
 CLMS_166_133/AD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/D

 Data arrival time                                                  43.131         Logic Levels: 2  
                                                                                   Logic: 0.586ns(6.231%), Route: 8.818ns(93.769%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      31.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      31.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      31.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      33.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      33.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      34.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      34.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      34.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      34.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      35.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      35.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.757      37.074         ntclkbufg_0      
 CLMS_166_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[11]/opit_0/CLK
 clock pessimism                                         0.000      37.074                          
 clock uncertainty                                      -0.150      36.924                          

 Setup time                                              0.029      36.953                          

 Data required time                                                 36.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.953                          
 Data arrival time                                                  43.131                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.178                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.352  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.076
  Launch Clock Delay      :  5.724
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        28.000      28.000 r                        
 C11                                                     0.000      28.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      28.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.472      29.522 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.522         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.126      29.648 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.333      30.981         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.107      31.088 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      31.631         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      31.631 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     2.093      33.724         ntclkbufg_1      
 CLMS_178_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK

 CLMS_178_133/Q1                   tco                   0.289      34.013 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        9.031      43.044         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [12]
 CLMS_178_129/AD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/D

 Data arrival time                                                  43.044         Logic Levels: 0  
                                                                                   Logic: 0.289ns(3.101%), Route: 9.031ns(96.899%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      31.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      31.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      31.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      31.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      31.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      33.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      33.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      34.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      34.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      34.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      34.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      35.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      35.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.759      37.076         ntclkbufg_0      
 CLMS_178_129/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/CLK
 clock pessimism                                         0.000      37.076                          
 clock uncertainty                                      -0.150      36.926                          

 Setup time                                              0.029      36.955                          

 Data required time                                                 36.955                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.955                          
 Data arrival time                                                  43.044                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.089                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.652  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.568
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398      21.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082      21.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.090      22.620         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100      22.720 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      23.166         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      23.166 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.750      24.916         ntclkbufg_1      
 CLMA_174_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_MUX4TO1Q/CLK

 CLMA_174_133/Q0                   tco                   0.226      25.142 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_MUX4TO1Q/Q
                                   net (fanout=1)        3.998      29.140         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [9]
 CLMS_178_129/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                  29.140         Logic Levels: 0  
                                                                                   Logic: 0.226ns(5.350%), Route: 3.998ns(94.650%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      22.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      24.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      24.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      25.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      25.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      25.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      26.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      26.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.098      28.568         ntclkbufg_0      
 CLMS_178_129/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      28.568                          
 clock uncertainty                                       0.150      28.718                          

 Hold time                                              -0.014      28.704                          

 Data required time                                                 28.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.704                          
 Data arrival time                                                  29.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.436                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.643  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.568
  Launch Clock Delay      :  4.925
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398      21.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082      21.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.090      22.620         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100      22.720 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      23.166         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      23.166 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.759      24.925         ntclkbufg_1      
 CLMA_178_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_MUX4TO1Q/CLK

 CLMA_178_116/Q1                   tco                   0.229      25.154 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_MUX4TO1Q/Q
                                   net (fanout=1)        1.706      26.860         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMA_234_36/Y6CD                  td                    0.116      26.976 r       CLKROUTE_15/Z    
                                   net (fanout=1)        0.244      27.220         ntR1685          
 CLMS_238_37/Y6CD                  td                    0.116      27.336 r       CLKROUTE_14/Z    
                                   net (fanout=1)        2.878      30.214         ntR1684          
 CLMS_234_37/Y6AB                  td                    0.115      30.329 r       CLKROUTE_13/Z    
                                   net (fanout=1)        1.768      32.097         ntR1683          
 CLMS_178_117/AD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                  32.097         Logic Levels: 3  
                                                                                   Logic: 0.576ns(8.031%), Route: 6.596ns(91.969%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      22.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      24.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      24.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      25.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      25.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      25.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      26.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      26.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.098      28.568         ntclkbufg_0      
 CLMS_178_117/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      28.568                          
 clock uncertainty                                       0.150      28.718                          

 Hold time                                               0.044      28.762                          

 Data required time                                                 28.762                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.762                          
 Data arrival time                                                  32.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.335                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.644  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.580
  Launch Clock Delay      :  4.936
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.398      21.448 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.448         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.082      21.530 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        1.090      22.620         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.100      22.720 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      23.166         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      23.166 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.770      24.936         ntclkbufg_1      
 CLMA_178_124/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_MUX4TO1Q/CLK

 CLMA_178_124/Q2                   tco                   0.228      25.164 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_MUX4TO1Q/Q
                                   net (fanout=1)        2.134      27.298         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMA_230_45/Y6AB                  td                    0.115      27.413 r       CLKROUTE_12/Z    
                                   net (fanout=1)        1.172      28.585         ntR1682          
 CLMA_234_44/Y6CD                  td                    0.116      28.701 r       CLKROUTE_11/Z    
                                   net (fanout=1)        0.244      28.945         ntR1681          
 CLMA_238_44/Y6CD                  td                    0.116      29.061 r       CLKROUTE_10/Z    
                                   net (fanout=1)        3.077      32.138         ntR1680          
 CLMS_178_125/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                  32.138         Logic Levels: 3  
                                                                                   Logic: 0.575ns(7.984%), Route: 6.627ns(92.016%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      22.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      24.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      24.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      25.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      25.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      25.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      26.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      26.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.110      28.580         ntclkbufg_0      
 CLMS_178_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      28.580                          
 clock uncertainty                                       0.150      28.730                          

 Hold time                                              -0.014      28.716                          

 Data required time                                                 28.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.716                          
 Data arrival time                                                  32.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.422                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.423  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.665
  Launch Clock Delay      :  8.573
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.103      18.573         ntclkbufg_0      
 CLMA_138_100/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_138_100/Q0                   tco                   0.289      18.862 r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.267      19.129         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_134_101/Y3                   td                    0.468      19.597 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=57)       0.971      20.568         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMS_154_69/RSCO                  td                    0.147      20.715 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/RSOUT
                                   net (fanout=2)        0.000      20.715         ntR445           
 CLMS_154_73/RSCO                  td                    0.147      20.862 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=2)        0.000      20.862         ntR444           
 CLMS_154_77/RSCO                  td                    0.147      21.009 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000      21.009         ntR443           
 CLMS_154_81/RSCO                  td                    0.147      21.156 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[10]/opit_0_AQ_perm/RSOUT
                                   net (fanout=1)        0.000      21.156         ntR442           
 CLMS_154_85/RSCI                                                          f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/RS

 Data arrival time                                                  21.156         Logic Levels: 5  
                                                                                   Logic: 1.345ns(52.071%), Route: 1.238ns(47.929%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.958      23.805         ntR1741          
 CLMA_146_117/Y0                   td                    0.229      24.034 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.631      24.665         lcd_clk          
 CLMS_154_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.485      25.150                          
 clock uncertainty                                      -0.150      25.000                          

 Recovery time                                           0.000      25.000                          

 Data required time                                                 25.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.000                          
 Data arrival time                                                  21.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.844                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.384  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.704
  Launch Clock Delay      :  8.573
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.103      18.573         ntclkbufg_0      
 CLMA_138_100/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_138_100/Q0                   tco                   0.289      18.862 r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.267      19.129         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_134_101/Y3                   td                    0.468      19.597 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=57)       0.954      20.551         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMA_146_69/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  20.551         Logic Levels: 1  
                                                                                   Logic: 0.757ns(38.271%), Route: 1.221ns(61.729%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.958      23.805         ntR1741          
 CLMA_146_117/Y0                   td                    0.229      24.034 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.670      24.704         lcd_clk          
 CLMA_146_69/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.485      25.189                          
 clock uncertainty                                      -0.150      25.039                          

 Recovery time                                          -0.617      24.422                          

 Data required time                                                 24.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.422                          
 Data arrival time                                                  20.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.384  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.704
  Launch Clock Delay      :  8.573
  Clock Pessimism Removal :  0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      11.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      11.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      11.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107      11.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      12.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      12.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230      14.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129      14.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555      15.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348      15.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      15.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836      16.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      16.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.103      18.573         ntclkbufg_0      
 CLMA_138_100/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_138_100/Q0                   tco                   0.289      18.862 r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.267      19.129         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_134_101/Y3                   td                    0.468      19.597 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=57)       0.954      20.551         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMA_146_69/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  20.551         Logic Levels: 1  
                                                                                   Logic: 0.757ns(38.271%), Route: 1.221ns(61.729%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      21.847 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.958      23.805         ntR1741          
 CLMA_146_117/Y0                   td                    0.229      24.034 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.670      24.704         lcd_clk          
 CLMA_146_69/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.485      25.189                          
 clock uncertainty                                      -0.150      25.039                          

 Recovery time                                          -0.617      24.422                          

 Data required time                                                 24.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.422                          
 Data arrival time                                                  20.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/h_cnt[6]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.383  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.180
  Launch Clock Delay      :  7.078
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.761      27.078         ntclkbufg_0      
 CLMA_154_108/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_154_108/Q3                   tco                   0.221      27.299 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.237      27.536         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_154_100/Y0                   td                    0.155      27.691 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=59)       0.618      28.309         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_146_89/RSCO                  td                    0.115      28.424 f       u_lcd_rgb_top/u_lcd_driver/h_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      28.424         ntR57            
 CLMA_146_93/RSCI                                                          f       u_lcd_rgb_top/u_lcd_driver/h_cnt[6]/opit_0_A2Q21/RS

 Data arrival time                                                  28.424         Logic Levels: 2  
                                                                                   Logic: 0.491ns(36.478%), Route: 0.855ns(63.522%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      22.372 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       2.357      24.729         ntR1741          
 CLMA_146_117/Y0                   td                    0.320      25.049 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       1.131      26.180         lcd_clk          
 CLMA_146_93/CLK                                                           r       u_lcd_rgb_top/u_lcd_driver/h_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.485      25.695                          
 clock uncertainty                                       0.150      25.845                          

 Removal time                                            0.000      25.845                          

 Data required time                                                 25.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.845                          
 Data arrival time                                                  28.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.579                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/h_cnt[8]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -1.383  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.180
  Launch Clock Delay      :  7.078
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.761      27.078         ntclkbufg_0      
 CLMA_154_108/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_154_108/Q3                   tco                   0.221      27.299 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.237      27.536         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_154_100/Y0                   td                    0.155      27.691 f       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=59)       0.618      28.309         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_146_89/RSCO                  td                    0.115      28.424 f       u_lcd_rgb_top/u_lcd_driver/h_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      28.424         ntR57            
 CLMA_146_93/RSCI                                                          f       u_lcd_rgb_top/u_lcd_driver/h_cnt[8]/opit_0_A2Q21/RS

 Data arrival time                                                  28.424         Logic Levels: 2  
                                                                                   Logic: 0.491ns(36.478%), Route: 0.855ns(63.522%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      22.372 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       2.357      24.729         ntR1741          
 CLMA_146_117/Y0                   td                    0.320      25.049 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       1.131      26.180         lcd_clk          
 CLMA_146_93/CLK                                                           r       u_lcd_rgb_top/u_lcd_driver/h_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.485      25.695                          
 clock uncertainty                                       0.150      25.845                          

 Removal time                                            0.000      25.845                          

 Data required time                                                 25.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.845                          
 Data arrival time                                                  28.424                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.579                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.255  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.311
  Launch Clock Delay      :  7.081
  Clock Pessimism Removal :  -0.485

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      23.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      23.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      24.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      24.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      24.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      24.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      25.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      25.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.764      27.081         ntclkbufg_0      
 CLMA_138_100/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_138_100/Q0                   tco                   0.222      27.303 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.215      27.518         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_134_101/Y3                   td                    0.337      27.855 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=57)       1.678      29.533         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_210_4/RSTB[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  29.533         Logic Levels: 1  
                                                                                   Logic: 0.559ns(22.798%), Route: 1.893ns(77.202%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      21.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      21.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      21.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107      21.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543      22.372         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      22.372 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       2.357      24.729         ntR1741          
 CLMA_146_117/Y0                   td                    0.320      25.049 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       2.262      27.311         lcd_clk          
 DRM_210_4/CLKB[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.485      26.826                          
 clock uncertainty                                       0.150      26.976                          

 Removal time                                           -0.077      26.899                          

 Data required time                                                 26.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.899                          
 Data arrival time                                                  29.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.634                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.558
  Launch Clock Delay      :  4.495
  Clock Pessimism Removal :  0.797

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.123       4.495         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_124/Q0                   tco                   0.287       4.782 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=613)      9.807      14.589         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_194_48/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.589         Logic Levels: 0  
                                                                                   Logic: 0.287ns(2.843%), Route: 9.807ns(97.157%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.711      23.558         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_48/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.797      24.355                          
 clock uncertainty                                      -0.150      24.205                          

 Recovery time                                          -0.617      23.588                          

 Data required time                                                 23.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.588                          
 Data arrival time                                                  14.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.999                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.558
  Launch Clock Delay      :  4.495
  Clock Pessimism Removal :  0.797

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.123       4.495         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_124/Q0                   tco                   0.287       4.782 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=613)      9.807      14.589         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_194_48/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  14.589         Logic Levels: 0  
                                                                                   Logic: 0.287ns(2.843%), Route: 9.807ns(97.157%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.711      23.558         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_48/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.797      24.355                          
 clock uncertainty                                      -0.150      24.205                          

 Recovery time                                          -0.617      23.588                          

 Data required time                                                 23.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.588                          
 Data arrival time                                                  14.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.999                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/opit_0_inv/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.534
  Launch Clock Delay      :  4.495
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.123       4.495         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_124/Q0                   tco                   0.287       4.782 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=613)      9.668      14.450         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_186_60/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/opit_0_inv/RS

 Data arrival time                                                  14.450         Logic Levels: 0  
                                                                                   Logic: 0.287ns(2.883%), Route: 9.668ns(97.117%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      21.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      21.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      21.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.687      23.534         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/opit_0_inv/CLK
 clock pessimism                                         0.752      24.286                          
 clock uncertainty                                      -0.150      24.136                          

 Recovery time                                          -0.617      23.519                          

 Data required time                                                 23.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.519                          
 Data arrival time                                                  14.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.069                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.106  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.404
  Launch Clock Delay      :  3.546
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.699       3.546         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_53/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_186_53/Q2                    tco                   0.224       3.770 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.451       4.221         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_194_56/RSCO                  td                    0.105       4.326 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       4.326         ntR639           
 CLMA_194_60/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS

 Data arrival time                                                   4.326         Logic Levels: 1  
                                                                                   Logic: 0.329ns(42.179%), Route: 0.451ns(57.821%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.032       4.404         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.752       3.652                          
 clock uncertainty                                       0.000       3.652                          

 Removal time                                            0.000       3.652                          

 Data required time                                                  3.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.652                          
 Data arrival time                                                   4.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.674                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.112  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.410
  Launch Clock Delay      :  3.546
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.699       3.546         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_53/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_186_53/Q2                    tco                   0.224       3.770 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.451       4.221         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_194_57/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.221         Logic Levels: 0  
                                                                                   Logic: 0.224ns(33.185%), Route: 0.451ns(66.815%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.038       4.410         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_194_57/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.752       3.658                          
 clock uncertainty                                       0.000       3.658                          

 Removal time                                           -0.220       3.438                          

 Data required time                                                  3.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.438                          
 Data arrival time                                                   4.221                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.783                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.112  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.410
  Launch Clock Delay      :  3.546
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.699       3.546         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_53/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_186_53/Q2                    tco                   0.224       3.770 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.451       4.221         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_194_57/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.221         Logic Levels: 0  
                                                                                   Logic: 0.224ns(33.185%), Route: 0.451ns(66.815%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.038       4.410         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_194_57/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.752       3.658                          
 clock uncertainty                                       0.000       3.658                          

 Removal time                                           -0.220       3.438                          

 Data required time                                                  3.438                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.438                          
 Data arrival time                                                   4.221                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.783                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    2.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.998
  Launch Clock Delay      :  4.495
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.123       4.495         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_124/Q0                   tco                   0.287       4.782 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=613)      6.319      11.101         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_118_68/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.101         Logic Levels: 0  
                                                                                   Logic: 0.287ns(4.345%), Route: 6.319ns(95.655%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT1               td                    0.096      13.816 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      14.262         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
 USCM_56_113/CLK_USCM              td                    0.000      14.262 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.736      15.998         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
 CLMA_118_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.525      16.523                          
 clock uncertainty                                      -0.150      16.373                          

 Recovery time                                          -0.617      15.756                          

 Data required time                                                 15.756                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.756                          
 Data arrival time                                                  11.101                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.655                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.164  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.320
  Launch Clock Delay      :  3.631
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.784       3.631         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_124/Q0                   tco                   0.226       3.857 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=613)      5.127       8.984         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_118_68/RS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.984         Logic Levels: 0  
                                                                                   Logic: 0.226ns(4.222%), Route: 5.127ns(95.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT1               td                    0.101       4.703 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       5.246         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
 USCM_56_113/CLK_USCM              td                    0.000       5.246 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT
                                   net (fanout=1)        2.074       7.320         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
 CLMA_118_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.525       6.795                          
 clock uncertainty                                       0.150       6.945                          

 Removal time                                           -0.226       6.719                          

 Data required time                                                  6.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.719                          
 Data arrival time                                                   8.984                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.771  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.720
  Launch Clock Delay      :  4.411
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.039       4.411         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_202_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_202_60/Q0                    tco                   0.287       4.698 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)      10.137      14.835         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 DQSL_242_56/RST_DQS                                                       f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST

 Data arrival time                                                  14.835         Logic Levels: 0  
                                                                                   Logic: 0.287ns(2.753%), Route: 10.137ns(97.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         1.250       1.250 f                        
 V9                                                      0.000       1.250 f       sys_clk (port)   
                                   net (fanout=1)        0.044       1.294         sys_clk          
 IOBS_128_0/DIN                    td                    0.975       2.269 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.269         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       2.317 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.294       2.611         _N25             
 PLL_122_55/CLK_OUT0               td                    0.103       2.714 f       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       3.160         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       3.160 f       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.879       5.039         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.125       5.164 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.499       5.663         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       5.912 f       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.058       5.970         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_56/CLK_IO                                                        f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 clock pessimism                                         0.462       6.432                          
 clock uncertainty                                      -0.150       6.282                          

 Recovery time                                          -0.362       5.920                          

 Data required time                                                  5.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.920                          
 Data arrival time                                                  14.835                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.915                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.771  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.720
  Launch Clock Delay      :  4.411
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.039       4.411         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_202_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_202_60/Q0                    tco                   0.287       4.698 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       9.425      14.123         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 DQSL_242_100/RST_DQS                                                      f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST

 Data arrival time                                                  14.123         Logic Levels: 0  
                                                                                   Logic: 0.287ns(2.955%), Route: 9.425ns(97.045%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         1.250       1.250 f                        
 V9                                                      0.000       1.250 f       sys_clk (port)   
                                   net (fanout=1)        0.044       1.294         sys_clk          
 IOBS_128_0/DIN                    td                    0.975       2.269 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.269         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       2.317 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.294       2.611         _N25             
 PLL_122_55/CLK_OUT0               td                    0.103       2.714 f       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       3.160         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       3.160 f       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.879       5.039         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.125       5.164 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.499       5.663         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       5.912 f       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.058       5.970         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 clock pessimism                                         0.462       6.432                          
 clock uncertainty                                      -0.150       6.282                          

 Recovery time                                          -0.362       5.920                          

 Data required time                                                  5.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.920                          
 Data arrival time                                                  14.123                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.203                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.771  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.720
  Launch Clock Delay      :  4.411
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.039       4.411         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_202_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_202_60/Q0                    tco                   0.287       4.698 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       9.215      13.913         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 DQSL_242_152/RST_DQS                                                      f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST

 Data arrival time                                                  13.913         Logic Levels: 0  
                                                                                   Logic: 0.287ns(3.020%), Route: 9.215ns(96.980%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         1.250       1.250 f                        
 V9                                                      0.000       1.250 f       sys_clk (port)   
                                   net (fanout=1)        0.044       1.294         sys_clk          
 IOBS_128_0/DIN                    td                    0.975       2.269 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.269         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       2.317 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.294       2.611         _N25             
 PLL_122_55/CLK_OUT0               td                    0.103       2.714 f       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       3.160         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       3.160 f       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.879       5.039         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.125       5.164 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.499       5.663         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.249       5.912 f       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.058       5.970         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_152/CLK_IO                                                       f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                         0.462       6.432                          
 clock uncertainty                                      -0.150       6.282                          

 Recovery time                                          -0.362       5.920                          

 Data required time                                                  5.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.920                          
 Data arrival time                                                  13.913                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.993                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.635  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.708
  Launch Clock Delay      :  3.548
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.701       3.548         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_202_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_202_60/Q0                    tco                   0.226       3.774 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       7.058      10.832         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 DQSL_242_180/RST_DQS                                                      r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST

 Data arrival time                                                  10.832         Logic Levels: 0  
                                                                                   Logic: 0.226ns(3.103%), Route: 7.058ns(96.897%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.074       5.708         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                        -0.525       5.183                          
 clock uncertainty                                       0.150       5.333                          

 Removal time                                            0.949       6.282                          

 Data required time                                                  6.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.282                          
 Data arrival time                                                  10.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.550                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.635  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.708
  Launch Clock Delay      :  3.548
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.701       3.548         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_202_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_202_60/Q0                    tco                   0.226       3.774 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       7.394      11.168         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 DQSL_242_224/RST_DQS                                                      r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST

 Data arrival time                                                  11.168         Logic Levels: 0  
                                                                                   Logic: 0.226ns(2.966%), Route: 7.394ns(97.034%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.074       5.708         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_224/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                        -0.525       5.183                          
 clock uncertainty                                       0.150       5.333                          

 Removal time                                            0.949       6.282                          

 Data required time                                                  6.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.282                          
 Data arrival time                                                  11.168                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.886                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.635  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.708
  Launch Clock Delay      :  3.548
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.701       3.548         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_202_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_202_60/Q0                    tco                   0.226       3.774 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       7.545      11.319         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 DQSL_242_152/RST_DQS                                                      r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST

 Data arrival time                                                  11.319         Logic Levels: 0  
                                                                                   Logic: 0.226ns(2.908%), Route: 7.545ns(97.092%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.074       5.708         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_152/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                        -0.525       5.183                          
 clock uncertainty                                       0.150       5.333                          

 Removal time                                            0.949       6.282                          

 Data required time                                                  6.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.282                          
 Data arrival time                                                  11.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.037                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.661
  Launch Clock Delay      :  8.602
  Clock Pessimism Removal :  0.888

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.132       8.602         ntclkbufg_0      
 CLMS_238_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_238_141/Q1                   tco                   0.289       8.891 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.172      10.063         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_56/RST_TRAINING_N                                                f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                  10.063         Logic Levels: 0  
                                                                                   Logic: 0.289ns(19.781%), Route: 1.172ns(80.219%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       3.901 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       4.347         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       4.347 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.220         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.343 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.853         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.102 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       7.161         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_56/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 clock pessimism                                         0.888       8.049                          
 clock uncertainty                                      -0.150       7.899                          

 Recovery time                                           0.103       8.002                          

 Data required time                                                  8.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.002                          
 Data arrival time                                                  10.063                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.061                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.661
  Launch Clock Delay      :  8.602
  Clock Pessimism Removal :  0.888

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.132       8.602         ntclkbufg_0      
 CLMS_238_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_238_141/Q1                   tco                   0.289       8.891 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        1.051       9.942         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_224/RST_TRAINING_N                                               f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                   9.942         Logic Levels: 0  
                                                                                   Logic: 0.289ns(21.567%), Route: 1.051ns(78.433%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       3.901 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       4.347         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       4.347 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.220         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.343 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.853         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.249       7.102 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.059       7.161         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_224/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                         0.888       8.049                          
 clock uncertainty                                      -0.150       7.899                          

 Recovery time                                           0.103       8.002                          

 Data required time                                                  8.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.002                          
 Data arrival time                                                   9.942                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.940                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.661
  Launch Clock Delay      :  8.602
  Clock Pessimism Removal :  0.888

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.132       8.602         ntclkbufg_0      
 CLMS_238_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_238_141/Q1                   tco                   0.289       8.891 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.901       9.792         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_100/RST_TRAINING_N                                               f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   9.792         Logic Levels: 0  
                                                                                   Logic: 0.289ns(24.286%), Route: 0.901ns(75.714%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.457 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.457         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.505 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.801         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       3.901 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       4.347         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       4.347 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       6.220         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       6.343 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       6.853         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.249       7.102 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.059       7.161         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 clock pessimism                                         0.888       8.049                          
 clock uncertainty                                      -0.150       7.899                          

 Recovery time                                           0.103       8.002                          

 Data required time                                                  8.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.002                          
 Data arrival time                                                   9.792                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.790                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.290  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.708
  Launch Clock Delay      :  7.110
  Clock Pessimism Removal :  -0.888

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.793       7.110         ntclkbufg_0      
 CLMS_238_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_238_141/Q1                   tco                   0.224       7.334 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.457       7.791         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_152/RST_TRAINING_N                                               f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                   7.791         Logic Levels: 0  
                                                                                   Logic: 0.224ns(32.893%), Route: 0.457ns(67.107%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.074       5.708         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_152/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                        -0.888       4.820                          
 clock uncertainty                                       0.150       4.970                          

 Removal time                                            0.229       5.199                          

 Data required time                                                  5.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.199                          
 Data arrival time                                                   7.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.592                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.290  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.708
  Launch Clock Delay      :  7.110
  Clock Pessimism Removal :  -0.888

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.793       7.110         ntclkbufg_0      
 CLMS_238_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_238_141/Q1                   tco                   0.229       7.339 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.640       7.979         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_180/RST_TRAINING_N                                               r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                   7.979         Logic Levels: 0  
                                                                                   Logic: 0.229ns(26.352%), Route: 0.640ns(73.648%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.074       5.708         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                        -0.888       4.820                          
 clock uncertainty                                       0.150       4.970                          

 Removal time                                            0.229       5.199                          

 Data required time                                                  5.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.199                          
 Data arrival time                                                   7.979                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.780                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -2.290  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.708
  Launch Clock Delay      :  7.110
  Clock Pessimism Removal :  -0.888

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.793       7.110         ntclkbufg_0      
 CLMS_238_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_238_141/Q1                   tco                   0.229       7.339 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.714       8.053         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_100/RST_TRAINING_N                                               r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   8.053         Logic Levels: 0  
                                                                                   Logic: 0.229ns(24.284%), Route: 0.714ns(75.716%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.348       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.074       5.708         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 clock pessimism                                        -0.888       4.820                          
 clock uncertainty                                       0.150       4.970                          

 Removal time                                            0.229       5.199                          

 Data required time                                                  5.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.199                          
 Data arrival time                                                   8.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.854                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[4]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.089
  Launch Clock Delay      :  4.495
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.123       4.495         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_124/Q0                   tco                   0.287       4.782 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=613)     10.752      15.534         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_194_128/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.534         Logic Levels: 0  
                                                                                   Logic: 0.287ns(2.600%), Route: 10.752ns(97.400%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.772      17.089         ntclkbufg_0      
 CLMA_194_128/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.525      17.614                          
 clock uncertainty                                      -0.150      17.464                          

 Recovery time                                          -0.617      16.847                          

 Data required time                                                 16.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.847                          
 Data arrival time                                                  15.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[6]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.089
  Launch Clock Delay      :  4.495
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.123       4.495         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_124/Q0                   tco                   0.287       4.782 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=613)     10.752      15.534         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_194_128/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.534         Logic Levels: 0  
                                                                                   Logic: 0.287ns(2.600%), Route: 10.752ns(97.400%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.772      17.089         ntclkbufg_0      
 CLMA_194_128/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.525      17.614                          
 clock uncertainty                                      -0.150      17.464                          

 Recovery time                                          -0.617      16.847                          

 Data required time                                                 16.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.847                          
 Data arrival time                                                  15.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[7]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.089
  Launch Clock Delay      :  4.495
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.123       4.495         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_124/Q0                   tco                   0.287       4.782 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=613)     10.752      15.534         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_194_128/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  15.534         Logic Levels: 0  
                                                                                   Logic: 0.287ns(2.600%), Route: 10.752ns(97.400%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.772      17.089         ntclkbufg_0      
 CLMA_194_128/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.525      17.614                          
 clock uncertainty                                      -0.150      17.464                          

 Recovery time                                          -0.617      16.847                          

 Data required time                                                 16.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.847                          
 Data arrival time                                                  15.534                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][8]/opit_0_inv/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.427  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.583
  Launch Clock Delay      :  3.631
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.784       3.631         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_124/Q0                   tco                   0.222       3.853 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=613)      0.661       4.514         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_166_121/RSCO                 td                    0.105       4.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][9]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       4.619         ntR134           
 CLMS_166_125/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][8]/opit_0_inv/RS

 Data arrival time                                                   4.619         Logic Levels: 1  
                                                                                   Logic: 0.327ns(33.097%), Route: 0.661ns(66.903%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.113       8.583         ntclkbufg_0      
 CLMS_166_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][8]/opit_0_inv/CLK
 clock pessimism                                        -0.525       8.058                          
 clock uncertainty                                       0.150       8.208                          

 Removal time                                            0.000       8.208                          

 Data required time                                                  8.208                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.208                          
 Data arrival time                                                   4.619                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.589                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[16]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.416  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.572
  Launch Clock Delay      :  3.631
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.784       3.631         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_124/Q0                   tco                   0.222       3.853 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=613)      0.661       4.514         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_166_121/RSCO                 td                    0.105       4.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][9]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       4.619         ntR134           
 CLMS_166_125/RSCO                 td                    0.105       4.724 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][8]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.724         ntR133           
 CLMS_166_129/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[16]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   4.724         Logic Levels: 2  
                                                                                   Logic: 0.432ns(39.524%), Route: 0.661ns(60.476%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.102       8.572         ntclkbufg_0      
 CLMS_166_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[16]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.525       8.047                          
 clock uncertainty                                       0.150       8.197                          

 Removal time                                            0.000       8.197                          

 Data required time                                                  8.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.197                          
 Data arrival time                                                   4.724                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.473                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[18]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    4.416  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.572
  Launch Clock Delay      :  3.631
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.784       3.631         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_124/Q0                   tco                   0.222       3.853 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=613)      0.661       4.514         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_166_121/RSCO                 td                    0.105       4.619 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][9]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       4.619         ntR134           
 CLMS_166_125/RSCO                 td                    0.105       4.724 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][8]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.724         ntR133           
 CLMS_166_129/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[18]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   4.724         Logic Levels: 2  
                                                                                   Logic: 0.432ns(39.524%), Route: 0.661ns(60.476%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.102       8.572         ntclkbufg_0      
 CLMS_166_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[18]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.525       8.047                          
 clock uncertainty                                       0.150       8.197                          

 Removal time                                            0.000       8.197                          

 Data required time                                                  8.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.197                          
 Data arrival time                                                   4.724                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.473                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[6]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.056
  Launch Clock Delay      :  8.495
  Clock Pessimism Removal :  1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.025       8.495         ntclkbufg_0      
 CLMA_186_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_61/Q1                    tco                   0.291       8.786 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=660)      1.440      10.226         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_214_149/RSCO                 td                    0.147      10.373 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.373         ntR710           
 CLMS_214_153/RSCO                 td                    0.147      10.520 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.520         ntR709           
 CLMS_214_157/RSCO                 td                    0.147      10.667 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.667         ntR708           
 CLMS_214_161/RSCO                 td                    0.147      10.814 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.814         ntR707           
 CLMS_214_165/RSCO                 td                    0.147      10.961 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.961         ntR706           
 CLMS_214_169/RSCO                 td                    0.147      11.108 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.108         ntR705           
 CLMS_214_173/RSCO                 td                    0.147      11.255 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.255         ntR704           
 CLMS_214_177/RSCO                 td                    0.147      11.402 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.402         ntR703           
 CLMS_214_181/RSCO                 td                    0.147      11.549 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.549         ntR702           
 CLMS_214_185/RSCO                 td                    0.147      11.696 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.696         ntR701           
 CLMS_214_193/RSCO                 td                    0.147      11.843 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.843         ntR700           
 CLMS_214_197/RSCO                 td                    0.147      11.990 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cke/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      11.990         ntR699           
 CLMS_214_201/RSCO                 td                    0.147      12.137 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      12.137         ntR698           
 CLMS_214_205/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  12.137         Logic Levels: 13 
                                                                                   Logic: 2.202ns(60.461%), Route: 1.440ns(39.539%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.739      17.056         ntclkbufg_0      
 CLMS_214_205/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.153      18.209                          
 clock uncertainty                                      -0.150      18.059                          

 Recovery time                                           0.000      18.059                          

 Data required time                                                 18.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.059                          
 Data arrival time                                                  12.137                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.922                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[7]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.056
  Launch Clock Delay      :  8.495
  Clock Pessimism Removal :  1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.025       8.495         ntclkbufg_0      
 CLMA_186_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_61/Q1                    tco                   0.291       8.786 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=660)      1.440      10.226         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_214_149/RSCO                 td                    0.147      10.373 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.373         ntR710           
 CLMS_214_153/RSCO                 td                    0.147      10.520 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.520         ntR709           
 CLMS_214_157/RSCO                 td                    0.147      10.667 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.667         ntR708           
 CLMS_214_161/RSCO                 td                    0.147      10.814 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.814         ntR707           
 CLMS_214_165/RSCO                 td                    0.147      10.961 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.961         ntR706           
 CLMS_214_169/RSCO                 td                    0.147      11.108 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.108         ntR705           
 CLMS_214_173/RSCO                 td                    0.147      11.255 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.255         ntR704           
 CLMS_214_177/RSCO                 td                    0.147      11.402 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.402         ntR703           
 CLMS_214_181/RSCO                 td                    0.147      11.549 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.549         ntR702           
 CLMS_214_185/RSCO                 td                    0.147      11.696 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.696         ntR701           
 CLMS_214_193/RSCO                 td                    0.147      11.843 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.843         ntR700           
 CLMS_214_197/RSCO                 td                    0.147      11.990 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cke/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      11.990         ntR699           
 CLMS_214_201/RSCO                 td                    0.147      12.137 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      12.137         ntR698           
 CLMS_214_205/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[7]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                  12.137         Logic Levels: 13 
                                                                                   Logic: 2.202ns(60.461%), Route: 1.440ns(39.539%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.739      17.056         ntclkbufg_0      
 CLMS_214_205/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         1.153      18.209                          
 clock uncertainty                                      -0.150      18.059                          

 Recovery time                                           0.000      18.059                          

 Data required time                                                 18.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.059                          
 Data arrival time                                                  12.137                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.922                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.056
  Launch Clock Delay      :  8.495
  Clock Pessimism Removal :  1.153

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.025       8.495         ntclkbufg_0      
 CLMA_186_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_61/Q1                    tco                   0.291       8.786 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=660)      1.440      10.226         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_214_149/RSCO                 td                    0.147      10.373 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.373         ntR710           
 CLMS_214_153/RSCO                 td                    0.147      10.520 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.520         ntR709           
 CLMS_214_157/RSCO                 td                    0.147      10.667 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.667         ntR708           
 CLMS_214_161/RSCO                 td                    0.147      10.814 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.814         ntR707           
 CLMS_214_165/RSCO                 td                    0.147      10.961 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.961         ntR706           
 CLMS_214_169/RSCO                 td                    0.147      11.108 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.108         ntR705           
 CLMS_214_173/RSCO                 td                    0.147      11.255 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.255         ntR704           
 CLMS_214_177/RSCO                 td                    0.147      11.402 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.402         ntR703           
 CLMS_214_181/RSCO                 td                    0.147      11.549 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.549         ntR702           
 CLMS_214_185/RSCO                 td                    0.147      11.696 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.696         ntR701           
 CLMS_214_193/RSCO                 td                    0.147      11.843 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.843         ntR700           
 CLMS_214_197/RSCO                 td                    0.147      11.990 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cke/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      11.990         ntR699           
 CLMS_214_201/RSCO                 td                    0.147      12.137 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      12.137         ntR698           
 CLMS_214_205/RSCI                                                         f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.137         Logic Levels: 13 
                                                                                   Logic: 2.202ns(60.461%), Route: 1.440ns(39.539%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      10.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      11.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      11.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100      11.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446      11.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873      13.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123      13.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510      14.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249      14.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      14.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715      15.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      15.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.739      17.056         ntclkbufg_0      
 CLMS_214_205/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.153      18.209                          
 clock uncertainty                                      -0.150      18.059                          

 Recovery time                                           0.000      18.059                          

 Data required time                                                 18.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.059                          
 Data arrival time                                                  12.137                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.922                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[24]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.517
  Launch Clock Delay      :  7.004
  Clock Pessimism Removal :  -1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.687       7.004         ntclkbufg_0      
 CLMA_186_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_61/Q1                    tco                   0.224       7.228 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=660)      0.368       7.596         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_198_61/RSCO                  td                    0.105       7.701 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[94]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.701         ntR690           
 CLMS_198_69/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[24]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.701         Logic Levels: 1  
                                                                                   Logic: 0.329ns(47.202%), Route: 0.368ns(52.798%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.047       8.517         ntclkbufg_0      
 CLMS_198_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[24]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -1.380       7.137                          
 clock uncertainty                                       0.000       7.137                          

 Removal time                                            0.000       7.137                          

 Data required time                                                  7.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.137                          
 Data arrival time                                                   7.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.564                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[56]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.517
  Launch Clock Delay      :  7.004
  Clock Pessimism Removal :  -1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.687       7.004         ntclkbufg_0      
 CLMA_186_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_61/Q1                    tco                   0.224       7.228 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=660)      0.368       7.596         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_198_61/RSCO                  td                    0.105       7.701 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[94]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.701         ntR690           
 CLMS_198_69/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[56]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.701         Logic Levels: 1  
                                                                                   Logic: 0.329ns(47.202%), Route: 0.368ns(52.798%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.047       8.517         ntclkbufg_0      
 CLMS_198_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[56]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -1.380       7.137                          
 clock uncertainty                                       0.000       7.137                          

 Removal time                                            0.000       7.137                          

 Data required time                                                  7.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.137                          
 Data arrival time                                                   7.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.564                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[88]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.517
  Launch Clock Delay      :  7.004
  Clock Pessimism Removal :  -1.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N25             
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.446       1.847         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.873       3.720         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.123       3.843 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.510       4.353         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.249       4.602 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.602         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       4.602 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.715       5.317         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       5.317 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.687       7.004         ntclkbufg_0      
 CLMA_186_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_61/Q1                    tco                   0.224       7.228 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=660)      0.368       7.596         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_198_61/RSCO                  td                    0.105       7.701 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[94]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       7.701         ntR690           
 CLMS_198_69/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[88]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   7.701         Logic Levels: 1  
                                                                                   Logic: 0.329ns(47.202%), Route: 0.368ns(52.798%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.047       8.517         ntclkbufg_0      
 CLMS_198_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[88]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -1.380       7.137                          
 clock uncertainty                                       0.000       7.137                          

 Removal time                                            0.000       7.137                          

 Data required time                                                  7.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.137                          
 Data arrival time                                                   7.701                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.564                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : lcd_pclk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       2.118       4.490         ntR1741          
 CLMA_154_120/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_120/Q3                   tco                   0.286       4.776 f       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.707       6.483         lcd_id[7]        
 CLMA_118_200/Y6CD                 td                    0.134       6.617 f       CLKROUTE_65/Z    
                                   net (fanout=2)        4.621      11.238         ntR1734          
 CLMA_94_52/Y6CD                   td                    0.134      11.372 f       CLKROUTE_64/Z    
                                   net (fanout=1)        3.925      15.297         ntR1735          
 CLMS_166_133/Y2                   td                    0.341      15.638 f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/opit_0_L5Q_perm/Z
                                   net (fanout=23)       0.606      16.244         ddr3_addr_max[13]_cpy
 CLMS_150_117/Y1                   td                    0.316      16.560 f       u_lcd_rgb_top/u_clk_div/lcd_pclk_and[0][1]/gateop_perm/Z
                                   net (fanout=1)        0.379      16.939         u_lcd_rgb_top/u_clk_div/_N12271
 CLMA_146_117/Y0                   td                    0.490      17.429 f       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       1.909      19.338         lcd_clk          
 IOL_7_133/DO                      td                    0.139      19.477 f       lcd_pclk_obuf/opit_1/O
                                   net (fanout=1)        0.000      19.477         lcd_pclk_obuf/ntO
 IOBS_0_132/PAD                    td                    3.056      22.533 f       lcd_pclk_obuf/opit_0/O
                                   net (fanout=1)        0.046      22.579         lcd_pclk         
 L5                                                                        f       lcd_pclk (port)  

 Data arrival time                                                  22.579         Logic Levels: 7  
                                                                                   Logic: 4.896ns(27.066%), Route: 13.193ns(72.934%)
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       2.230       4.602         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.129       4.731 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.555       5.286         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.348       5.634 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.634         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       5.634 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.836       6.470         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       6.470 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     2.101       8.571         ntclkbufg_0      
 CLMS_214_149/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_214_149/Q2                   tco                   0.290       8.861 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=314)      0.964       9.825         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
 CLMA_214_200/Y3                   td                    0.288      10.113 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/gateop_perm/Z
                                   net (fanout=1)        0.755      10.868         nt_mem_rst_n     
 IOL_243_206/DO                    td                    0.139      11.007 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.007         mem_rst_n_obuf/ntO
 IOBS_244_205/PAD                  td                    3.119      14.126 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.041      14.167         mem_rst_n        
 F14                                                                       f       mem_rst_n (port) 

 Data arrival time                                                  14.167         Logic Levels: 3  
                                                                                   Logic: 3.836ns(68.549%), Route: 1.760ns(31.451%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/lcd_de/opit_0_L5Q_perm/CLK
Endpoint    : lcd_rgb[18] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N25             
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.543       2.372         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       2.372 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       2.357       4.729         ntR1741          
 CLMA_146_117/Y0                   td                    0.320       5.049 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.789       5.838         lcd_clk          
 CLMA_130_101/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/lcd_de/opit_0_L5Q_perm/CLK

 CLMA_130_101/Q0                   tco                   0.289       6.127 r       u_lcd_rgb_top/u_lcd_driver/lcd_de/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.785       6.912         nt_lcd_de        
 CLMA_118_120/Y0                   td                    0.196       7.108 f       u_lcd_rgb_top/u_lcd_driver/lcd_de_inv/gateop_perm/Z
                                   net (fanout=24)       2.185       9.293         nt_lcd_de_inv    
 IOL_7_206/TO                      td                    0.139       9.432 f       u_lcd_rgb_top.lcd_rgb_tri[18]/opit_1/T
                                   net (fanout=1)        0.000       9.432         u_lcd_rgb_top.lcd_rgb_tri[18]/ntT
 IOBS_0_205/PAD                    tse                   3.056      12.488 f       u_lcd_rgb_top.lcd_rgb_tri[18]/opit_0/O
                                   net (fanout=1)        0.047      12.535         nt_lcd_rgb[18]   
 D3                                                                        f       lcd_rgb[18] (port)

 Data arrival time                                                  12.535         Logic Levels: 3  
                                                                                   Logic: 3.680ns(54.950%), Route: 3.017ns(45.050%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 A16                                                     0.000       0.000 f       eth_rxd[1] (port)
                                   net (fanout=1)        0.043       0.043         eth_rxd[1]       
 IOBS_225_252/DIN                  td                    1.350       1.393 f       eth_rxd_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       1.393         eth_rxd_ibuf[1]/ntD
 IOL_227_249/DI                                                            f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI

 Data arrival time                                                   1.393         Logic Levels: 1  
                                                                                   Logic: 1.350ns(96.913%), Route: 0.043ns(3.087%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rx_ctl (port)
Endpoint    : u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D11                                                     0.000       0.000 f       eth_rx_ctl (port)
                                   net (fanout=1)        0.049       0.049         eth_rx_ctl       
 IOBD_124_252/DIN                  td                    1.350       1.399 f       eth_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.399         eth_rx_ctl_ibuf/ntD
 IOL_127_250/DI                                                            f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI

 Data arrival time                                                   1.399         Logic Levels: 1  
                                                                                   Logic: 1.350ns(96.497%), Route: 0.049ns(3.503%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B16                                                     0.000       0.000 f       eth_rxd[0] (port)
                                   net (fanout=1)        0.056       0.056         eth_rxd[0]       
 IOBD_224_252/DIN                  td                    1.350       1.406 f       eth_rxd_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       1.406         eth_rxd_ibuf[0]/ntD
 IOL_227_250/DI                                                            f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI

 Data arrival time                                                   1.406         Logic Levels: 1  
                                                                                   Logic: 1.350ns(96.017%), Route: 0.056ns(3.983%)
====================================================================================================

{eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           High Pulse Width  IOL_135_250/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/opit_1_IOL/SYSCLK
 2.483       4.000           1.517           Low Pulse Width   IOL_135_250/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_210_108/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_210_108/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_142_108/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           Low Pulse Width   IOL_227_250/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           High Pulse Width  IOL_227_250/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           Low Pulse Width   IOL_227_249/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/SYSCLK
====================================================================================================

{sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           Low Pulse Width   CLMS_166_193/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_166_193/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_178_169/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.778  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.155
  Launch Clock Delay      :  2.747
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.134       2.747         ntR1741          
 CLMA_154_120/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_120/Q3                   tco                   0.220       2.967 f       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.171       4.138         lcd_id[7]        
 CLMA_118_200/Y6CD                 td                    0.103       4.241 f       CLKROUTE_65/Z    
                                   net (fanout=2)        3.168       7.409         ntR1734          
 CLMA_94_52/Y6CD                   td                    0.103       7.512 f       CLKROUTE_64/Z    
                                   net (fanout=1)        2.651      10.163         ntR1735          
 CLMS_166_133/Y2                   td                    0.264      10.427 f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/opit_0_L5Q_perm/Z
                                   net (fanout=23)       0.712      11.139         ddr3_addr_max[13]_cpy
 CLMS_134_101/Y0                   td                    0.150      11.289 f       u_lcd_rgb_top/N2/gateop/F
                                   net (fanout=10)       0.655      11.944         rdata_req        
                                   td                    0.222      12.166 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.166         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4583
 CLMA_146_69/COUT                  td                    0.044      12.210 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.210         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4585
                                   td                    0.044      12.254 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.254         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4587
 CLMA_146_73/Y2                    td                    0.202      12.456 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.259      12.715         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94 [6]
 CLMA_150_72/Y0                    td                    0.150      12.865 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N95[6]/gateop_perm/Z
                                   net (fanout=1)        0.599      13.464         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rrptr [6]
 CLMS_150_73/COUT                  td                    0.268      13.732 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.732         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.co [6]
                                   td                    0.044      13.776 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.776         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.co [10]
 CLMS_150_77/Y2                    td                    0.105      13.881 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.274      14.155         _N27             
 CLMA_154_76/M1                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D

 Data arrival time                                                  14.155         Logic Levels: 9  
                                                                                   Logic: 1.919ns(16.822%), Route: 9.489ns(83.178%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.128      22.435         ntR1741          
 CLMA_146_117/Y0                   td                    0.184      22.619 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.536      23.155         lcd_clk          
 CLMA_154_76/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
 clock pessimism                                         0.370      23.525                          
 clock uncertainty                                      -0.150      23.375                          

 Setup time                                             -0.068      23.307                          

 Data required time                                                 23.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.307                          
 Data arrival time                                                  14.155                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.152                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.639  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.016
  Launch Clock Delay      :  2.747
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.134       2.747         ntR1741          
 CLMA_154_120/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_120/Q3                   tco                   0.220       2.967 f       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.171       4.138         lcd_id[7]        
 CLMA_118_200/Y6CD                 td                    0.103       4.241 f       CLKROUTE_65/Z    
                                   net (fanout=2)        3.168       7.409         ntR1734          
 CLMA_94_52/Y6CD                   td                    0.103       7.512 f       CLKROUTE_64/Z    
                                   net (fanout=1)        2.651      10.163         ntR1735          
 CLMS_166_133/Y2                   td                    0.264      10.427 f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/opit_0_L5Q_perm/Z
                                   net (fanout=23)       0.712      11.139         ddr3_addr_max[13]_cpy
 CLMS_134_101/Y0                   td                    0.150      11.289 f       u_lcd_rgb_top/N2/gateop/F
                                   net (fanout=10)       0.655      11.944         rdata_req        
                                   td                    0.222      12.166 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.166         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4583
 CLMA_146_69/COUT                  td                    0.044      12.210 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.210         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4585
                                   td                    0.044      12.254 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.254         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4587
 CLMA_146_73/COUT                  td                    0.044      12.298 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.298         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4589
                                   td                    0.044      12.342 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.342         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4591
 CLMA_146_77/Y3                    td                    0.387      12.729 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.240      12.969         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94 [11]
 CLMA_146_80/C4                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.969         Logic Levels: 7  
                                                                                   Logic: 1.625ns(15.897%), Route: 8.597ns(84.103%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.128      22.435         ntR1741          
 CLMA_146_117/Y0                   td                    0.184      22.619 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.397      23.016         lcd_clk          
 CLMA_146_80/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      23.386                          
 clock uncertainty                                      -0.150      23.236                          

 Setup time                                             -0.094      23.142                          

 Data required time                                                 23.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.142                          
 Data arrival time                                                  12.969                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.173                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.639  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.016
  Launch Clock Delay      :  2.747
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.134       2.747         ntR1741          
 CLMA_154_120/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_120/Q3                   tco                   0.220       2.967 f       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.171       4.138         lcd_id[7]        
 CLMA_118_200/Y6CD                 td                    0.103       4.241 f       CLKROUTE_65/Z    
                                   net (fanout=2)        3.168       7.409         ntR1734          
 CLMA_94_52/Y6CD                   td                    0.103       7.512 f       CLKROUTE_64/Z    
                                   net (fanout=1)        2.651      10.163         ntR1735          
 CLMS_166_133/Y2                   td                    0.264      10.427 f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/opit_0_L5Q_perm/Z
                                   net (fanout=23)       0.712      11.139         ddr3_addr_max[13]_cpy
 CLMS_134_101/Y0                   td                    0.150      11.289 f       u_lcd_rgb_top/N2/gateop/F
                                   net (fanout=10)       0.655      11.944         rdata_req        
                                   td                    0.222      12.166 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.166         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4583
 CLMA_146_69/COUT                  td                    0.044      12.210 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.210         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4585
                                   td                    0.044      12.254 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.254         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4587
 CLMA_146_73/COUT                  td                    0.044      12.298 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      12.298         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/_N4589
 CLMA_146_77/Y1                    td                    0.383      12.681 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.241      12.922         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N94 [9]
 CLMA_146_80/B4                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/L4

 Data arrival time                                                  12.922         Logic Levels: 7  
                                                                                   Logic: 1.577ns(15.499%), Route: 8.598ns(84.501%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.128      22.435         ntR1741          
 CLMA_146_117/Y0                   td                    0.184      22.619 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.397      23.016         lcd_clk          
 CLMA_146_80/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      23.386                          
 clock uncertainty                                      -0.150      23.236                          

 Setup time                                             -0.092      23.144                          

 Data required time                                                 23.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.144                          
 Data arrival time                                                  12.922                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.222                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.153  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.710
  Launch Clock Delay      :  3.022
  Clock Pessimism Removal :  -0.535

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       1.307 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.128       2.435         ntR1741          
 CLMA_146_117/Y0                   td                    0.184       2.619 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.403       3.022         lcd_clk          
 CLMS_154_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK

 CLMS_154_85/Q0                    tco                   0.182       3.204 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/Q
                                   net (fanout=1)        0.208       3.412         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr1 [8]
 CLMA_150_80/M1                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/D

 Data arrival time                                                   3.412         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.667%), Route: 0.208ns(53.333%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.281       2.894         ntR1741          
 CLMA_146_117/Y0                   td                    0.246       3.140 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.570       3.710         lcd_clk          
 CLMA_150_80/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[8]/opit_0/CLK
 clock pessimism                                        -0.535       3.175                          
 clock uncertainty                                       0.000       3.175                          

 Hold time                                              -0.011       3.164                          

 Data required time                                                  3.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.164                          
 Data arrival time                                                   3.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.248                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.688
  Launch Clock Delay      :  2.263
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.956       2.263         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_198_57/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/CLK

 CLMS_198_57/Q1                    tco                   0.180       2.443 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=4)        0.063       2.506         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [3]
 CLMA_198_56/C4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.506         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.074%), Route: 0.063ns(25.926%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.075       2.688         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_198_56/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.278                          
 clock uncertainty                                       0.000       2.278                          

 Hold time                                              -0.028       2.250                          

 Data required time                                                  2.250                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.250                          
 Data arrival time                                                   2.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/ADB0[5]
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.856  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.507
  Launch Clock Delay      :  3.116
  Clock Pessimism Removal :  -0.535

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       1.307 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.128       2.435         ntR1741          
 CLMA_146_117/Y0                   td                    0.184       2.619 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.497       3.116         lcd_clk          
 CLMA_146_73/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_146_73/Q0                    tco                   0.182       3.298 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.994       4.292         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/rd_addr [4]
 DRM_210_24/ADB0[5]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/ADB0[5]

 Data arrival time                                                   4.292         Logic Levels: 0  
                                                                                   Logic: 0.182ns(15.476%), Route: 0.994ns(84.524%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.281       2.894         ntR1741          
 CLMA_146_117/Y0                   td                    0.246       3.140 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       1.367       4.507         lcd_clk          
 DRM_210_24/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.535       3.972                          
 clock uncertainty                                       0.000       3.972                          

 Hold time                                               0.061       4.033                          

 Data required time                                                  4.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.033                          
 Data arrival time                                                   4.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.464  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.255
  Launch Clock Delay      :  5.025
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.141      15.025         ntclkbufg_0      
 CLMA_230_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_230_101/Q3                   tco                   0.220      15.245 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.917      16.162         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_194_56/Y1                    td                    0.244      16.406 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.272      16.678         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_186_61/Y0                    td                    0.150      16.828 f       _N6713_inv/gateop_perm/Z
                                   net (fanout=8)        0.261      17.089         _N6713           
                                   td                    0.368      17.457 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.457         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4725
 CLMA_182_60/COUT                  td                    0.044      17.501 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.501         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4727
                                   td                    0.044      17.545 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.545         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4729
                                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  17.545         Logic Levels: 3  
                                                                                   Logic: 1.070ns(42.460%), Route: 1.450ns(57.540%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.948      22.255         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.306      22.561                          
 clock uncertainty                                      -0.150      22.411                          

 Setup time                                             -0.128      22.283                          

 Data required time                                                 22.283                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.283                          
 Data arrival time                                                  17.545                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.738                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.464  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.255
  Launch Clock Delay      :  5.025
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.141      15.025         ntclkbufg_0      
 CLMA_230_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_230_101/Q3                   tco                   0.220      15.245 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.917      16.162         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_194_56/Y1                    td                    0.244      16.406 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.272      16.678         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_186_61/Y0                    td                    0.150      16.828 f       _N6713_inv/gateop_perm/Z
                                   net (fanout=8)        0.261      17.089         _N6713           
                                   td                    0.368      17.457 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.457         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4725
 CLMA_182_60/COUT                  td                    0.044      17.501 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.501         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4727
 CLMA_182_68/CIN                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  17.501         Logic Levels: 3  
                                                                                   Logic: 1.026ns(41.438%), Route: 1.450ns(58.562%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.948      22.255         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.306      22.561                          
 clock uncertainty                                      -0.150      22.411                          

 Setup time                                             -0.132      22.279                          

 Data required time                                                 22.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.279                          
 Data arrival time                                                  17.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.778                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -2.473  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.246
  Launch Clock Delay      :  5.025
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.141      15.025         ntclkbufg_0      
 CLMA_230_101/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/CLK

 CLMA_230_101/Q3                   tco                   0.220      15.245 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_error/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.917      16.162         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/gate_check_error_tmp [0]
 CLMA_194_56/Y1                    td                    0.244      16.406 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/N19/gateop_perm/Z
                                   net (fanout=6)        0.272      16.678         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/gate_check_error_rnmt
 CLMA_186_61/Y0                    td                    0.150      16.828 f       _N6713_inv/gateop_perm/Z
                                   net (fanout=8)        0.261      17.089         _N6713           
                                   td                    0.368      17.457 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      17.457         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/_N4725
                                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  17.457         Logic Levels: 2  
                                                                                   Logic: 0.982ns(40.378%), Route: 1.450ns(59.622%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.939      22.246         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_182_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.306      22.552                          
 clock uncertainty                                      -0.150      22.402                          

 Setup time                                             -0.115      22.287                          

 Data required time                                                 22.287                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.287                          
 Data arrival time                                                  17.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.830                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.767  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.810
  Launch Clock Delay      :  4.283
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     0.954      24.283         ntclkbufg_0      
 CLMA_158_69/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK

 CLMA_158_69/Q0                    tco                   0.182      24.465 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138      24.603         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [2]
 CLMS_154_69/M0                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D

 Data arrival time                                                  24.603         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      21.613 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.281      22.894         ntR1741          
 CLMA_146_117/Y0                   td                    0.246      23.140 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.670      23.810         lcd_clk          
 CLMS_154_69/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                        -0.294      23.516                          
 clock uncertainty                                       0.150      23.666                          

 Hold time                                              -0.011      23.655                          

 Data required time                                                 23.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.655                          
 Data arrival time                                                  24.603                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.948                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.772  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.810
  Launch Clock Delay      :  4.288
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     0.959      24.288         ntclkbufg_0      
 CLMA_158_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK

 CLMA_158_72/Q0                    tco                   0.182      24.470 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138      24.608         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [3]
 CLMS_154_69/M2                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/D

 Data arrival time                                                  24.608         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.875%), Route: 0.138ns(43.125%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      21.613 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.281      22.894         ntR1741          
 CLMA_146_117/Y0                   td                    0.246      23.140 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.670      23.810         lcd_clk          
 CLMS_154_69/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.294      23.516                          
 clock uncertainty                                       0.150      23.666                          

 Hold time                                              -0.011      23.655                          

 Data required time                                                 23.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.655                          
 Data arrival time                                                  24.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.953                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.772  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.810
  Launch Clock Delay      :  4.288
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     0.959      24.288         ntclkbufg_0      
 CLMA_158_72/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_158_72/Q3                    tco                   0.182      24.470 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.139      24.609         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wptr [1]
 CLMS_154_69/M3                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                  24.609         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.698%), Route: 0.139ns(43.302%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      21.613 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.281      22.894         ntR1741          
 CLMA_146_117/Y0                   td                    0.246      23.140 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.670      23.810         lcd_clk          
 CLMS_154_69/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.294      23.516                          
 clock uncertainty                                       0.150      23.666                          

 Hold time                                              -0.011      23.655                          

 Data required time                                                 23.655                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.655                          
 Data arrival time                                                  24.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.954                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.323  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.684
  Launch Clock Delay      :  2.667
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.054       2.667         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_178_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_178_61/Q1                    tco                   0.223       2.890 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        4.527       7.417         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_118_68/D3                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   7.417         Logic Levels: 0  
                                                                                   Logic: 0.223ns(4.695%), Route: 4.527ns(95.305%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT1               td                    0.074      12.457 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      12.697         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
 USCM_56_113/CLK_USCM              td                    0.000      12.697 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.987      13.684         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
 CLMA_118_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      13.990                          
 clock uncertainty                                      -0.150      13.840                          

 Setup time                                             -0.287      13.553                          

 Data required time                                                 13.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.553                          
 Data arrival time                                                   7.417                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.136                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.312  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.684
  Launch Clock Delay      :  2.678
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.065       2.678         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_57/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_57/Q0                    tco                   0.221       2.899 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        2.861       5.760         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_118_68/D4                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.760         Logic Levels: 0  
                                                                                   Logic: 0.221ns(7.171%), Route: 2.861ns(92.829%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT1               td                    0.074      12.457 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      12.697         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
 USCM_56_113/CLK_USCM              td                    0.000      12.697 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.987      13.684         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
 CLMA_118_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      13.990                          
 clock uncertainty                                      -0.150      13.840                          

 Setup time                                             -0.078      13.762                          

 Data required time                                                 13.762                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.762                          
 Data arrival time                                                   5.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.002                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.711  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.271
  Launch Clock Delay      :  2.254
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.947       2.254         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_57/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_186_57/Q0                    tco                   0.182       2.436 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        2.241       4.677         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [5]
 CLMA_118_68/D4                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.677         Logic Levels: 0  
                                                                                   Logic: 0.182ns(7.511%), Route: 2.241ns(92.489%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT1               td                    0.079       2.896 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       3.165         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
 USCM_56_113/CLK_USCM              td                    0.000       3.165 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.106       4.271         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
 CLMA_118_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306       3.965                          
 clock uncertainty                                       0.150       4.115                          

 Hold time                                              -0.038       4.077                          

 Data required time                                                  4.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.077                          
 Data arrival time                                                   4.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.600                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.722  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.271
  Launch Clock Delay      :  2.243
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.936       2.243         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_178_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_178_61/Q1                    tco                   0.184       2.427 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        3.674       6.101         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [6]
 CLMA_118_68/D3                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   6.101         Logic Levels: 0  
                                                                                   Logic: 0.184ns(4.769%), Route: 3.674ns(95.231%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT1               td                    0.079       2.896 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       3.165         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
 USCM_56_113/CLK_USCM              td                    0.000       3.165 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.106       4.271         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
 CLMA_118_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306       3.965                          
 clock uncertainty                                       0.150       4.115                          

 Hold time                                              -0.189       3.926                          

 Data required time                                                  3.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.926                          
 Data arrival time                                                   6.101                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.175                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_icmp/u_icmp_tx/tx_data_num[7]/opit_0/CLK
Endpoint    : u_eth_top/u_icmp/u_icmp_tx/data_cnt[14]/opit_0_A2Q21/CE
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.361
  Launch Clock Delay      :  3.723
  Clock Pessimism Removal :  0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315       5.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096       5.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.795       6.256         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083       6.339 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       6.608         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       6.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.115       7.723         ntclkbufg_1      
 CLMS_134_157/CLK                                                          r       u_eth_top/u_icmp/u_icmp_tx/tx_data_num[7]/opit_0/CLK

 CLMS_134_157/Q1                   tco                   0.223       7.946 f       u_eth_top/u_icmp/u_icmp_tx/tx_data_num[7]/opit_0/Q
                                   net (fanout=5)        0.262       8.208         u_eth_top/u_icmp/u_icmp_tx/tx_data_num [7]
 CLMS_138_153/Y2                   td                    0.381       8.589 f       u_eth_top/u_icmp/u_icmp_tx/N3_mux14_8/gateop_perm/Z
                                   net (fanout=1)        0.071       8.660         u_eth_top/u_icmp/u_icmp_tx/_N48900
 CLMS_138_153/Y1                   td                    0.244       8.904 f       u_eth_top/u_icmp/u_icmp_tx/N3_mux14_11/gateop_perm/Z
                                   net (fanout=1)        0.070       8.974         u_eth_top/u_icmp/u_icmp_tx/_N48903
 CLMS_138_153/Y0                   td                    0.378       9.352 f       u_eth_top/u_icmp/u_icmp_tx/N3_mux14_12/gateop_perm/Z
                                   net (fanout=16)       0.406       9.758         u_eth_top/u_icmp/u_icmp_tx/N3
 CLMS_138_133/Y3                   td                    0.151       9.909 f       u_eth_top/u_icmp/u_icmp_tx/N5_0[3]/gateop_perm/Z
                                   net (fanout=1)        0.383      10.292         u_eth_top/u_icmp/u_icmp_tx/N348 [3]
                                   td                    0.365      10.657 f       u_eth_top/u_icmp/u_icmp_tx/N349.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.657         u_eth_top/u_icmp/u_icmp_tx/N349.co [2]
 CLMA_150_136/COUT                 td                    0.044      10.701 r       u_eth_top/u_icmp/u_icmp_tx/N349.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.701         u_eth_top/u_icmp/u_icmp_tx/N349.co [6]
                                   td                    0.044      10.745 r       u_eth_top/u_icmp/u_icmp_tx/N349.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.745         u_eth_top/u_icmp/u_icmp_tx/N349.co [10]
 CLMA_150_140/Y3                   td                    0.106      10.851 f       u_eth_top/u_icmp/u_icmp_tx/N349.lt_6/gateop_A2/Y1
                                   net (fanout=8)        0.323      11.174         _N16             
 CLMA_134_144/Y0                   td                    0.162      11.336 r       u_eth_top/u_icmp/u_icmp_tx/N1094_3/gateop_perm/Z
                                   net (fanout=3)        0.356      11.692         u_eth_top/u_icmp/u_icmp_tx/N1094
 CLMA_146_132/CECO                 td                    0.141      11.833 r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.833         ntR1055          
 CLMA_146_136/CECO                 td                    0.141      11.974 r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.974         ntR1054          
 CLMA_146_140/CECO                 td                    0.141      12.115 r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[12]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      12.115         ntR1053          
 CLMA_146_144/CECI                                                         r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[14]/opit_0_A2Q21/CE

 Data arrival time                                                  12.115         Logic Levels: 10 
                                                                                   Logic: 2.521ns(57.400%), Route: 1.871ns(42.600%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249      13.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066      13.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.679      14.044         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078      14.122 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.362         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      14.362 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     0.999      15.361         ntclkbufg_1      
 CLMA_146_144/CLK                                                          r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[14]/opit_0_A2Q21/CLK
 clock pessimism                                         0.310      15.671                          
 clock uncertainty                                      -0.150      15.521                          

 Setup time                                             -0.563      14.958                          

 Data required time                                                 14.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.958                          
 Data arrival time                                                  12.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.843                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_icmp/u_icmp_tx/tx_data_num[7]/opit_0/CLK
Endpoint    : u_eth_top/u_icmp/u_icmp_tx/data_cnt[15]/opit_0_AQ_perm/CE
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.052  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.361
  Launch Clock Delay      :  3.723
  Clock Pessimism Removal :  0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315       5.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096       5.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.795       6.256         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083       6.339 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       6.608         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       6.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.115       7.723         ntclkbufg_1      
 CLMS_134_157/CLK                                                          r       u_eth_top/u_icmp/u_icmp_tx/tx_data_num[7]/opit_0/CLK

 CLMS_134_157/Q1                   tco                   0.223       7.946 f       u_eth_top/u_icmp/u_icmp_tx/tx_data_num[7]/opit_0/Q
                                   net (fanout=5)        0.262       8.208         u_eth_top/u_icmp/u_icmp_tx/tx_data_num [7]
 CLMS_138_153/Y2                   td                    0.381       8.589 f       u_eth_top/u_icmp/u_icmp_tx/N3_mux14_8/gateop_perm/Z
                                   net (fanout=1)        0.071       8.660         u_eth_top/u_icmp/u_icmp_tx/_N48900
 CLMS_138_153/Y1                   td                    0.244       8.904 f       u_eth_top/u_icmp/u_icmp_tx/N3_mux14_11/gateop_perm/Z
                                   net (fanout=1)        0.070       8.974         u_eth_top/u_icmp/u_icmp_tx/_N48903
 CLMS_138_153/Y0                   td                    0.378       9.352 f       u_eth_top/u_icmp/u_icmp_tx/N3_mux14_12/gateop_perm/Z
                                   net (fanout=16)       0.406       9.758         u_eth_top/u_icmp/u_icmp_tx/N3
 CLMS_138_133/Y3                   td                    0.151       9.909 f       u_eth_top/u_icmp/u_icmp_tx/N5_0[3]/gateop_perm/Z
                                   net (fanout=1)        0.383      10.292         u_eth_top/u_icmp/u_icmp_tx/N348 [3]
                                   td                    0.365      10.657 f       u_eth_top/u_icmp/u_icmp_tx/N349.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.657         u_eth_top/u_icmp/u_icmp_tx/N349.co [2]
 CLMA_150_136/COUT                 td                    0.044      10.701 r       u_eth_top/u_icmp/u_icmp_tx/N349.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.701         u_eth_top/u_icmp/u_icmp_tx/N349.co [6]
                                   td                    0.044      10.745 r       u_eth_top/u_icmp/u_icmp_tx/N349.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.745         u_eth_top/u_icmp/u_icmp_tx/N349.co [10]
 CLMA_150_140/Y3                   td                    0.106      10.851 f       u_eth_top/u_icmp/u_icmp_tx/N349.lt_6/gateop_A2/Y1
                                   net (fanout=8)        0.323      11.174         _N16             
 CLMA_134_144/Y0                   td                    0.162      11.336 r       u_eth_top/u_icmp/u_icmp_tx/N1094_3/gateop_perm/Z
                                   net (fanout=3)        0.356      11.692         u_eth_top/u_icmp/u_icmp_tx/N1094
 CLMA_146_132/CECO                 td                    0.141      11.833 r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.833         ntR1055          
 CLMA_146_136/CECO                 td                    0.141      11.974 r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.974         ntR1054          
 CLMA_146_140/CECO                 td                    0.141      12.115 r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[12]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      12.115         ntR1053          
 CLMA_146_144/CECI                                                         r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[15]/opit_0_AQ_perm/CE

 Data arrival time                                                  12.115         Logic Levels: 10 
                                                                                   Logic: 2.521ns(57.400%), Route: 1.871ns(42.600%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249      13.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066      13.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.679      14.044         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078      14.122 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.362         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      14.362 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     0.999      15.361         ntclkbufg_1      
 CLMA_146_144/CLK                                                          r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[15]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.310      15.671                          
 clock uncertainty                                      -0.150      15.521                          

 Setup time                                             -0.563      14.958                          

 Data required time                                                 14.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.958                          
 Data arrival time                                                  12.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.843                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_icmp/u_icmp_tx/tx_data_num[7]/opit_0/CLK
Endpoint    : u_eth_top/u_icmp/u_icmp_tx/data_cnt[10]/opit_0_A2Q21/CE
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.365
  Launch Clock Delay      :  3.723
  Clock Pessimism Removal :  0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315       5.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096       5.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.795       6.256         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083       6.339 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       6.608         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       6.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.115       7.723         ntclkbufg_1      
 CLMS_134_157/CLK                                                          r       u_eth_top/u_icmp/u_icmp_tx/tx_data_num[7]/opit_0/CLK

 CLMS_134_157/Q1                   tco                   0.223       7.946 f       u_eth_top/u_icmp/u_icmp_tx/tx_data_num[7]/opit_0/Q
                                   net (fanout=5)        0.262       8.208         u_eth_top/u_icmp/u_icmp_tx/tx_data_num [7]
 CLMS_138_153/Y2                   td                    0.381       8.589 f       u_eth_top/u_icmp/u_icmp_tx/N3_mux14_8/gateop_perm/Z
                                   net (fanout=1)        0.071       8.660         u_eth_top/u_icmp/u_icmp_tx/_N48900
 CLMS_138_153/Y1                   td                    0.244       8.904 f       u_eth_top/u_icmp/u_icmp_tx/N3_mux14_11/gateop_perm/Z
                                   net (fanout=1)        0.070       8.974         u_eth_top/u_icmp/u_icmp_tx/_N48903
 CLMS_138_153/Y0                   td                    0.378       9.352 f       u_eth_top/u_icmp/u_icmp_tx/N3_mux14_12/gateop_perm/Z
                                   net (fanout=16)       0.406       9.758         u_eth_top/u_icmp/u_icmp_tx/N3
 CLMS_138_133/Y3                   td                    0.151       9.909 f       u_eth_top/u_icmp/u_icmp_tx/N5_0[3]/gateop_perm/Z
                                   net (fanout=1)        0.383      10.292         u_eth_top/u_icmp/u_icmp_tx/N348 [3]
                                   td                    0.365      10.657 f       u_eth_top/u_icmp/u_icmp_tx/N349.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.657         u_eth_top/u_icmp/u_icmp_tx/N349.co [2]
 CLMA_150_136/COUT                 td                    0.044      10.701 r       u_eth_top/u_icmp/u_icmp_tx/N349.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.701         u_eth_top/u_icmp/u_icmp_tx/N349.co [6]
                                   td                    0.044      10.745 r       u_eth_top/u_icmp/u_icmp_tx/N349.lt_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.745         u_eth_top/u_icmp/u_icmp_tx/N349.co [10]
 CLMA_150_140/Y3                   td                    0.106      10.851 f       u_eth_top/u_icmp/u_icmp_tx/N349.lt_6/gateop_A2/Y1
                                   net (fanout=8)        0.323      11.174         _N16             
 CLMA_134_144/Y0                   td                    0.150      11.324 f       u_eth_top/u_icmp/u_icmp_tx/N1094_3/gateop_perm/Z
                                   net (fanout=3)        0.382      11.706         u_eth_top/u_icmp/u_icmp_tx/N1094
 CLMA_146_132/CECO                 td                    0.132      11.838 f       u_eth_top/u_icmp/u_icmp_tx/data_cnt[4]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.838         ntR1055          
 CLMA_146_136/CECO                 td                    0.132      11.970 f       u_eth_top/u_icmp/u_icmp_tx/data_cnt[8]/opit_0_A2Q21/CEOUT
                                   net (fanout=2)        0.000      11.970         ntR1054          
 CLMA_146_140/CECI                                                         f       u_eth_top/u_icmp/u_icmp_tx/data_cnt[10]/opit_0_A2Q21/CE

 Data arrival time                                                  11.970         Logic Levels: 9  
                                                                                   Logic: 2.350ns(55.333%), Route: 1.897ns(44.667%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249      13.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066      13.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.679      14.044         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078      14.122 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.362         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      14.362 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.003      15.365         ntclkbufg_1      
 CLMA_146_140/CLK                                                          r       u_eth_top/u_icmp/u_icmp_tx/data_cnt[10]/opit_0_A2Q21/CLK
 clock pessimism                                         0.310      15.675                          
 clock uncertainty                                      -0.150      15.525                          

 Setup time                                             -0.576      14.949                          

 Data required time                                                 14.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.949                          
 Data arrival time                                                  11.970                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.979                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/u_udp/u_udp_rx/cur_state_reg[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_eth_top/u_udp/u_udp_rx/cur_state_reg[4]/opit_0_L5Q_perm/L4
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.698
  Launch Clock Delay      :  3.332
  Clock Pessimism Removal :  -0.350

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249       5.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066       5.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.679       6.044         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078       6.122 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       6.362         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       6.362 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     0.970       7.332         ntclkbufg_1      
 CLMS_138_193/CLK                                                          r       u_eth_top/u_udp/u_udp_rx/cur_state_reg[3]/opit_0_L5Q_perm/CLK

 CLMS_138_193/Q0                   tco                   0.179       7.511 f       u_eth_top/u_udp/u_udp_rx/cur_state_reg[3]/opit_0_L5Q_perm/Q
                                   net (fanout=5)        0.063       7.574         u_eth_top/u_udp/u_udp_rx/cur_state_reg [3]
 CLMA_138_192/B4                                                           f       u_eth_top/u_udp/u_udp_rx/cur_state_reg[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.574         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.967%), Route: 0.063ns(26.033%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315       5.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096       5.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.795       6.256         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083       6.339 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       6.608         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       6.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.090       7.698         ntclkbufg_1      
 CLMA_138_192/CLK                                                          r       u_eth_top/u_udp/u_udp_rx/cur_state_reg[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.350       7.348                          
 clock uncertainty                                       0.000       7.348                          

 Hold time                                              -0.029       7.319                          

 Data required time                                                  7.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.319                          
 Data arrival time                                                   7.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_eth_top/sync_fifo_2048x8b_inst/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.wbin[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_eth_top/sync_fifo_2048x8b_inst/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[3]
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.340
  Clock Pessimism Removal :  -0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249       5.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066       5.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.679       6.044         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078       6.122 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       6.362         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       6.362 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     0.978       7.340         ntclkbufg_1      
 CLMA_102_173/CLK                                                          r       u_eth_top/sync_fifo_2048x8b_inst/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.wbin[0]/opit_0_L5Q_perm/CLK

 CLMA_102_173/Q0                   tco                   0.182       7.522 r       u_eth_top/sync_fifo_2048x8b_inst/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_fifo_ctrl/SYN_CTRL.wbin[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.203       7.725         u_eth_top/sync_fifo_2048x8b_inst/U_ipml_fifo_sync_fifo_2048x8b/wr_addr [0]
 DRM_106_168/ADA0[3]                                                       r       u_eth_top/sync_fifo_2048x8b_inst/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/ADA0[3]

 Data arrival time                                                   7.725         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.273%), Route: 0.203ns(52.727%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315       5.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096       5.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.795       6.256         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083       6.339 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       6.608         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       6.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.092       7.700         ntclkbufg_1      
 DRM_106_168/CLKA[0]                                                       r       u_eth_top/sync_fifo_2048x8b_inst/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.310       7.390                          
 clock uncertainty                                       0.000       7.390                          

 Hold time                                               0.078       7.468                          

 Data required time                                                  7.468                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.468                          
 Data arrival time                                                   7.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_udp_data/picture_data[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.734
  Launch Clock Delay      :  3.376
  Clock Pessimism Removal :  -0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249       5.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066       5.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.679       6.044         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078       6.122 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       6.362         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       6.362 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.014       7.376         ntclkbufg_1      
 CLMA_138_136/CLK                                                          r       u_udp_data/picture_data[0]/opit_0/CLK

 CLMA_138_136/Q1                   tco                   0.180       7.556 f       u_udp_data/picture_data[0]/opit_0/Q
                                   net (fanout=1)        0.246       7.802         picture_data[0]  
 DRM_142_128/DA0[0]                                                        f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                   7.802         Logic Levels: 0  
                                                                                   Logic: 0.180ns(42.254%), Route: 0.246ns(57.746%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315       5.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096       5.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.795       6.256         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083       6.339 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       6.608         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       6.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.126       7.734         ntclkbufg_1      
 DRM_142_128/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.310       7.424                          
 clock uncertainty                                       0.000       7.424                          

 Hold time                                               0.119       7.543                          

 Data required time                                                  7.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.543                          
 Data arrival time                                                   7.802                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q/L2
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.623  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.370
  Launch Clock Delay      :  2.747
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.134       2.747         ntR1741          
 CLMA_154_120/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_120/Q3                   tco                   0.220       2.967 f       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.171       4.138         lcd_id[7]        
 CLMA_118_200/Y6CD                 td                    0.103       4.241 f       CLKROUTE_65/Z    
                                   net (fanout=2)        3.168       7.409         ntR1734          
 CLMA_94_52/Y6CD                   td                    0.103       7.512 f       CLKROUTE_64/Z    
                                   net (fanout=1)        2.651      10.163         ntR1735          
 CLMS_166_133/Y2                   td                    0.264      10.427 f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/opit_0_L5Q_perm/Z
                                   net (fanout=23)       2.503      12.930         ddr3_addr_max[13]_cpy
 CLMA_166_132/Y0                   td                    0.150      13.080 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_MUX4TO1Q/F
                                   net (fanout=2)        1.984      15.064         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [13]
 CLMA_166_124/D2                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q/L2

 Data arrival time                                                  15.064         Logic Levels: 4  
                                                                                   Logic: 0.840ns(6.820%), Route: 11.477ns(93.180%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249       5.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066       5.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.679       6.044         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078       6.122 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       6.362         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       6.362 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.008       7.370         ntclkbufg_1      
 CLMA_166_124/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q/CLK
 clock pessimism                                         0.000       7.370                          
 clock uncertainty                                      -0.150       7.220                          

 Setup time                                             -0.284       6.936                          

 Data required time                                                  6.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.936                          
 Data arrival time                                                  15.064                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.128                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/L0
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.607  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.354
  Launch Clock Delay      :  2.747
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.134       2.747         ntR1741          
 CLMA_154_120/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_120/Q3                   tco                   0.220       2.967 f       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.171       4.138         lcd_id[7]        
 CLMA_118_200/Y6CD                 td                    0.103       4.241 f       CLKROUTE_65/Z    
                                   net (fanout=2)        3.168       7.409         ntR1734          
 CLMA_94_52/Y6CD                   td                    0.103       7.512 f       CLKROUTE_64/Z    
                                   net (fanout=1)        2.651      10.163         ntR1735          
 CLMS_166_133/Y2                   td                    0.264      10.427 f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/opit_0_L5Q_perm/Z
                                   net (fanout=23)       2.503      12.930         ddr3_addr_max[13]_cpy
 CLMA_166_132/Y0                   td                    0.150      13.080 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_MUX4TO1Q/F
                                   net (fanout=2)        1.755      14.835         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wwptr [13]
 CLMS_178_133/B0                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/L0

 Data arrival time                                                  14.835         Logic Levels: 4  
                                                                                   Logic: 0.840ns(6.949%), Route: 11.248ns(93.051%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249       5.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066       5.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.679       6.044         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078       6.122 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       6.362         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       6.362 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     0.992       7.354         ntclkbufg_1      
 CLMS_178_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       7.354                          
 clock uncertainty                                      -0.150       7.204                          

 Setup time                                             -0.149       7.055                          

 Data required time                                                  7.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.055                          
 Data arrival time                                                  14.835                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.780                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_MUX4TO1Q/S1
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.610  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.357
  Launch Clock Delay      :  2.747
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.134       2.747         ntR1741          
 CLMA_154_120/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_120/Q3                   tco                   0.220       2.967 f       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.171       4.138         lcd_id[7]        
 CLMA_118_200/Y6CD                 td                    0.103       4.241 f       CLKROUTE_65/Z    
                                   net (fanout=2)        3.168       7.409         ntR1734          
 CLMA_94_52/Y6CD                   td                    0.103       7.512 f       CLKROUTE_64/Z    
                                   net (fanout=1)        2.651      10.163         ntR1735          
 CLMS_166_133/Y2                   td                    0.264      10.427 f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/opit_0_L5Q_perm/Z
                                   net (fanout=23)       2.503      12.930         ddr3_addr_max[13]_cpy
 CLMA_166_132/A4                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_MUX4TO1Q/S1

 Data arrival time                                                  12.930         Logic Levels: 3  
                                                                                   Logic: 0.690ns(6.776%), Route: 9.493ns(93.224%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         4.000       4.000 r                        
 C11                                                     0.000       4.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050       4.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249       5.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066       5.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.679       6.044         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078       6.122 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       6.362         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000       6.362 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     0.995       7.357         ntclkbufg_1      
 CLMA_166_132/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.000       7.357                          
 clock uncertainty                                      -0.150       7.207                          

 Setup time                                             -0.079       7.128                          

 Data required time                                                  7.128                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.128                          
 Data arrival time                                                  12.930                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.802                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.368  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.693
  Launch Clock Delay      :  2.325
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.018      22.325         ntR1741          
 CLMS_154_125/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_154_125/Q1                   tco                   0.184      22.509 r       u_lcd_rgb_top/u_rd_id/lcd_id[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.140      22.649         lcd_id[6]        
 CLMS_154_121/Y2                   td                    0.184      22.833 r       N69_11/gateop_perm/Z
                                   net (fanout=24)       0.212      23.045         ddr3_addr_max[13]
 CLMA_158_120/Y3                   td                    0.130      23.175 r       u_udp_data/N2/gateop_perm/Z
                                   net (fanout=18)       1.034      24.209         picture_data_vld 
 DRM_210_44/WEA[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                  24.209         Logic Levels: 2  
                                                                                   Logic: 0.498ns(26.433%), Route: 1.386ns(73.567%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315      21.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096      21.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.795      22.256         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083      22.339 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      22.608         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      22.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.085      23.693         ntclkbufg_1      
 DRM_210_44/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      23.693                          
 clock uncertainty                                       0.150      23.843                          

 Hold time                                               0.057      23.900                          

 Data required time                                                 23.900                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.900                          
 Data arrival time                                                  24.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.711
  Launch Clock Delay      :  2.325
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.018      22.325         ntR1741          
 CLMS_154_125/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_154_125/Q1                   tco                   0.184      22.509 r       u_lcd_rgb_top/u_rd_id/lcd_id[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.140      22.649         lcd_id[6]        
 CLMS_154_121/Y2                   td                    0.184      22.833 r       N69_11/gateop_perm/Z
                                   net (fanout=24)       0.212      23.045         ddr3_addr_max[13]
 CLMA_158_120/Y3                   td                    0.130      23.175 r       u_udp_data/N2/gateop_perm/Z
                                   net (fanout=18)       1.108      24.283         picture_data_vld 
 DRM_210_68/WEA[0]                                                         r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                  24.283         Logic Levels: 2  
                                                                                   Logic: 0.498ns(25.434%), Route: 1.460ns(74.566%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315      21.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096      21.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.795      22.256         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083      22.339 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      22.608         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      22.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.103      23.711         ntclkbufg_1      
 DRM_210_68/CLKA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      23.711                          
 clock uncertainty                                       0.150      23.861                          

 Hold time                                               0.057      23.918                          

 Data required time                                                 23.918                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.918                          
 Data arrival time                                                  24.283                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/WEA[0]
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.365  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.690
  Launch Clock Delay      :  2.325
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.018      22.325         ntR1741          
 CLMS_154_125/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_154_125/Q1                   tco                   0.184      22.509 r       u_lcd_rgb_top/u_rd_id/lcd_id[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.140      22.649         lcd_id[6]        
 CLMS_154_121/Y2                   td                    0.184      22.833 r       N69_11/gateop_perm/Z
                                   net (fanout=24)       0.212      23.045         ddr3_addr_max[13]
 CLMA_158_120/Y3                   td                    0.130      23.175 r       u_udp_data/N2/gateop_perm/Z
                                   net (fanout=18)       1.197      24.372         picture_data_vld 
 DRM_142_168/WEA[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/WEA[0]

 Data arrival time                                                  24.372         Logic Levels: 2  
                                                                                   Logic: 0.498ns(24.328%), Route: 1.549ns(75.672%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315      21.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096      21.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.795      22.256         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083      22.339 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      22.608         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      22.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.082      23.690         ntclkbufg_1      
 DRM_142_168/CLKA[0]                                                       r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      23.690                          
 clock uncertainty                                       0.150      23.840                          

 Hold time                                               0.057      23.897                          

 Data required time                                                 23.897                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.897                          
 Data arrival time                                                  24.372                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.475                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.645  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.369
  Launch Clock Delay      :  5.014
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.130      15.014         ntclkbufg_0      
 CLMA_158_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_158_121/Q2                   tco                   0.223      15.237 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.180      15.417         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [5]
 CLMS_162_121/M3                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                  15.417         Logic Levels: 0  
                                                                                   Logic: 0.223ns(55.335%), Route: 0.180ns(44.665%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249      13.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066      13.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.679      14.044         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078      14.122 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.362         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      14.362 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.007      15.369         ntclkbufg_1      
 CLMS_162_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      15.369                          
 clock uncertainty                                      -0.150      15.219                          

 Setup time                                             -0.068      15.151                          

 Data required time                                                 15.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.151                          
 Data arrival time                                                  15.417                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.642  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  5.009
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.125      15.009         ntclkbufg_0      
 CLMS_154_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMS_154_113/Q2                   tco                   0.223      15.232 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.081      15.313         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [1]
 CLMA_154_112/M1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                  15.313         Logic Levels: 0  
                                                                                   Logic: 0.223ns(73.355%), Route: 0.081ns(26.645%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249      13.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066      13.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.679      14.044         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078      14.122 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.362         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      14.362 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.005      15.367         ntclkbufg_1      
 CLMA_154_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000      15.367                          
 clock uncertainty                                      -0.150      15.217                          

 Setup time                                             -0.068      15.149                          

 Data required time                                                 15.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.149                          
 Data arrival time                                                  15.313                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.164                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.642  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  5.009
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.125      15.009         ntclkbufg_0      
 CLMS_154_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMS_154_113/Q0                   tco                   0.221      15.230 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.081      15.311         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [2]
 CLMA_154_112/M0                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                  15.311         Logic Levels: 0  
                                                                                   Logic: 0.221ns(73.179%), Route: 0.081ns(26.821%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        12.000      12.000 r                        
 C11                                                     0.000      12.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      12.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249      13.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066      13.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.679      14.044         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078      14.122 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.362         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      14.362 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.005      15.367         ntclkbufg_1      
 CLMA_154_112/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.000      15.367                          
 clock uncertainty                                      -0.150      15.217                          

 Setup time                                             -0.068      15.149                          

 Data required time                                                 15.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.149                          
 Data arrival time                                                  15.311                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.162                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.601  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.743
  Launch Clock Delay      :  4.344
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.015      24.344         ntclkbufg_0      
 CLMA_158_124/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_158_124/Q3                   tco                   0.178      24.522 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.059      24.581         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMA_158_125/AD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                  24.581         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315      21.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096      21.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.795      22.256         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083      22.339 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      22.608         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      22.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.135      23.743         ntclkbufg_1      
 CLMA_158_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      23.743                          
 clock uncertainty                                       0.150      23.893                          

 Hold time                                               0.040      23.933                          

 Data required time                                                 23.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.933                          
 Data arrival time                                                  24.581                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.648                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.601  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.735
  Launch Clock Delay      :  4.336
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.007      24.336         ntclkbufg_0      
 CLMA_162_120/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_162_120/Q2                   tco                   0.180      24.516 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058      24.574         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [7]
 CLMS_162_121/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                  24.574         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315      21.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096      21.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.795      22.256         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083      22.339 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      22.608         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      22.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.127      23.735         ntclkbufg_1      
 CLMS_162_121/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      23.735                          
 clock uncertainty                                       0.150      23.885                          

 Hold time                                               0.040      23.925                          

 Data required time                                                 23.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.925                          
 Data arrival time                                                  24.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.649                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D
Path Group  : eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.601  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.734
  Launch Clock Delay      :  4.335
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.006      24.335         ntclkbufg_0      
 CLMA_158_129/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_158_129/Q2                   tco                   0.180      24.515 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058      24.573         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/rptr [8]
 CLMA_158_128/CD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/D

 Data arrival time                                                  24.573         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315      21.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096      21.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.795      22.256         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083      22.339 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      22.608         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      22.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.126      23.734         ntclkbufg_1      
 CLMA_158_128/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.000      23.734                          
 clock uncertainty                                       0.150      23.884                          

 Hold time                                               0.040      23.924                          

 Data required time                                                 23.924                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.924                          
 Data arrival time                                                  24.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.649                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.991
  Launch Clock Delay      :  3.517
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.517         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.408       3.925 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.925         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.925         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       3.567 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       3.807         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       3.807 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.883         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.972 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.246         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.446 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.491         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.016                          
 clock uncertainty                                      -0.150       5.866                          

 Setup time                                             -0.105       5.761                          

 Data required time                                                  5.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.761                          
 Data arrival time                                                   3.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.991
  Launch Clock Delay      :  3.517
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.517         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.408       3.925 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.925         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.925         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       3.567 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       3.807         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       3.807 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.883         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.972 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.246         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.446 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.491         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.016                          
 clock uncertainty                                      -0.150       5.866                          

 Setup time                                             -0.105       5.761                          

 Data required time                                                  5.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.761                          
 Data arrival time                                                   3.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.991
  Launch Clock Delay      :  3.517
  Clock Pessimism Removal :  0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.517         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.408       3.925 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.925         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.925         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       3.567 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       3.807         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       3.807 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.883         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.972 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.246         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.446 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.045       5.491         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.525       6.016                          
 clock uncertainty                                      -0.150       5.866                          

 Setup time                                             -0.105       5.761                          

 Data required time                                                  5.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.761                          
 Data arrival time                                                   3.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.836                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.520
  Launch Clock Delay      :  2.983
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.983         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[0]       tco                   0.339       3.322 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       3.322         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_243_90/IFIFO_RADDR[0]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   3.322         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.520         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       2.995                          
 clock uncertainty                                       0.000       2.995                          

 Hold time                                              -0.053       2.942                          

 Data required time                                                  2.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.942                          
 Data arrival time                                                   3.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.520
  Launch Clock Delay      :  2.983
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.983         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[1]       tco                   0.339       3.322 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       3.322         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_243_90/IFIFO_RADDR[1]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   3.322         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.520         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       2.995                          
 clock uncertainty                                       0.000       2.995                          

 Hold time                                              -0.053       2.942                          

 Data required time                                                  2.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.942                          
 Data arrival time                                                   3.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.520
  Launch Clock Delay      :  2.983
  Clock Pessimism Removal :  -0.525

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       2.983         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_242_100/IFIFO_RADDR[2]       tco                   0.339       3.322 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       3.322         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_243_90/IFIFO_RADDR[2]                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   3.322         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.049       3.520         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 IOL_243_90/CLK_IO                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.525       2.995                          
 clock uncertainty                                       0.000       2.995                          

 Hold time                                              -0.053       2.942                          

 Data required time                                                  2.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.942                          
 Data arrival time                                                   3.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[31]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.150  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.324
  Launch Clock Delay      :  5.029
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.145       5.029         ntclkbufg_0      
 CLMS_234_145/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9]/opit_0_inv_L5Q_perm/CLK

 CLMS_234_145/Q0                   tco                   0.221       5.250 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.373       5.623         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg [9]
 CLMA_230_141/Y3                   td                    0.358       5.981 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_12[1]/gateop/F
                                   net (fanout=1)        0.460       6.441         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N10808
 CLMA_230_140/Y3                   td                    0.211       6.652 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_15[1]/gateop/F
                                   net (fanout=1)        0.352       7.004         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N10820
 CLMA_230_132/Y1                   td                    0.212       7.216 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_16[1]/gateop/F
                                   net (fanout=8)        0.357       7.573         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N10824
 CLMA_226_132/Y0                   td                    0.233       7.806 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[1]/gateop/F
                                   net (fanout=11)       0.191       7.997         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dbg_upcal [1]
 CLMA_226_124/Y0                   td                    0.226       8.223 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548/gateop_perm/Z
                                   net (fanout=100)      0.920       9.143         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548
 CLMA_214_24/CECO                  td                    0.132       9.275 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[94]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.275         ntR914           
 CLMA_214_28/CECO                  td                    0.132       9.407 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[126]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.407         ntR913           
 CLMA_214_32/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[31]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.407         Logic Levels: 7  
                                                                                   Logic: 1.725ns(39.402%), Route: 2.653ns(60.598%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     0.995      14.324         ntclkbufg_0      
 CLMA_214_32/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[31]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.555      14.879                          
 clock uncertainty                                      -0.150      14.729                          

 Setup time                                             -0.576      14.153                          

 Data required time                                                 14.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.153                          
 Data arrival time                                                   9.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.746                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[63]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.150  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.324
  Launch Clock Delay      :  5.029
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.145       5.029         ntclkbufg_0      
 CLMS_234_145/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9]/opit_0_inv_L5Q_perm/CLK

 CLMS_234_145/Q0                   tco                   0.221       5.250 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.373       5.623         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg [9]
 CLMA_230_141/Y3                   td                    0.358       5.981 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_12[1]/gateop/F
                                   net (fanout=1)        0.460       6.441         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N10808
 CLMA_230_140/Y3                   td                    0.211       6.652 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_15[1]/gateop/F
                                   net (fanout=1)        0.352       7.004         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N10820
 CLMA_230_132/Y1                   td                    0.212       7.216 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_16[1]/gateop/F
                                   net (fanout=8)        0.357       7.573         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N10824
 CLMA_226_132/Y0                   td                    0.233       7.806 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[1]/gateop/F
                                   net (fanout=11)       0.191       7.997         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dbg_upcal [1]
 CLMA_226_124/Y0                   td                    0.226       8.223 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548/gateop_perm/Z
                                   net (fanout=100)      0.920       9.143         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548
 CLMA_214_24/CECO                  td                    0.132       9.275 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[94]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.275         ntR914           
 CLMA_214_28/CECO                  td                    0.132       9.407 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[126]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.407         ntR913           
 CLMA_214_32/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[63]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.407         Logic Levels: 7  
                                                                                   Logic: 1.725ns(39.402%), Route: 2.653ns(60.598%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     0.995      14.324         ntclkbufg_0      
 CLMA_214_32/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[63]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.555      14.879                          
 clock uncertainty                                      -0.150      14.729                          

 Setup time                                             -0.576      14.153                          

 Data required time                                                 14.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.153                          
 Data arrival time                                                   9.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.746                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[95]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.150  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.324
  Launch Clock Delay      :  5.029
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.145       5.029         ntclkbufg_0      
 CLMS_234_145/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9]/opit_0_inv_L5Q_perm/CLK

 CLMS_234_145/Q0                   tco                   0.221       5.250 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.373       5.623         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_reg [9]
 CLMA_230_141/Y3                   td                    0.358       5.981 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_12[1]/gateop/F
                                   net (fanout=1)        0.460       6.441         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N10808
 CLMA_230_140/Y3                   td                    0.211       6.652 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_15[1]/gateop/F
                                   net (fanout=1)        0.352       7.004         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N10820
 CLMA_230_132/Y1                   td                    0.212       7.216 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_16[1]/gateop/F
                                   net (fanout=8)        0.357       7.573         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/_N10824
 CLMA_226_132/Y0                   td                    0.233       7.806 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[1]/gateop/F
                                   net (fanout=11)       0.191       7.997         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/dbg_upcal [1]
 CLMA_226_124/Y0                   td                    0.226       8.223 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548/gateop_perm/Z
                                   net (fanout=100)      0.920       9.143         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/N548
 CLMA_214_24/CECO                  td                    0.132       9.275 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[94]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.275         ntR914           
 CLMA_214_28/CECO                  td                    0.132       9.407 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[126]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.407         ntR913           
 CLMA_214_32/CECI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[95]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.407         Logic Levels: 7  
                                                                                   Logic: 1.725ns(39.402%), Route: 2.653ns(60.598%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     0.995      14.324         ntclkbufg_0      
 CLMA_214_32/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[95]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.555      14.879                          
 clock uncertainty                                      -0.150      14.729                          

 Setup time                                             -0.576      14.153                          

 Data required time                                                 14.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.153                          
 Data arrival time                                                   9.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.746                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/ddrphy_update_comp_val[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.042
  Launch Clock Delay      :  4.366
  Clock Pessimism Removal :  -0.660

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.037       4.366         ntclkbufg_0      
 CLMS_234_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last[0]/opit_0_inv/CLK

 CLMS_234_133/Q0                   tco                   0.179       4.545 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last[0]/opit_0_inv/Q
                                   net (fanout=2)        0.061       4.606         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last [0]
 CLMA_234_132/B4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/ddrphy_update_comp_val[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.606         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.158       5.042         ntclkbufg_0      
 CLMA_234_132/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/ddrphy_update_comp_val[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.660       4.382                          
 clock uncertainty                                       0.000       4.382                          

 Hold time                                              -0.029       4.353                          

 Data required time                                                  4.353                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.353                          
 Data arrival time                                                   4.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[0]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.025
  Launch Clock Delay      :  4.350
  Clock Pessimism Removal :  -0.660

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.021       4.350         ntclkbufg_0      
 CLMA_214_132/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_214_132/Q0                   tco                   0.179       4.529 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.061       4.590         u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_reg [1]
 CLMS_214_133/B4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.590         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.141       5.025         ntclkbufg_0      
 CLMS_214_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.660       4.365                          
 clock uncertainty                                       0.000       4.365                          

 Hold time                                              -0.029       4.336                          

 Data required time                                                  4.336                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.336                          
 Data arrival time                                                   4.590                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cnt_tmod_pass/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[7]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.017
  Launch Clock Delay      :  4.342
  Clock Pessimism Removal :  -0.660

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.013       4.342         ntclkbufg_0      
 CLMA_214_140/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cnt_tmod_pass/opit_0_inv_L5Q_perm/CLK

 CLMA_214_140/Q0                   tco                   0.179       4.521 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cnt_tmod_pass/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.062       4.583         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/cnt_tmod_pass
 CLMS_214_141/B4                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.583         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.274%), Route: 0.062ns(25.726%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.133       5.017         ntclkbufg_0      
 CLMS_214_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_reg[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.660       4.357                          
 clock uncertainty                                       0.000       4.357                          

 Hold time                                              -0.029       4.328                          

 Data required time                                                  4.328                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.328                          
 Data arrival time                                                   4.583                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.871  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.324
  Launch Clock Delay      :  2.747
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.134       2.747         ntR1741          
 CLMA_154_120/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_120/Q3                   tco                   0.220       2.967 f       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.171       4.138         lcd_id[7]        
 CLMA_118_200/Y6CD                 td                    0.103       4.241 f       CLKROUTE_65/Z    
                                   net (fanout=2)        3.168       7.409         ntR1734          
 CLMA_94_52/Y6CD                   td                    0.103       7.512 f       CLKROUTE_64/Z    
                                   net (fanout=1)        2.651      10.163         ntR1735          
 CLMS_166_133/C1                                                           f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/opit_0_L5Q_perm/L1

 Data arrival time                                                  10.163         Logic Levels: 2  
                                                                                   Logic: 0.426ns(5.744%), Route: 6.990ns(94.256%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     0.995      14.324         ntclkbufg_0      
 CLMS_166_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.294      14.618                          
 clock uncertainty                                      -0.150      14.468                          

 Setup time                                             -0.190      14.278                          

 Data required time                                                 14.278                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.278                          
 Data arrival time                                                  10.163                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.115                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.879  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.336
  Launch Clock Delay      :  2.751
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.138       2.751         ntR1741          
 CLMS_154_125/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_154_125/Q3                   tco                   0.220       2.971 f       u_lcd_rgb_top/u_rd_id/lcd_id[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        6.877       9.848         lcd_id[2]        
 CLMA_162_120/A2                                                           f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/opit_0_L5Q_perm/L2

 Data arrival time                                                   9.848         Logic Levels: 0  
                                                                                   Logic: 0.220ns(3.100%), Route: 6.877ns(96.900%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.007      14.336         ntclkbufg_0      
 CLMA_162_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.294      14.630                          
 clock uncertainty                                      -0.150      14.480                          

 Setup time                                             -0.305      14.175                          

 Data required time                                                 14.175                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.175                          
 Data arrival time                                                   9.848                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.879  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.336
  Launch Clock Delay      :  2.751
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.138       2.751         ntR1741          
 CLMS_154_125/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_154_125/Q1                   tco                   0.223       2.974 f       u_lcd_rgb_top/u_rd_id/lcd_id[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        3.394       6.368         lcd_id[6]        
 CLMA_74_201/Y6CD                  td                    0.103       6.471 f       CLKROUTE_62/Z    
                                   net (fanout=1)        0.411       6.882         ntR1732          
 CLMA_74_193/Y6AB                  td                    0.101       6.983 f       CLKROUTE_61/Z    
                                   net (fanout=1)        0.290       7.273         ntR1731          
 CLMA_74_204/Y6CD                  td                    0.103       7.376 f       CLKROUTE_60/Z    
                                   net (fanout=1)        0.379       7.755         ntR1730          
 CLMA_74_197/Y6CD                  td                    0.103       7.858 f       CLKROUTE_59/Z    
                                   net (fanout=1)        0.192       8.050         ntR1729          
 CLMA_74_204/Y6AB                  td                    0.101       8.151 f       CLKROUTE_58/Z    
                                   net (fanout=2)        1.796       9.947         ntR1728          
 CLMA_162_120/A1                                                           f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/opit_0_L5Q_perm/L1

 Data arrival time                                                   9.947         Logic Levels: 5  
                                                                                   Logic: 0.734ns(10.200%), Route: 6.462ns(89.800%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.007      14.336         ntclkbufg_0      
 CLMA_162_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.294      14.630                          
 clock uncertainty                                      -0.150      14.480                          

 Setup time                                             -0.191      14.289                          

 Data required time                                                 14.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.289                          
 Data arrival time                                                   9.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.404  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.011
  Launch Clock Delay      :  2.313
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       1.307 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.006       2.313         ntR1741          
 CLMA_158_117/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_158_117/Q0                   tco                   0.182       2.495 r       u_lcd_rgb_top/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        3.018       5.513         lcd_id[1]        
 CLMA_162_120/A0                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.513         Logic Levels: 0  
                                                                                   Logic: 0.182ns(5.688%), Route: 3.018ns(94.312%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.127       5.011         ntclkbufg_0      
 CLMA_162_120/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[18]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.294       4.717                          
 clock uncertainty                                       0.150       4.867                          

 Hold time                                              -0.077       4.790                          

 Data required time                                                  4.790                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.790                          
 Data arrival time                                                   5.513                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.723                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.663  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.973
  Launch Clock Delay      :  3.016
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       1.307 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.128       2.435         ntR1741          
 CLMA_146_117/Y0                   td                    0.184       2.619 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.397       3.016         lcd_clk          
 CLMA_146_80/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_146_80/Q1                    tco                   0.184       3.200 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.300       4.500         u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rptr [9]
 CLMA_66_124/Y6CD                  td                    0.093       4.593 r       CLKROUTE_51/Z    
                                   net (fanout=1)        0.994       5.587         ntR1721          
 CLMA_150_76/M0                                                            r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                   5.587         Logic Levels: 1  
                                                                                   Logic: 0.277ns(10.774%), Route: 2.294ns(89.226%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.089       4.973         ntclkbufg_0      
 CLMA_150_76/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                        -0.294       4.679                          
 clock uncertainty                                       0.150       4.829                          

 Hold time                                              -0.011       4.818                          

 Data required time                                                  4.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.818                          
 Data arrival time                                                   5.587                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.769                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    2.392  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.999
  Launch Clock Delay      :  2.313
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       1.307 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.006       2.313         ntR1741          
 CLMA_158_117/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_158_117/Q0                   tco                   0.182       2.495 r       u_lcd_rgb_top/u_rd_id/lcd_id[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        3.042       5.537         lcd_id[1]        
 CLMS_166_133/C2                                                           r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/opit_0_L5Q_perm/L2

 Data arrival time                                                   5.537         Logic Levels: 0  
                                                                                   Logic: 0.182ns(5.645%), Route: 3.042ns(94.355%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.115       4.999         ntclkbufg_0      
 CLMS_166_133/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.294       4.705                          
 clock uncertainty                                       0.150       4.855                          

 Hold time                                              -0.193       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.875                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.605  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.325
  Launch Clock Delay      :  3.720
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        28.000      28.000 r                        
 C11                                                     0.000      28.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      28.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315      29.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096      29.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.795      30.256         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083      30.339 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      30.608         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      30.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.112      31.720         ntclkbufg_1      
 CLMS_178_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK

 CLMS_178_133/Q1                   tco                   0.223      31.943 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        6.153      38.096         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [12]
 CLMS_178_129/AD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/D

 Data arrival time                                                  38.096         Logic Levels: 0  
                                                                                   Logic: 0.223ns(3.497%), Route: 6.153ns(96.503%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      31.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      31.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      31.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      32.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      32.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      32.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      32.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      32.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      32.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      33.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      33.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     0.996      34.325         ntclkbufg_0      
 CLMS_178_129/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[12]/opit_0/CLK
 clock pessimism                                         0.000      34.325                          
 clock uncertainty                                      -0.150      34.175                          

 Setup time                                              0.024      34.199                          

 Data required time                                                 34.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.199                          
 Data arrival time                                                  38.096                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.897                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.597  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.324
  Launch Clock Delay      :  3.727
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        28.000      28.000 r                        
 C11                                                     0.000      28.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      28.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315      29.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096      29.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.795      30.256         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083      30.339 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      30.608         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      30.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.119      31.727         ntclkbufg_1      
 CLMA_166_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_MUX4TO1Q/CLK

 CLMA_166_116/Q0                   tco                   0.221      31.948 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_MUX4TO1Q/Q
                                   net (fanout=1)        1.801      33.749         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [7]
 CLMA_90_196/Y6CD                  td                    0.103      33.852 f       CLKROUTE_50/Z    
                                   net (fanout=1)        0.532      34.384         ntR1720          
 CLMA_98_196/Y6CD                  td                    0.103      34.487 f       CLKROUTE_49/Z    
                                   net (fanout=1)        3.600      38.087         ntR1719          
 CLMS_166_113/AD                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/D

 Data arrival time                                                  38.087         Logic Levels: 2  
                                                                                   Logic: 0.427ns(6.714%), Route: 5.933ns(93.286%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      31.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      31.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      31.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      32.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      32.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      32.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      32.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      32.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      32.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      33.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      33.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     0.995      34.324         ntclkbufg_0      
 CLMS_166_113/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0/CLK
 clock pessimism                                         0.000      34.324                          
 clock uncertainty                                      -0.150      34.174                          

 Setup time                                              0.024      34.198                          

 Data required time                                                 34.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.198                          
 Data arrival time                                                  38.087                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.889                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.601  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.334
  Launch Clock Delay      :  3.733
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        28.000      28.000 r                        
 C11                                                     0.000      28.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      28.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.315      29.365 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      29.365         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.096      29.461 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.795      30.256         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.083      30.339 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      30.608         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      30.608 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.125      31.733         ntclkbufg_1      
 CLMA_178_124/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_MUX4TO1Q/CLK

 CLMA_178_124/Q2                   tco                   0.223      31.956 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_MUX4TO1Q/Q
                                   net (fanout=1)        1.850      33.806         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMA_230_45/Y6AB                  td                    0.101      33.907 f       CLKROUTE_12/Z    
                                   net (fanout=1)        1.023      34.930         ntR1682          
 CLMA_234_44/Y6CD                  td                    0.103      35.033 f       CLKROUTE_11/Z    
                                   net (fanout=1)        0.213      35.246         ntR1681          
 CLMA_238_44/Y6CD                  td                    0.103      35.349 f       CLKROUTE_10/Z    
                                   net (fanout=1)        2.621      37.970         ntR1680          
 CLMS_178_125/M1                                                           f       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                  37.970         Logic Levels: 3  
                                                                                   Logic: 0.530ns(8.498%), Route: 5.707ns(91.502%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        30.000      30.000 r                        
 V9                                                      0.000      30.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      30.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      31.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      31.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      31.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      32.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      32.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      32.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      32.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      32.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      32.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      33.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      33.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.005      34.334         ntclkbufg_0      
 CLMS_178_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      34.334                          
 clock uncertainty                                      -0.150      34.184                          

 Setup time                                             -0.068      34.116                          

 Data required time                                                 34.116                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.116                          
 Data arrival time                                                  37.970                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.854                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.649  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.000
  Launch Clock Delay      :  3.351
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249      21.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066      21.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.679      22.044         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078      22.122 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      22.362         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      22.362 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     0.989      23.351         ntclkbufg_1      
 CLMA_174_133/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_MUX4TO1Q/CLK

 CLMA_174_133/Q0                   tco                   0.182      23.533 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_MUX4TO1Q/Q
                                   net (fanout=1)        2.613      26.146         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [9]
 CLMS_178_129/M0                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                  26.146         Logic Levels: 0  
                                                                                   Logic: 0.182ns(6.512%), Route: 2.613ns(93.488%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      22.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      22.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      23.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      23.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      23.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      23.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      23.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.116      25.000         ntclkbufg_0      
 CLMS_178_129/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.000      25.000                          
 clock uncertainty                                       0.150      25.150                          

 Hold time                                              -0.011      25.139                          

 Data required time                                                 25.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.139                          
 Data arrival time                                                  26.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.007                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.642  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.000
  Launch Clock Delay      :  3.358
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249      21.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066      21.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.679      22.044         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078      22.122 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      22.362         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      22.362 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     0.996      23.358         ntclkbufg_1      
 CLMA_178_116/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_MUX4TO1Q/CLK

 CLMA_178_116/Q1                   tco                   0.184      23.542 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_MUX4TO1Q/Q
                                   net (fanout=1)        1.095      24.637         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [5]
 CLMA_234_36/Y6CD                  td                    0.093      24.730 r       CLKROUTE_15/Z    
                                   net (fanout=1)        0.152      24.882         ntR1685          
 CLMS_238_37/Y6CD                  td                    0.093      24.975 r       CLKROUTE_14/Z    
                                   net (fanout=1)        1.809      26.784         ntR1684          
 CLMS_234_37/Y6AB                  td                    0.092      26.876 r       CLKROUTE_13/Z    
                                   net (fanout=1)        1.134      28.010         ntR1683          
 CLMS_178_117/AD                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                  28.010         Logic Levels: 3  
                                                                                   Logic: 0.462ns(9.931%), Route: 4.190ns(90.069%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      22.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      22.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      23.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      23.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      23.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      23.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      23.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.116      25.000         ntclkbufg_0      
 CLMS_178_117/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                         0.000      25.000                          
 clock uncertainty                                       0.150      25.150                          

 Hold time                                               0.034      25.184                          

 Data required time                                                 25.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.184                          
 Data arrival time                                                  28.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.826                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.642  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.009
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 C11                                                     0.000      20.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.050      20.050         eth_rxc          
 IOBS_125_252/DIN                  td                    1.249      21.299 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.299         eth_rxc_ibuf/ntD 
 IOL_127_249/RX_DATA_DD            td                    0.066      21.365 r       eth_rxc_ibuf/opit_1/OUT
                                   net (fanout=1)        0.679      22.044         nt_eth_rxc       
 PLL_122_179/CLK_OUT0              td                    0.078      22.122 r       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      22.362         gmii_rx_clk      
 USCM_56_115/CLK_USCM              td                    0.000      22.362 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1589)     1.005      23.367         ntclkbufg_1      
 CLMA_178_124/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_MUX4TO1Q/CLK

 CLMA_178_124/Q2                   tco                   0.183      23.550 r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_MUX4TO1Q/Q
                                   net (fanout=1)        1.371      24.921         u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/wptr [6]
 CLMA_230_45/Y6AB                  td                    0.092      25.013 r       CLKROUTE_12/Z    
                                   net (fanout=1)        0.735      25.748         ntR1682          
 CLMA_234_44/Y6CD                  td                    0.093      25.841 r       CLKROUTE_11/Z    
                                   net (fanout=1)        0.154      25.995         ntR1681          
 CLMA_238_44/Y6CD                  td                    0.093      26.088 r       CLKROUTE_10/Z    
                                   net (fanout=1)        1.962      28.050         ntR1680          
 CLMS_178_125/M1                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                  28.050         Logic Levels: 3  
                                                                                   Logic: 0.461ns(9.844%), Route: 4.222ns(90.156%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      22.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      22.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      23.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      23.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      23.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      23.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      23.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.125      25.009         ntclkbufg_0      
 CLMS_178_125/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000      25.009                          
 clock uncertainty                                       0.150      25.159                          

 Hold time                                              -0.011      25.148                          

 Data required time                                                 25.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.148                          
 Data arrival time                                                  28.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.902                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.693  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.022
  Launch Clock Delay      :  5.009
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.125      15.009         ntclkbufg_0      
 CLMA_138_100/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_138_100/Q0                   tco                   0.221      15.230 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.169      15.399         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_134_101/Y3                   td                    0.360      15.759 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=57)       0.670      16.429         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMS_154_69/RSCO                  td                    0.113      16.542 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/RSOUT
                                   net (fanout=2)        0.000      16.542         ntR445           
 CLMS_154_73/RSCO                  td                    0.113      16.655 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=2)        0.000      16.655         ntR444           
 CLMS_154_77/RSCO                  td                    0.113      16.768 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000      16.768         ntR443           
 CLMS_154_81/RSCO                  td                    0.113      16.881 f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/wr_water_level[10]/opit_0_AQ_perm/RSOUT
                                   net (fanout=1)        0.000      16.881         ntR442           
 CLMS_154_85/RSCI                                                          f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/RS

 Data arrival time                                                  16.881         Logic Levels: 5  
                                                                                   Logic: 1.033ns(55.182%), Route: 0.839ns(44.818%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.128      22.435         ntR1741          
 CLMA_146_117/Y0                   td                    0.184      22.619 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.403      23.022         lcd_clk          
 CLMS_154_85/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.294      23.316                          
 clock uncertainty                                      -0.150      23.166                          

 Recovery time                                           0.000      23.166                          

 Data required time                                                 23.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.166                          
 Data arrival time                                                  16.881                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.285                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.667  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.048
  Launch Clock Delay      :  5.009
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.125      15.009         ntclkbufg_0      
 CLMA_138_100/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_138_100/Q0                   tco                   0.221      15.230 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.169      15.399         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_134_101/Y3                   td                    0.360      15.759 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=57)       0.651      16.410         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMA_146_69/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  16.410         Logic Levels: 1  
                                                                                   Logic: 0.581ns(41.470%), Route: 0.820ns(58.530%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.128      22.435         ntR1741          
 CLMA_146_117/Y0                   td                    0.184      22.619 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.429      23.048         lcd_clk          
 CLMA_146_69/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.294      23.342                          
 clock uncertainty                                      -0.150      23.192                          

 Recovery time                                          -0.476      22.716                          

 Data required time                                                 22.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.716                          
 Data arrival time                                                  16.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.667  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.048
  Launch Clock Delay      :  5.009
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      11.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      11.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      11.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083      11.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      11.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204      12.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094      12.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292      13.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268      13.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      13.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      13.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413      13.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.125      15.009         ntclkbufg_0      
 CLMA_138_100/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_138_100/Q0                   tco                   0.221      15.230 f       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.169      15.399         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_134_101/Y3                   td                    0.360      15.759 f       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=57)       0.651      16.410         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 CLMA_146_69/RS                                                            f       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  16.410         Logic Levels: 1  
                                                                                   Logic: 0.581ns(41.470%), Route: 0.820ns(58.530%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      21.307 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.128      22.435         ntR1741          
 CLMA_146_117/Y0                   td                    0.184      22.619 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.429      23.048         lcd_clk          
 CLMA_146_69/CLK                                                           r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.294      23.342                          
 clock uncertainty                                      -0.150      23.192                          

 Recovery time                                          -0.476      22.716                          

 Data required time                                                 22.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.716                          
 Data arrival time                                                  16.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/h_cnt[6]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.793  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.831
  Launch Clock Delay      :  4.330
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.001      24.330         ntclkbufg_0      
 CLMA_154_108/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_154_108/Q3                   tco                   0.178      24.508 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.163      24.671         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_154_100/Y0                   td                    0.130      24.801 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=59)       0.405      25.206         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_146_89/RSCO                  td                    0.085      25.291 r       u_lcd_rgb_top/u_lcd_driver/h_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      25.291         ntR57            
 CLMA_146_93/RSCI                                                          r       u_lcd_rgb_top/u_lcd_driver/h_cnt[6]/opit_0_A2Q21/RS

 Data arrival time                                                  25.291         Logic Levels: 2  
                                                                                   Logic: 0.393ns(40.895%), Route: 0.568ns(59.105%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      21.613 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.281      22.894         ntR1741          
 CLMA_146_117/Y0                   td                    0.246      23.140 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.691      23.831         lcd_clk          
 CLMA_146_93/CLK                                                           r       u_lcd_rgb_top/u_lcd_driver/h_cnt[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.294      23.537                          
 clock uncertainty                                       0.150      23.687                          

 Removal time                                            0.000      23.687                          

 Data required time                                                 23.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.687                          
 Data arrival time                                                  25.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.604                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK
Endpoint    : u_lcd_rgb_top/u_lcd_driver/h_cnt[8]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.793  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.831
  Launch Clock Delay      :  4.330
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.001      24.330         ntclkbufg_0      
 CLMA_154_108/CLK                                                          r       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/CLK

 CLMA_154_108/Q3                   tco                   0.178      24.508 f       u_ddr3_ctrl_top/ddr3_init_done/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.163      24.671         u_ddr3_ctrl_top/ddr3_init_done
 CLMA_154_100/Y0                   td                    0.130      24.801 r       u_ddr3_ctrl_top/u_aq_axi_master/N15/gateop_perm/Z
                                   net (fanout=59)       0.405      25.206         u_ddr3_ctrl_top/u_aq_axi_master/N15
 CLMA_146_89/RSCO                  td                    0.085      25.291 r       u_lcd_rgb_top/u_lcd_driver/h_cnt[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      25.291         ntR57            
 CLMA_146_93/RSCI                                                          r       u_lcd_rgb_top/u_lcd_driver/h_cnt[8]/opit_0_A2Q21/RS

 Data arrival time                                                  25.291         Logic Levels: 2  
                                                                                   Logic: 0.393ns(40.895%), Route: 0.568ns(59.105%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      21.613 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.281      22.894         ntR1741          
 CLMA_146_117/Y0                   td                    0.246      23.140 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.691      23.831         lcd_clk          
 CLMA_146_93/CLK                                                           r       u_lcd_rgb_top/u_lcd_driver/h_cnt[8]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.294      23.537                          
 clock uncertainty                                       0.150      23.687                          

 Removal time                                            0.000      23.687                          

 Data required time                                                 23.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.687                          
 Data arrival time                                                  25.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.604                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.638  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.990
  Launch Clock Delay      :  4.334
  Clock Pessimism Removal :  -0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      22.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      22.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      22.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      22.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      22.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      22.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      23.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      23.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.005      24.334         ntclkbufg_0      
 CLMA_138_100/CLK                                                          r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/CLK

 CLMA_138_100/Q0                   tco                   0.182      24.516 r       u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.140      24.656         u_ddr3_ctrl_top/u_ctrl_fifo/rdfifo_rst_h
 CLMS_134_101/Y3                   td                    0.271      24.927 r       u_ddr3_ctrl_top/u_ctrl_fifo/N21/gateop_perm/Z
                                   net (fanout=57)       0.500      25.427         u_ddr3_ctrl_top/u_ctrl_fifo/N21
 DRM_142_44/RSTB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  25.427         Logic Levels: 1  
                                                                                   Logic: 0.453ns(41.446%), Route: 0.640ns(58.554%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      21.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      21.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      21.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083      21.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269      21.613         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000      21.613 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.281      22.894         ntR1741          
 CLMA_146_117/Y0                   td                    0.246      23.140 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.850      23.990         lcd_clk          
 DRM_142_44/CLKB[0]                                                        r       u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.294      23.696                          
 clock uncertainty                                       0.150      23.846                          

 Removal time                                           -0.063      23.783                          

 Data required time                                                 23.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.783                          
 Data arrival time                                                  25.427                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.644                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/opit_0_inv/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.249
  Launch Clock Delay      :  2.751
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.138       2.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_124/Q0                   tco                   0.221       2.972 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=613)      6.653       9.625         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_186_60/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/opit_0_inv/RS

 Data arrival time                                                   9.625         Logic Levels: 0  
                                                                                   Logic: 0.221ns(3.215%), Route: 6.653ns(96.785%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.942      22.249         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/opit_0_inv/CLK
 clock pessimism                                         0.370      22.619                          
 clock uncertainty                                      -0.150      22.469                          

 Recovery time                                          -0.476      21.993                          

 Data required time                                                 21.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.993                          
 Data arrival time                                                   9.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.368                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.086  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.269
  Launch Clock Delay      :  2.751
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.138       2.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_124/Q0                   tco                   0.221       2.972 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=613)      6.663       9.635         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_194_48/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.635         Logic Levels: 0  
                                                                                   Logic: 0.221ns(3.210%), Route: 6.663ns(96.790%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.962      22.269         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_48/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396      22.665                          
 clock uncertainty                                      -0.150      22.515                          

 Recovery time                                          -0.476      22.039                          

 Data required time                                                 22.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.039                          
 Data arrival time                                                   9.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.404                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.086  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.269
  Launch Clock Delay      :  2.751
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.138       2.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_124/Q0                   tco                   0.221       2.972 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=613)      6.663       9.635         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_194_48/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.635         Logic Levels: 0  
                                                                                   Logic: 0.221ns(3.210%), Route: 6.663ns(96.790%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      20.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      21.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      21.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      21.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.962      22.269         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_48/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396      22.665                          
 clock uncertainty                                      -0.150      22.515                          

 Recovery time                                          -0.476      22.039                          

 Data required time                                                 22.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.039                          
 Data arrival time                                                   9.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.404                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.681
  Launch Clock Delay      :  2.258
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.951       2.258         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_53/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_186_53/Q2                    tco                   0.183       2.441 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.288       2.729         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMA_194_56/RSCO                  td                    0.092       2.821 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       2.821         ntR639           
 CLMA_194_60/RSCI                                                          f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/RS

 Data arrival time                                                   2.821         Logic Levels: 1  
                                                                                   Logic: 0.275ns(48.845%), Route: 0.288ns(51.155%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.068       2.681         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.370       2.311                          
 clock uncertainty                                       0.000       2.311                          

 Removal time                                            0.000       2.311                          

 Data required time                                                  2.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.311                          
 Data arrival time                                                   2.821                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.510                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.685
  Launch Clock Delay      :  2.258
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.951       2.258         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_53/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_186_53/Q2                    tco                   0.183       2.441 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.288       2.729         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_194_57/RS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.729         Logic Levels: 0  
                                                                                   Logic: 0.183ns(38.854%), Route: 0.288ns(61.146%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.072       2.685         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_194_57/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.315                          
 clock uncertainty                                       0.000       2.315                          

 Removal time                                           -0.187       2.128                          

 Data required time                                                  2.128                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.128                          
 Data arrival time                                                   2.729                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.601                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.685
  Launch Clock Delay      :  2.258
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.951       2.258         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_186_53/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_186_53/Q2                    tco                   0.183       2.441 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.288       2.729         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/logic_rstn
 CLMS_194_57/RS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.729         Logic Levels: 0  
                                                                                   Logic: 0.183ns(38.854%), Route: 0.288ns(61.146%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.072       2.685         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMS_194_57/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.370       2.315                          
 clock uncertainty                                       0.000       2.315                          

 Removal time                                           -0.187       2.128                          

 Data required time                                                  2.128                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.128                          
 Data arrival time                                                   2.729                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.601                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.684
  Launch Clock Delay      :  2.751
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.138       2.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_124/Q0                   tco                   0.221       2.972 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=613)      4.305       7.277         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_118_68/RS                                                            f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.277         Logic Levels: 0  
                                                                                   Logic: 0.221ns(4.883%), Route: 4.305ns(95.117%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT1               td                    0.074      12.457 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      12.697         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
 USCM_56_113/CLK_USCM              td                    0.000      12.697 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.987      13.684         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
 CLMA_118_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      13.990                          
 clock uncertainty                                      -0.150      13.840                          

 Recovery time                                          -0.476      13.364                          

 Data required time                                                 13.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.364                          
 Data arrival time                                                   7.277                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.087                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.640  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.271
  Launch Clock Delay      :  2.325
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.018       2.325         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_124/Q0                   tco                   0.182       2.507 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=613)      3.343       5.850         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_118_68/RS                                                            r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.850         Logic Levels: 0  
                                                                                   Logic: 0.182ns(5.163%), Route: 3.343ns(94.837%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT1               td                    0.079       2.896 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       3.165         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll
 USCM_56_113/CLK_USCM              td                    0.000       3.165 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg/CLKOUT
                                   net (fanout=1)        1.106       4.271         u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk
 CLMA_118_68/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.306       3.965                          
 clock uncertainty                                       0.150       4.115                          

 Removal time                                           -0.187       3.928                          

 Data required time                                                  3.928                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.928                          
 Data arrival time                                                   5.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.922                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.587  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.014
  Launch Clock Delay      :  2.687
  Clock Pessimism Removal :  0.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.074       2.687         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_202_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_202_60/Q0                    tco                   0.221       2.908 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       6.792       9.700         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 DQSL_242_56/RST_DQS                                                       f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST

 Data arrival time                                                   9.700         Logic Levels: 0  
                                                                                   Logic: 0.221ns(3.151%), Route: 6.792ns(96.849%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         1.250       1.250 f                        
 V9                                                      0.000       1.250 f       sys_clk (port)   
                                   net (fanout=1)        0.044       1.294         sys_clk          
 IOBS_128_0/DIN                    td                    0.784       2.078 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.078         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       2.116 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.171       2.287         _N25             
 PLL_122_55/CLK_OUT0               td                    0.076       2.363 f       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       2.603         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.603 f       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.071       3.674         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.087       3.761 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.267       4.028         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       4.228 f       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.036       4.264         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_56/CLK_IO                                                        f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 clock pessimism                                         0.260       4.524                          
 clock uncertainty                                      -0.150       4.374                          

 Recovery time                                          -0.279       4.095                          

 Data required time                                                  4.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.095                          
 Data arrival time                                                   9.700                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.605                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.587  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.014
  Launch Clock Delay      :  2.687
  Clock Pessimism Removal :  0.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.074       2.687         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_202_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_202_60/Q0                    tco                   0.221       2.908 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       6.336       9.244         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 DQSL_242_100/RST_DQS                                                      f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST

 Data arrival time                                                   9.244         Logic Levels: 0  
                                                                                   Logic: 0.221ns(3.370%), Route: 6.336ns(96.630%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         1.250       1.250 f                        
 V9                                                      0.000       1.250 f       sys_clk (port)   
                                   net (fanout=1)        0.044       1.294         sys_clk          
 IOBS_128_0/DIN                    td                    0.784       2.078 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.078         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       2.116 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.171       2.287         _N25             
 PLL_122_55/CLK_OUT0               td                    0.076       2.363 f       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       2.603         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.603 f       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.071       3.674         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.087       3.761 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.267       4.028         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       4.228 f       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.036       4.264         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 clock pessimism                                         0.260       4.524                          
 clock uncertainty                                      -0.150       4.374                          

 Recovery time                                          -0.279       4.095                          

 Data required time                                                  4.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.095                          
 Data arrival time                                                   9.244                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.149                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.587  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.014
  Launch Clock Delay      :  2.687
  Clock Pessimism Removal :  0.260

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.074       2.687         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_202_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_202_60/Q0                    tco                   0.221       2.908 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       6.198       9.106         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 DQSL_242_224/RST_DQS                                                      f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST

 Data arrival time                                                   9.106         Logic Levels: 0  
                                                                                   Logic: 0.221ns(3.443%), Route: 6.198ns(96.557%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         1.250       1.250 f                        
 V9                                                      0.000       1.250 f       sys_clk (port)   
                                   net (fanout=1)        0.044       1.294         sys_clk          
 IOBS_128_0/DIN                    td                    0.784       2.078 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.078         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       2.116 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.171       2.287         _N25             
 PLL_122_55/CLK_OUT0               td                    0.076       2.363 f       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       2.603         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       2.603 f       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.071       3.674         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.087       3.761 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.267       4.028         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.200       4.228 f       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.036       4.264         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_224/CLK_IO                                                       f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                         0.260       4.524                          
 clock uncertainty                                      -0.150       4.374                          

 Recovery time                                          -0.279       4.095                          

 Data required time                                                  4.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.095                          
 Data arrival time                                                   9.106                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.011                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.949  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.517
  Launch Clock Delay      :  2.262
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.955       2.262         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_202_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_202_60/Q0                    tco                   0.182       2.444 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       4.559       7.003         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 DQSL_242_180/RST_DQS                                                      r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST

 Data arrival time                                                   7.003         Logic Levels: 0  
                                                                                   Logic: 0.182ns(3.839%), Route: 4.559ns(96.161%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.046       3.517         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                        -0.306       3.211                          
 clock uncertainty                                       0.150       3.361                          

 Removal time                                            0.732       4.093                          

 Data required time                                                  4.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.093                          
 Data arrival time                                                   7.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.910                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.949  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.517
  Launch Clock Delay      :  2.262
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.955       2.262         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_202_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_202_60/Q0                    tco                   0.182       2.444 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       4.770       7.214         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 DQSL_242_224/RST_DQS                                                      r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST

 Data arrival time                                                   7.214         Logic Levels: 0  
                                                                                   Logic: 0.182ns(3.675%), Route: 4.770ns(96.325%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.046       3.517         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_224/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                        -0.306       3.211                          
 clock uncertainty                                       0.150       3.361                          

 Removal time                                            0.732       4.093                          

 Data required time                                                  4.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.093                          
 Data arrival time                                                   7.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.121                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.949  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.517
  Launch Clock Delay      :  2.262
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       0.955       2.262         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_202_60/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK

 CLMA_202_60/Q0                    tco                   0.182       2.444 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/Q
                                   net (fanout=51)       4.860       7.304         u_ddr3_ctrl_top/u_ddr3_ip/ddrphy_dqs_rst
 DQSL_242_152/RST_DQS                                                      r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST

 Data arrival time                                                   7.304         Logic Levels: 0  
                                                                                   Logic: 0.182ns(3.610%), Route: 4.860ns(96.390%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.046       3.517         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_152/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                        -0.306       3.211                          
 clock uncertainty                                       0.150       3.361                          

 Removal time                                            0.732       4.093                          

 Data required time                                                  4.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.093                          
 Data arrival time                                                   7.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.211                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.614  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.983
  Launch Clock Delay      :  5.036
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.152       5.036         ntclkbufg_0      
 CLMS_238_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_238_141/Q1                   tco                   0.223       5.259 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.822       6.081         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_56/RST_TRAINING_N                                                f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   6.081         Logic Levels: 0  
                                                                                   Logic: 0.223ns(21.340%), Route: 0.822ns(78.660%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       3.567 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       3.807         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       3.807 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.883         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.972 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.246         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.446 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       5.483         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_56/CLK_IO                                                        r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 clock pessimism                                         0.439       5.922                          
 clock uncertainty                                      -0.150       5.772                          

 Recovery time                                           0.085       5.857                          

 Data required time                                                  5.857                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.857                          
 Data arrival time                                                   6.081                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.224                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.614  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.983
  Launch Clock Delay      :  5.036
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.152       5.036         ntclkbufg_0      
 CLMS_238_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_238_141/Q1                   tco                   0.223       5.259 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.717       5.976         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_224/RST_TRAINING_N                                               f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                   5.976         Logic Levels: 0  
                                                                                   Logic: 0.223ns(23.723%), Route: 0.717ns(76.277%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       3.567 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       3.807         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       3.807 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.883         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.972 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.246         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.200       5.446 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.037       5.483         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_224/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                         0.439       5.922                          
 clock uncertainty                                      -0.150       5.772                          

 Recovery time                                           0.085       5.857                          

 Data required time                                                  5.857                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.857                          
 Data arrival time                                                   5.976                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.119                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.614  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.983
  Launch Clock Delay      :  5.036
  Clock Pessimism Removal :  0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.152       5.036         ntclkbufg_0      
 CLMS_238_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_238_141/Q1                   tco                   0.223       5.259 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.623       5.882         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_100/RST_TRAINING_N                                               f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   5.882         Logic Levels: 0  
                                                                                   Logic: 0.223ns(26.359%), Route: 0.623ns(73.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 V9                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.544         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.278 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.278         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.316 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.489         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       3.567 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       3.807         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       3.807 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       4.883         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       4.972 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       5.246         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.200       5.446 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.037       5.483         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 clock pessimism                                         0.439       5.922                          
 clock uncertainty                                      -0.150       5.772                          

 Recovery time                                           0.085       5.857                          

 Data required time                                                  5.857                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.857                          
 Data arrival time                                                   5.882                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.025                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.517
  Launch Clock Delay      :  4.361
  Clock Pessimism Removal :  -0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.032       4.361         ntclkbufg_0      
 CLMS_238_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_238_141/Q1                   tco                   0.184       4.545 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.297       4.842         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_152/RST_TRAINING_N                                               r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                   4.842         Logic Levels: 0  
                                                                                   Logic: 0.184ns(38.254%), Route: 0.297ns(61.746%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.046       3.517         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_152/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                        -0.439       3.078                          
 clock uncertainty                                       0.150       3.228                          

 Removal time                                            0.176       3.404                          

 Data required time                                                  3.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.404                          
 Data arrival time                                                   4.842                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.438                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.517
  Launch Clock Delay      :  4.361
  Clock Pessimism Removal :  -0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.032       4.361         ntclkbufg_0      
 CLMS_238_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_238_141/Q1                   tco                   0.184       4.545 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.405       4.950         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_180/RST_TRAINING_N                                               r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                   4.950         Logic Levels: 0  
                                                                                   Logic: 0.184ns(31.239%), Route: 0.405ns(68.761%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_184/OUT              td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=3)        0.046       3.517         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]
 DQSL_242_180/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 clock pessimism                                        -0.439       3.078                          
 clock uncertainty                                       0.150       3.228                          

 Removal time                                            0.176       3.404                          

 Data required time                                                  3.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.404                          
 Data arrival time                                                   4.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.546                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -1.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.517
  Launch Clock Delay      :  4.361
  Clock Pessimism Removal :  -0.439

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.032       4.361         ntclkbufg_0      
 CLMS_238_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_238_141/Q1                   tco                   0.184       4.545 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.450       4.995         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_100/RST_TRAINING_N                                               r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   4.995         Logic Levels: 0  
                                                                                   Logic: 0.184ns(29.022%), Route: 0.450ns(70.978%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_242_60/OUT               td                    0.268       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=19)       0.046       3.517         u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]
 DQSL_242_100/CLK_IO                                                       r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 clock pessimism                                        -0.439       3.078                          
 clock uncertainty                                       0.150       3.228                          

 Removal time                                            0.176       3.404                          

 Data required time                                                  3.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.404                          
 Data arrival time                                                   4.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.591                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[4]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.893  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.338
  Launch Clock Delay      :  2.751
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.138       2.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_124/Q0                   tco                   0.221       2.972 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=613)      7.350      10.322         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_194_128/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[4]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.322         Logic Levels: 0  
                                                                                   Logic: 0.221ns(2.919%), Route: 7.350ns(97.081%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.009      14.338         ntclkbufg_0      
 CLMA_194_128/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      14.644                          
 clock uncertainty                                      -0.150      14.494                          

 Recovery time                                          -0.476      14.018                          

 Data required time                                                 14.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.018                          
 Data arrival time                                                  10.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.696                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[6]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.893  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.338
  Launch Clock Delay      :  2.751
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.138       2.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_124/Q0                   tco                   0.221       2.972 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=613)      7.350      10.322         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_194_128/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[6]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.322         Logic Levels: 0  
                                                                                   Logic: 0.221ns(2.919%), Route: 7.350ns(97.081%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.009      14.338         ntclkbufg_0      
 CLMA_194_128/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      14.644                          
 clock uncertainty                                      -0.150      14.494                          

 Recovery time                                          -0.476      14.018                          

 Data required time                                                 14.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.018                          
 Data arrival time                                                  10.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.696                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[7]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    1.893  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.338
  Launch Clock Delay      :  2.751
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.138       2.751         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_124/Q0                   tco                   0.221       2.972 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=613)      7.350      10.322         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMA_194_128/RS                                                           f       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[7]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.322         Logic Levels: 0  
                                                                                   Logic: 0.221ns(2.919%), Route: 7.350ns(97.081%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.009      14.338         ntclkbufg_0      
 CLMA_194_128/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/refresh_cnt[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306      14.644                          
 clock uncertainty                                      -0.150      14.494                          

 Recovery time                                          -0.476      14.018                          

 Data required time                                                 14.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.018                          
 Data arrival time                                                  10.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.696                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][8]/opit_0_inv/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.381  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.012
  Launch Clock Delay      :  2.325
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.018       2.325         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_124/Q0                   tco                   0.179       2.504 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=613)      0.453       2.957         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_166_121/RSCO                 td                    0.085       3.042 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][9]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       3.042         ntR134           
 CLMS_166_125/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][8]/opit_0_inv/RS

 Data arrival time                                                   3.042         Logic Levels: 1  
                                                                                   Logic: 0.264ns(36.820%), Route: 0.453ns(63.180%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.128       5.012         ntclkbufg_0      
 CLMS_166_125/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][8]/opit_0_inv/CLK
 clock pessimism                                        -0.306       4.706                          
 clock uncertainty                                       0.150       4.856                          

 Removal time                                            0.000       4.856                          

 Data required time                                                  4.856                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.856                          
 Data arrival time                                                   3.042                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.814                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[16]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.372  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.003
  Launch Clock Delay      :  2.325
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.018       2.325         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_124/Q0                   tco                   0.179       2.504 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=613)      0.453       2.957         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_166_121/RSCO                 td                    0.085       3.042 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][9]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       3.042         ntR134           
 CLMS_166_125/RSCO                 td                    0.085       3.127 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][8]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.127         ntR133           
 CLMS_166_129/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[16]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   3.127         Logic Levels: 2  
                                                                                   Logic: 0.349ns(43.516%), Route: 0.453ns(56.484%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.119       5.003         ntclkbufg_0      
 CLMS_166_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[16]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.306       4.697                          
 clock uncertainty                                       0.150       4.847                          

 Removal time                                            0.000       4.847                          

 Data required time                                                  4.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.847                          
 Data arrival time                                                   3.127                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.720                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[18]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    2.372  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.003
  Launch Clock Delay      :  2.325
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.018       2.325         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 CLMA_194_124/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_194_124/Q0                   tco                   0.179       2.504 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=613)      0.453       2.957         u_ddr3_ctrl_top/u_ddr3_ip/ddr_rstn
 CLMS_166_121/RSCO                 td                    0.085       3.042 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[1][9]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       3.042         ntR134           
 CLMS_166_125/RSCO                 td                    0.085       3.127 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[2][8]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.127         ntR133           
 CLMS_166_129/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[18]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   3.127         Logic Levels: 2  
                                                                                   Logic: 0.349ns(43.516%), Route: 0.453ns(56.484%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.119       5.003         ntclkbufg_0      
 CLMS_166_129/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[18]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.306       4.697                          
 clock uncertainty                                       0.150       4.847                          

 Removal time                                            0.000       4.847                          

 Data required time                                                  4.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.847                          
 Data arrival time                                                   3.127                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.720                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[6]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.316
  Launch Clock Delay      :  4.945
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.061       4.945         ntclkbufg_0      
 CLMA_186_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_61/Q1                    tco                   0.223       5.168 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=660)      1.025       6.193         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_214_149/RSCO                 td                    0.105       6.298 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.298         ntR710           
 CLMS_214_153/RSCO                 td                    0.105       6.403 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.403         ntR709           
 CLMS_214_157/RSCO                 td                    0.105       6.508 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.508         ntR708           
 CLMS_214_161/RSCO                 td                    0.105       6.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.613         ntR707           
 CLMS_214_165/RSCO                 td                    0.105       6.718 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.718         ntR706           
 CLMS_214_169/RSCO                 td                    0.105       6.823 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.823         ntR705           
 CLMS_214_173/RSCO                 td                    0.105       6.928 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.928         ntR704           
 CLMS_214_177/RSCO                 td                    0.105       7.033 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.033         ntR703           
 CLMS_214_181/RSCO                 td                    0.105       7.138 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.138         ntR702           
 CLMS_214_185/RSCO                 td                    0.105       7.243 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.243         ntR701           
 CLMS_214_193/RSCO                 td                    0.105       7.348 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.348         ntR700           
 CLMS_214_197/RSCO                 td                    0.105       7.453 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cke/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.453         ntR699           
 CLMS_214_201/RSCO                 td                    0.105       7.558 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       7.558         ntR698           
 CLMS_214_205/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.558         Logic Levels: 13 
                                                                                   Logic: 1.588ns(60.773%), Route: 1.025ns(39.227%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     0.987      14.316         ntclkbufg_0      
 CLMS_214_205/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.555      14.871                          
 clock uncertainty                                      -0.150      14.721                          

 Recovery time                                           0.000      14.721                          

 Data required time                                                 14.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.721                          
 Data arrival time                                                   7.558                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.163                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[7]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.316
  Launch Clock Delay      :  4.945
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.061       4.945         ntclkbufg_0      
 CLMA_186_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_61/Q1                    tco                   0.223       5.168 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=660)      1.025       6.193         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_214_149/RSCO                 td                    0.105       6.298 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.298         ntR710           
 CLMS_214_153/RSCO                 td                    0.105       6.403 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.403         ntR709           
 CLMS_214_157/RSCO                 td                    0.105       6.508 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.508         ntR708           
 CLMS_214_161/RSCO                 td                    0.105       6.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.613         ntR707           
 CLMS_214_165/RSCO                 td                    0.105       6.718 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.718         ntR706           
 CLMS_214_169/RSCO                 td                    0.105       6.823 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.823         ntR705           
 CLMS_214_173/RSCO                 td                    0.105       6.928 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.928         ntR704           
 CLMS_214_177/RSCO                 td                    0.105       7.033 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.033         ntR703           
 CLMS_214_181/RSCO                 td                    0.105       7.138 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.138         ntR702           
 CLMS_214_185/RSCO                 td                    0.105       7.243 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.243         ntR701           
 CLMS_214_193/RSCO                 td                    0.105       7.348 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.348         ntR700           
 CLMS_214_197/RSCO                 td                    0.105       7.453 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cke/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.453         ntR699           
 CLMS_214_201/RSCO                 td                    0.105       7.558 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       7.558         ntR698           
 CLMS_214_205/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[7]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   7.558         Logic Levels: 13 
                                                                                   Logic: 1.588ns(60.773%), Route: 1.025ns(39.227%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     0.987      14.316         ntclkbufg_0      
 CLMS_214_205/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.555      14.871                          
 clock uncertainty                                      -0.150      14.721                          

 Recovery time                                           0.000      14.721                          

 Data required time                                                 14.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.721                          
 Data arrival time                                                   7.558                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.163                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.316
  Launch Clock Delay      :  4.945
  Clock Pessimism Removal :  0.555

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.061       4.945         ntclkbufg_0      
 CLMA_186_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_61/Q1                    tco                   0.223       5.168 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=660)      1.025       6.193         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_214_149/RSCO                 td                    0.105       6.298 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_reg[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.298         ntR710           
 CLMS_214_153/RSCO                 td                    0.105       6.403 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[5]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.403         ntR709           
 CLMS_214_157/RSCO                 td                    0.105       6.508 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr2_ddr3[6]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.508         ntR708           
 CLMS_214_161/RSCO                 td                    0.105       6.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.613         ntR707           
 CLMS_214_165/RSCO                 td                    0.105       6.718 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.718         ntR706           
 CLMS_214_169/RSCO                 td                    0.105       6.823 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[14]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.823         ntR705           
 CLMS_214_173/RSCO                 td                    0.105       6.928 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr3_ddr3[12]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.928         ntR704           
 CLMS_214_177/RSCO                 td                    0.105       7.033 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/phy_addr_d[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.033         ntR703           
 CLMS_214_181/RSCO                 td                    0.105       7.138 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_info/mr0_ddr3[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.138         ntR702           
 CLMS_214_185/RSCO                 td                    0.105       7.243 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/mr_load_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.243         ntR701           
 CLMS_214_193/RSCO                 td                    0.105       7.348 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_reg[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.348         ntR700           
 CLMS_214_197/RSCO                 td                    0.105       7.453 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cke/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       7.453         ntR699           
 CLMS_214_201/RSCO                 td                    0.105       7.558 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       7.558         ntR698           
 CLMS_214_205/RSCI                                                         r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.558         Logic Levels: 13 
                                                                                   Logic: 1.588ns(60.773%), Route: 1.025ns(39.227%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        10.000      10.000 r                        
 V9                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      10.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      10.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      10.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      10.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078      11.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240      11.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000      11.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076      12.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089      12.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274      12.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200      12.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      12.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000      12.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383      13.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000      13.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     0.987      14.316         ntclkbufg_0      
 CLMS_214_205/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_t200us[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.555      14.871                          
 clock uncertainty                                      -0.150      14.721                          

 Recovery time                                           0.000      14.721                          

 Data required time                                                 14.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.721                          
 Data arrival time                                                   7.558                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.163                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.026
  Launch Clock Delay      :  4.361
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.032       4.361         ntclkbufg_0      
 CLMS_238_141/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMS_238_141/Q1                   tco                   0.184       4.545 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.297       4.842         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_242_152/RST_TRAINING_N                                               r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/RST_TRAINING_N

 Data arrival time                                                   4.842         Logic Levels: 0  
                                                                                   Logic: 0.184ns(38.254%), Route: 0.297ns(61.746%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.142       5.026         ntclkbufg_0      
 DQSL_242_152/CLK_REGIONAL                                                 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.619       4.407                          
 clock uncertainty                                       0.000       4.407                          

 Removal time                                           -0.007       4.400                          

 Data required time                                                  4.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.400                          
 Data arrival time                                                   4.842                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.442                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[24]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.964
  Launch Clock Delay      :  4.271
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     0.942       4.271         ntclkbufg_0      
 CLMA_186_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_61/Q1                    tco                   0.180       4.451 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=660)      0.253       4.704         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_198_61/RSCO                  td                    0.085       4.789 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[94]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.789         ntR690           
 CLMS_198_69/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[24]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   4.789         Logic Levels: 1  
                                                                                   Logic: 0.265ns(51.158%), Route: 0.253ns(48.842%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.080       4.964         ntclkbufg_0      
 CLMS_198_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[24]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.619       4.345                          
 clock uncertainty                                       0.000       4.345                          

 Removal time                                            0.000       4.345                          

 Data required time                                                  4.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.345                          
 Data arrival time                                                   4.789                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[56]/opit_0_inv_MUX4TO1Q/RS
Path Group  : sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.964
  Launch Clock Delay      :  4.271
  Clock Pessimism Removal :  -0.619

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N25             
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.240       1.307         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.076       2.383         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.089       2.472 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.274       2.746         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.200       2.946 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.946         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       2.946 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.383       3.329         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.329 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     0.942       4.271         ntclkbufg_0      
 CLMA_186_61/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_186_61/Q1                    tco                   0.180       4.451 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=660)      0.253       4.704         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_rst_n
 CLMS_198_61/RSCO                  td                    0.085       4.789 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[94]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.789         ntR690           
 CLMS_198_69/RSCI                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[56]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                   4.789         Logic Levels: 1  
                                                                                   Logic: 0.265ns(51.158%), Route: 0.253ns(48.842%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.080       4.964         ntclkbufg_0      
 CLMS_198_69/CLK                                                           r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[56]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.619       4.345                          
 clock uncertainty                                       0.000       4.345                          

 Removal time                                            0.000       4.345                          

 Data required time                                                  4.345                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.345                          
 Data arrival time                                                   4.789                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.444                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : lcd_pclk (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.134       2.747         ntR1741          
 CLMA_154_120/CLK                                                          r       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_154_120/Q3                   tco                   0.220       2.967 f       u_lcd_rgb_top/u_rd_id/lcd_id[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.171       4.138         lcd_id[7]        
 CLMA_118_200/Y6CD                 td                    0.103       4.241 f       CLKROUTE_65/Z    
                                   net (fanout=2)        3.168       7.409         ntR1734          
 CLMA_94_52/Y6CD                   td                    0.103       7.512 f       CLKROUTE_64/Z    
                                   net (fanout=1)        2.651      10.163         ntR1735          
 CLMS_166_133/Y2                   td                    0.264      10.427 f       u_ddr3_ctrl_top/u_ddr3_rw_ctrl/addr_rd_max_d0[9]/opit_0_L5Q_perm/Z
                                   net (fanout=23)       0.423      10.850         ddr3_addr_max[13]_cpy
 CLMS_150_117/Y1                   td                    0.244      11.094 f       u_lcd_rgb_top/u_clk_div/lcd_pclk_and[0][1]/gateop_perm/Z
                                   net (fanout=1)        0.257      11.351         u_lcd_rgb_top/u_clk_div/_N12271
 CLMA_146_117/Y0                   td                    0.378      11.729 f       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       1.297      13.026         lcd_clk          
 IOL_7_133/DO                      td                    0.106      13.132 f       lcd_pclk_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.132         lcd_pclk_obuf/ntO
 IOBS_0_132/PAD                    td                    2.358      15.490 f       lcd_pclk_obuf/opit_0/O
                                   net (fanout=1)        0.046      15.536         lcd_pclk         
 L5                                                                        f       lcd_pclk (port)  

 Data arrival time                                                  15.536         Logic Levels: 7  
                                                                                   Logic: 3.776ns(29.525%), Route: 9.013ns(70.475%)
====================================================================================================

====================================================================================================

Startpoint  : u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=65)       1.204       2.817         u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin
 PLL_122_75/CLK_OUT0_WL            td                    0.094       2.911 r       u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.292       3.203         clkout0_wl_0     
 IOCKGATE_6_184/OUT                td                    0.268       3.471 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       3.471         ntclkgate_0      
 IOCKDIV_6_192/CLK_IODIV           td                    0.000       3.471 r       u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.413       3.884         u_ddr3_ctrl_top/ui_clk
 USCM_56_114/CLK_USCM              td                    0.000       3.884 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3433)     1.124       5.008         ntclkbufg_0      
 CLMS_214_149/CLK                                                          r       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_214_149/Q2                   tco                   0.223       5.231 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=314)      0.677       5.908         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/calib_done
 CLMA_214_200/Y3                   td                    0.222       6.130 f       u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_dfi/N44/gateop_perm/Z
                                   net (fanout=1)        0.507       6.637         nt_mem_rst_n     
 IOL_243_206/DO                    td                    0.106       6.743 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.743         mem_rst_n_obuf/ntO
 IOBS_244_205/PAD                  td                    2.406       9.149 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.041       9.190         mem_rst_n        
 F14                                                                       f       mem_rst_n (port) 

 Data arrival time                                                   9.190         Logic Levels: 3  
                                                                                   Logic: 2.957ns(70.708%), Route: 1.225ns(29.292%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_rgb_top/u_lcd_driver/lcd_de/opit_0_L5Q_perm/CLK
Endpoint    : lcd_rgb[6] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N25             
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       u_clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.269       1.613         clk_50m          
 USCM_56_117/CLK_USCM              td                    0.000       1.613 r       USCMROUTE_0/CLKOUT
                                   net (fanout=15)       1.281       2.894         ntR1741          
 CLMA_146_117/Y0                   td                    0.246       3.140 r       u_lcd_rgb_top/u_clk_div/lcd_pclk_or[0]_3/gateop_perm/Z
                                   net (fanout=94)       0.480       3.620         lcd_clk          
 CLMA_130_101/CLK                                                          r       u_lcd_rgb_top/u_lcd_driver/lcd_de/opit_0_L5Q_perm/CLK

 CLMA_130_101/Q0                   tco                   0.221       3.841 f       u_lcd_rgb_top/u_lcd_driver/lcd_de/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.506       4.347         nt_lcd_de        
 CLMA_118_120/Y0                   td                    0.150       4.497 f       u_lcd_rgb_top/u_lcd_driver/lcd_de_inv/gateop_perm/Z
                                   net (fanout=24)       1.483       5.980         nt_lcd_de_inv    
 IOL_7_210/TO                      td                    0.106       6.086 f       u_lcd_rgb_top.lcd_rgb_tri[6]/opit_1/T
                                   net (fanout=1)        0.000       6.086         u_lcd_rgb_top.lcd_rgb_tri[6]/ntT
 IOBS_0_209/PAD                    tse                   2.358       8.444 f       u_lcd_rgb_top.lcd_rgb_tri[6]/opit_0/O
                                   net (fanout=1)        0.063       8.507         nt_lcd_rgb[6]    
 F5                                                                        f       lcd_rgb[6] (port)

 Data arrival time                                                   8.507         Logic Levels: 3  
                                                                                   Logic: 2.835ns(58.011%), Route: 2.052ns(41.989%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 A16                                                     0.000       0.000 f       eth_rxd[1] (port)
                                   net (fanout=1)        0.043       0.043         eth_rxd[1]       
 IOBS_225_252/DIN                  td                    1.206       1.249 f       eth_rxd_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       1.249         eth_rxd_ibuf[1]/ntD
 IOL_227_249/DI                                                            f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/PADI

 Data arrival time                                                   1.249         Logic Levels: 1  
                                                                                   Logic: 1.206ns(96.557%), Route: 0.043ns(3.443%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rx_ctl (port)
Endpoint    : u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D11                                                     0.000       0.000 f       eth_rx_ctl (port)
                                   net (fanout=1)        0.049       0.049         eth_rx_ctl       
 IOBD_124_252/DIN                  td                    1.206       1.255 f       eth_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.255         eth_rx_ctl_ibuf/ntD
 IOL_127_250/DI                                                            f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL/PADI

 Data arrival time                                                   1.255         Logic Levels: 1  
                                                                                   Logic: 1.206ns(96.096%), Route: 0.049ns(3.904%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B16                                                     0.000       0.000 f       eth_rxd[0] (port)
                                   net (fanout=1)        0.056       0.056         eth_rxd[0]       
 IOBD_224_252/DIN                  td                    1.206       1.262 f       eth_rxd_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       1.262         eth_rxd_ibuf[0]/ntD
 IOL_227_250/DI                                                            f       u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/PADI

 Data arrival time                                                   1.262         Logic Levels: 1  
                                                                                   Logic: 1.206ns(95.563%), Route: 0.056ns(4.437%)
====================================================================================================

{eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.787       4.000           1.213           High Pulse Width  IOL_135_250/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/opit_1_IOL/SYSCLK
 2.787       4.000           1.213           Low Pulse Width   IOL_135_250/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           High Pulse Width  DRM_210_108/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_210_108/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_142_108/CLKB[0]     u_ddr3_ctrl_top/u_ctrl_fifo/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_118_68/CLK         u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{eth_rxc|u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.787       4.000           1.213           Low Pulse Width   IOL_227_250/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           High Pulse Width  IOL_227_250/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           Low Pulse Width   IOL_227_249/CLK_SYS     u_eth_top/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL/SYSCLK
====================================================================================================

{sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_242_180/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_242_152/CLK_IO     u_ddr3_ctrl_top/u_ddr3_ip/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{sys_clk|u_clk_wiz_0/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/CLKOUT0_Inferred|u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           Low Pulse Width   CLMS_166_193/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_166_193/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_178_169/CLK        u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                        
+------------------------------------------------------------------------------------------------+
| Input      | C:/Users/VIDEO/Desktop/53_eth_ddr_lcd/prj/place_route/eth_ddr3_lcd_pnr.adf       
| Output     | C:/Users/VIDEO/Desktop/53_eth_ddr_lcd/prj/report_timing/eth_ddr3_lcd_rtp.adf     
|            | C:/Users/VIDEO/Desktop/53_eth_ddr_lcd/prj/report_timing/eth_ddr3_lcd.rtr         
|            | C:/Users/VIDEO/Desktop/53_eth_ddr_lcd/prj/report_timing/rtr.db                   
+------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 965 MB
Total CPU time to report_timing completion : 0h:0m:12s
Process Total CPU time to report_timing completion : 0h:0m:14s
Total real time to report_timing completion : 0h:0m:17s
