@N:: Applying property .distcompmodetop with value 1 on module cordic in library work
@N:: Applying property .distcompnoprune with value 1 on module cordic in library work
@N:: Applying property .noprune with value 1 on module cordic in library work
@N:: Applying property .distcompnoprune with value 1 on module cordic_stage in library work
@N:: Applying property .noprune with value 1 on module cordic_stage in library work
Selecting top level module cordic
@N: CG364 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv":2:7:2:12|Synthesizing module cordic in library work.
@W: CG532 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv":35:4:35:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CG364 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv":2:7:2:18|Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000000000
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_0s_16s
Running optimization stage 1 on cordic_stage_0s_16s .......
@N: CG364 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv":2:7:2:18|Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000000001
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_1s_16s
Running optimization stage 1 on cordic_stage_1s_16s .......
@N: CG364 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv":2:7:2:18|Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000000010
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_2s_16s
Running optimization stage 1 on cordic_stage_2s_16s .......
@N: CG364 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv":2:7:2:18|Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000000011
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_3s_16s
Running optimization stage 1 on cordic_stage_3s_16s .......
@N: CG364 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv":2:7:2:18|Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000000100
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_4s_16s
Running optimization stage 1 on cordic_stage_4s_16s .......
@N: CG364 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv":2:7:2:18|Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000000101
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_5s_16s
Running optimization stage 1 on cordic_stage_5s_16s .......
@N: CG364 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv":2:7:2:18|Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000000110
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_6s_16s
Running optimization stage 1 on cordic_stage_6s_16s .......
@N: CG364 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv":2:7:2:18|Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000000111
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_7s_16s
Running optimization stage 1 on cordic_stage_7s_16s .......
@N: CG364 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv":2:7:2:18|Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000001000
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_8s_16s
Running optimization stage 1 on cordic_stage_8s_16s .......
@N: CG364 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv":2:7:2:18|Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000001001
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_9s_16s
Running optimization stage 1 on cordic_stage_9s_16s .......
@N: CG364 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv":2:7:2:18|Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000001010
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_10s_16s
Running optimization stage 1 on cordic_stage_10s_16s .......
@N: CG364 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv":2:7:2:18|Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000001011
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_11s_16s
Running optimization stage 1 on cordic_stage_11s_16s .......
@N: CG364 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv":2:7:2:18|Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000001100
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_12s_16s
Running optimization stage 1 on cordic_stage_12s_16s .......
@N: CG364 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv":2:7:2:18|Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000001101
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_13s_16s
Running optimization stage 1 on cordic_stage_13s_16s .......
@N: CG364 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv":2:7:2:18|Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000001110
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_14s_16s
Running optimization stage 1 on cordic_stage_14s_16s .......
@N: CG364 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic_stage.sv":2:7:2:18|Synthesizing module cordic_stage in library work.

	SHIFT=32'b00000000000000000000000000001111
	WIDTH=32'b00000000000000000000000000010000
   Generated name = cordic_stage_15s_16s
Running optimization stage 1 on cordic_stage_15s_16s .......
Running optimization stage 1 on cordic .......
@W: CL169 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv":96:4:96:12|Pruning unused register x_pipe[1][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv":96:4:96:12|Pruning unused register y_pipe[1][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv":69:4:69:12|Pruning unused register x_pipe[0][15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv":69:4:69:12|Pruning unused register y_pipe[0][15:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv":136:4:136:12|Optimizing register bit y_pipe[2][0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv":136:4:136:12|Optimizing register bit y_pipe[2][1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv":136:4:136:12|Optimizing register bit y_pipe[2][2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv":136:4:136:12|Optimizing register bit y_pipe[2][3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv":136:4:136:12|Optimizing register bit y_pipe[2][4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv":136:4:136:12|Optimizing register bit y_pipe[2][5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv":136:4:136:12|Optimizing register bit y_pipe[2][6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv":136:4:136:12|Optimizing register bit y_pipe[2][7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv":136:4:136:12|Optimizing register bit y_pipe[2][8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv":136:4:136:12|Optimizing register bit y_pipe[2][9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv":136:4:136:12|Optimizing register bit y_pipe[2][10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv":136:4:136:12|Optimizing register bit y_pipe[2][11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv":136:4:136:12|Optimizing register bit y_pipe[2][12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv":136:4:136:12|Optimizing register bit y_pipe[2][13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv":136:4:136:12|Optimizing register bit y_pipe[2][14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv":136:4:136:12|Optimizing register bit y_pipe[2][15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv":136:4:136:12|Pruning unused register y_pipe[2][15:0]. Make sure that there are no unused intermediate registers.
Running optimization stage 2 on cordic_stage_15s_16s .......
Running optimization stage 2 on cordic_stage_14s_16s .......
Running optimization stage 2 on cordic_stage_13s_16s .......
Running optimization stage 2 on cordic_stage_12s_16s .......
Running optimization stage 2 on cordic_stage_11s_16s .......
Running optimization stage 2 on cordic_stage_10s_16s .......
Running optimization stage 2 on cordic_stage_9s_16s .......
Running optimization stage 2 on cordic_stage_8s_16s .......
Running optimization stage 2 on cordic_stage_7s_16s .......
Running optimization stage 2 on cordic_stage_6s_16s .......
Running optimization stage 2 on cordic_stage_5s_16s .......
Running optimization stage 2 on cordic_stage_4s_16s .......
Running optimization stage 2 on cordic_stage_3s_16s .......
Running optimization stage 2 on cordic_stage_2s_16s .......
Running optimization stage 2 on cordic_stage_1s_16s .......
Running optimization stage 2 on cordic_stage_0s_16s .......
Running optimization stage 2 on cordic .......
@W: CL279 :"/home/gel8580/CE387_new/HW/HW6/imp/sv/cordic.sv":136:4:136:12|Pruning register bits 15 to 3 of x_pipe[2][15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: /home/gel8580/CE387_new/HW/HW6/imp/syn/rev_1/synwork//distcomp/distcomp0/distcomp0.rt.csv

