[02/16 19:46:23      0] 
[02/16 19:46:23      0] Cadence Innovus(TM) Implementation System.
[02/16 19:46:23      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/16 19:46:23      0] 
[02/16 19:46:23      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[02/16 19:46:23      0] Options:	
[02/16 19:46:23      0] Date:		Sun Feb 16 19:46:23 2025
[02/16 19:46:23      0] Host:		ieng6-ece-12.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[02/16 19:46:23      0] OS:		CentOS Linux release 7.9.2009 (Core)
[02/16 19:46:23      0] 
[02/16 19:46:23      0] License:
[02/16 19:46:23      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[02/16 19:46:23      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/16 19:46:24      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[02/16 19:46:24      0] 
[02/16 19:46:24      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[02/16 19:46:24      0] 
[02/16 19:46:24      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[02/16 19:46:24      0] 
[02/16 19:46:32      7] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[02/16 19:46:32      7] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[02/16 19:46:32      7] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[02/16 19:46:32      7] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[02/16 19:46:32      7] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[02/16 19:46:32      7] @(#)CDS: CPE v15.23-s045
[02/16 19:46:32      7] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[02/16 19:46:32      7] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[02/16 19:46:32      7] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[02/16 19:46:32      7] @(#)CDS: RCDB 11.7
[02/16 19:46:32      7] --- Running on ieng6-ece-12.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB) ---
[02/16 19:46:32      7] Create and set the environment variable TMPDIR to /tmp/innovus_temp_12590_ieng6-ece-12.ucsd.edu_h3le_R4HigT.

[02/16 19:46:33      8] 
[02/16 19:46:33      8] **INFO:  MMMC transition support version v31-84 
[02/16 19:46:33      8] 
[02/16 19:46:33      8] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[02/16 19:46:33      8] <CMD> suppressMessage ENCEXT-2799
[02/16 19:46:33      8] <CMD> getDrawView
[02/16 19:46:33      8] <CMD> loadWorkspace -name Physical
[02/16 19:46:33      8] <CMD> win
[02/16 19:46:42     10] <CMD> set init_pwr_net VDD
[02/16 19:46:42     10] <CMD> set init_gnd_net VSS
[02/16 19:46:42     10] <CMD> set init_verilog ./netlist/add.out.v
[02/16 19:46:42     10] <CMD> set init_design_netlisttype Verilog
[02/16 19:46:42     10] <CMD> set init_design_settop 1
[02/16 19:46:42     10] <CMD> set init_top_cell add
[02/16 19:46:42     10] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[02/16 19:46:42     10] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[02/16 19:46:42     10] **ERROR: (TCLCMD-995):	Can not open file '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' for library set
[02/16 19:46:42     10] 
[02/16 19:47:35     20] <CMD> set init_pwr_net VDD
[02/16 19:47:35     20] <CMD> set init_gnd_net VSS
[02/16 19:47:35     20] <CMD> set init_verilog ./netlist/add.out.v
[02/16 19:47:35     20] <CMD> set init_design_netlisttype Verilog
[02/16 19:47:35     20] <CMD> set init_design_settop 1
[02/16 19:47:35     20] <CMD> set init_top_cell add
[02/16 19:47:35     20] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[02/16 19:47:35     20] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[02/16 19:47:35     20] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[02/16 19:47:35     20] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[02/16 19:47:35     20] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[02/16 19:47:35     20] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[02/16 19:47:35     20] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[02/16 19:47:35     20] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[02/16 19:47:35     20] **ERROR: (TCLCMD-989):	cannot open SDC file './constraints/add.sdc' for mode 'CON'
[02/16 19:47:35     20] 
[02/16 19:48:19     28] <CMD> set init_pwr_net VDD
[02/16 19:48:19     28] <CMD> set init_gnd_net VSS
[02/16 19:48:19     28] <CMD> set init_verilog ./netlist/add.out.v
[02/16 19:48:19     28] <CMD> set init_design_netlisttype Verilog
[02/16 19:48:19     28] <CMD> set init_design_settop 1
[02/16 19:48:19     28] <CMD> set init_top_cell add
[02/16 19:48:19     28] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[02/16 19:48:19     28] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[02/16 19:48:19     28] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[02/16 19:48:19     28] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[02/16 19:48:19     28] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[02/16 19:48:19     28] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[02/16 19:48:19     28] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[02/16 19:48:19     28] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[02/16 19:48:19     28] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[02/16 19:48:19     28] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[02/16 19:48:19     28] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[02/16 19:48:19     28] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[02/16 19:48:19     28] 
[02/16 19:48:19     28] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[02/16 19:48:19     28] 
[02/16 19:48:19     28] Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[02/16 19:48:19     28] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[02/16 19:48:19     28] The LEF parser will ignore this statement.
[02/16 19:48:19     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[02/16 19:48:19     28] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/16 19:48:19     28] The LEF parser will ignore this statement.
[02/16 19:48:19     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[02/16 19:48:19     28] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/16 19:48:19     28] The LEF parser will ignore this statement.
[02/16 19:48:19     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[02/16 19:48:19     28] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/16 19:48:19     28] The LEF parser will ignore this statement.
[02/16 19:48:19     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[02/16 19:48:19     28] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/16 19:48:19     28] The LEF parser will ignore this statement.
[02/16 19:48:19     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[02/16 19:48:19     28] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/16 19:48:19     28] The LEF parser will ignore this statement.
[02/16 19:48:19     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[02/16 19:48:19     28] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/16 19:48:19     28] The LEF parser will ignore this statement.
[02/16 19:48:19     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[02/16 19:48:19     28] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/16 19:48:19     28] The LEF parser will ignore this statement.
[02/16 19:48:19     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[02/16 19:48:19     28] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/16 19:48:19     28] The LEF parser will ignore this statement.
[02/16 19:48:19     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[02/16 19:48:19     28] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/16 19:48:19     28] The LEF parser will ignore this statement.
[02/16 19:48:19     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[02/16 19:48:19     28] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/16 19:48:19     28] The LEF parser will ignore this statement.
[02/16 19:48:19     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[02/16 19:48:19     28] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/16 19:48:19     28] The LEF parser will ignore this statement.
[02/16 19:48:19     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[02/16 19:48:19     28] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/16 19:48:19     28] The LEF parser will ignore this statement.
[02/16 19:48:19     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[02/16 19:48:19     28] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 19:48:19     28] The LEF parser will ignore this statement.
[02/16 19:48:19     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[02/16 19:48:19     28] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 19:48:19     28] The LEF parser will ignore this statement.
[02/16 19:48:19     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[02/16 19:48:19     28] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[02/16 19:48:19     28] The LEF parser will ignore this statement.
[02/16 19:48:19     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[02/16 19:48:19     28] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 19:48:19     28] The LEF parser will ignore this statement.
[02/16 19:48:19     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[02/16 19:48:19     28] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 19:48:19     28] The LEF parser will ignore this statement.
[02/16 19:48:19     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[02/16 19:48:19     28] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[02/16 19:48:19     28] The LEF parser will ignore this statement.
[02/16 19:48:19     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[02/16 19:48:19     28] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/16 19:48:19     28] The LEF parser will ignore this statement.
[02/16 19:48:19     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[02/16 19:48:19     28] Set DBUPerIGU to M2 pitch 400.
[02/16 19:48:19     28] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/16 19:48:19     28] Type 'man IMPLF-200' for more detail.
[02/16 19:48:19     28] 
[02/16 19:48:19     28] viaInitial starts at Sun Feb 16 19:48:19 2025
viaInitial ends at Sun Feb 16 19:48:19 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[02/16 19:48:19     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[02/16 19:48:19     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[02/16 19:48:19     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[02/16 19:48:19     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[02/16 19:48:19     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[02/16 19:48:19     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[02/16 19:48:19     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[02/16 19:48:19     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[02/16 19:48:19     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[02/16 19:48:19     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[02/16 19:48:19     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[02/16 19:48:19     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[02/16 19:48:19     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[02/16 19:48:19     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[02/16 19:48:19     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[02/16 19:48:19     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[02/16 19:48:19     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[02/16 19:48:19     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[02/16 19:48:19     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[02/16 19:48:19     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[02/16 19:48:19     28] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[02/16 19:48:20     29] Read 811 cells in library 'tcbn65gpluswc' 
[02/16 19:48:20     29] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[02/16 19:48:21     30] Read 811 cells in library 'tcbn65gplusbc' 
[02/16 19:48:21     30] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.51min, fe_real=1.97min, fe_mem=468.9M) ***
[02/16 19:48:21     30] *** Begin netlist parsing (mem=468.9M) ***
[02/16 19:48:21     30] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[02/16 19:48:21     30] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[02/16 19:48:21     30] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[02/16 19:48:21     30] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[02/16 19:48:21     30] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[02/16 19:48:21     30] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[02/16 19:48:21     30] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[02/16 19:48:21     30] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[02/16 19:48:21     30] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[02/16 19:48:21     30] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[02/16 19:48:21     30] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[02/16 19:48:21     30] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[02/16 19:48:21     30] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[02/16 19:48:21     30] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[02/16 19:48:21     30] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[02/16 19:48:21     30] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[02/16 19:48:21     30] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[02/16 19:48:21     30] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[02/16 19:48:21     30] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[02/16 19:48:21     30] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[02/16 19:48:21     30] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[02/16 19:48:21     30] To increase the message display limit, refer to the product command reference manual.
[02/16 19:48:21     30] Created 811 new cells from 2 timing libraries.
[02/16 19:48:21     30] Reading netlist ...
[02/16 19:48:21     30] Backslashed names will retain backslash and a trailing blank character.
[02/16 19:48:21     30] Reading verilog netlist './netlist/add.out.v'
[02/16 19:48:21     30] 
[02/16 19:48:21     30] *** Memory Usage v#1 (Current mem = 468.887M, initial mem = 152.258M) ***
[02/16 19:48:21     30] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=468.9M) ***
[02/16 19:48:21     30] Set top cell to add.
[02/16 19:48:21     30] Hooked 1622 DB cells to tlib cells.
[02/16 19:48:21     30] Starting recursive module instantiation check.
[02/16 19:48:21     30] No recursion found.
[02/16 19:48:21     30] Building hierarchical netlist for Cell add ...
[02/16 19:48:21     30] *** Netlist is unique.
[02/16 19:48:21     30] ** info: there are 1658 modules.
[02/16 19:48:21     30] ** info: there are 28 stdCell insts.
[02/16 19:48:21     30] 
[02/16 19:48:21     30] *** Memory Usage v#1 (Current mem = 522.219M, initial mem = 152.258M) ***
[02/16 19:48:21     30] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[02/16 19:48:21     30] Type 'man IMPFP-3961' for more detail.
[02/16 19:48:21     30] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[02/16 19:48:21     30] Type 'man IMPFP-3961' for more detail.
[02/16 19:48:21     30] Set Default Net Delay as 1000 ps.
[02/16 19:48:21     30] Set Default Net Load as 0.5 pF. 
[02/16 19:48:21     30] Set Default Input Pin Transition as 0.1 ps.
[02/16 19:48:22     31] Initializing multi-corner RC extraction with 2 active RC Corners ...
[02/16 19:48:22     31] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[02/16 19:48:22     31] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/16 19:48:22     31] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/16 19:48:22     31] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[02/16 19:48:22     31] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[02/16 19:48:22     31] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[02/16 19:48:22     31] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/16 19:48:22     31] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/16 19:48:22     31] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[02/16 19:48:22     31] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[02/16 19:48:22     31] Importing multi-corner RC tables ... 
[02/16 19:48:22     31] Summary of Active RC-Corners : 
[02/16 19:48:22     31]  
[02/16 19:48:22     31]  Analysis View: WC_VIEW
[02/16 19:48:22     31]     RC-Corner Name        : Cmax
[02/16 19:48:22     31]     RC-Corner Index       : 0
[02/16 19:48:22     31]     RC-Corner Temperature : 125 Celsius
[02/16 19:48:22     31]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[02/16 19:48:22     31]     RC-Corner PreRoute Res Factor         : 1
[02/16 19:48:22     31]     RC-Corner PreRoute Cap Factor         : 1
[02/16 19:48:22     31]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/16 19:48:22     31]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/16 19:48:22     31]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/16 19:48:22     31]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/16 19:48:22     31]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/16 19:48:22     31]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/16 19:48:22     31]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/16 19:48:22     31]  
[02/16 19:48:22     31]  Analysis View: BC_VIEW
[02/16 19:48:22     31]     RC-Corner Name        : Cmin
[02/16 19:48:22     31]     RC-Corner Index       : 1
[02/16 19:48:22     31]     RC-Corner Temperature : -40 Celsius
[02/16 19:48:22     31]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[02/16 19:48:22     31]     RC-Corner PreRoute Res Factor         : 1
[02/16 19:48:22     31]     RC-Corner PreRoute Cap Factor         : 1
[02/16 19:48:22     31]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/16 19:48:22     31]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/16 19:48:22     31]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/16 19:48:22     31]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/16 19:48:22     31]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/16 19:48:22     31]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/16 19:48:22     31]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/16 19:48:22     31] *Info: initialize multi-corner CTS.
[02/16 19:48:22     31] Reading timing constraints file './constraints/add.sdc' ...
[02/16 19:48:22     31] Current (total cpu=0:00:31.2, real=0:01:59, peak res=269.0M, current mem=641.8M)
[02/16 19:48:22     31] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/add.sdc, Line 9).
[02/16 19:48:22     31] 
[02/16 19:48:22     31] INFO (CTE): Reading of timing constraints file ./constraints/add.sdc completed, with 1 WARNING
[02/16 19:48:22     31] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=284.1M, current mem=658.1M)
[02/16 19:48:22     31] Current (total cpu=0:00:31.3, real=0:01:59, peak res=284.1M, current mem=658.1M)
[02/16 19:48:22     31] Summary for sequential cells idenfication: 
[02/16 19:48:22     31] Identified SBFF number: 199
[02/16 19:48:22     31] Identified MBFF number: 0
[02/16 19:48:22     31] Not identified SBFF number: 0
[02/16 19:48:22     31] Not identified MBFF number: 0
[02/16 19:48:22     31] Number of sequential cells which are not FFs: 104
[02/16 19:48:22     31] 
[02/16 19:48:22     31] Total number of combinational cells: 492
[02/16 19:48:22     31] Total number of sequential cells: 303
[02/16 19:48:22     31] Total number of tristate cells: 11
[02/16 19:48:22     31] Total number of level shifter cells: 0
[02/16 19:48:22     31] Total number of power gating cells: 0
[02/16 19:48:22     31] Total number of isolation cells: 0
[02/16 19:48:22     31] Total number of power switch cells: 0
[02/16 19:48:22     31] Total number of pulse generator cells: 0
[02/16 19:48:22     31] Total number of always on buffers: 0
[02/16 19:48:22     31] Total number of retention cells: 0
[02/16 19:48:22     31] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[02/16 19:48:22     31] Total number of usable buffers: 18
[02/16 19:48:22     31] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[02/16 19:48:22     31] Total number of unusable buffers: 9
[02/16 19:48:22     31] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[02/16 19:48:22     31] Total number of usable inverters: 18
[02/16 19:48:22     31] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[02/16 19:48:22     31] Total number of unusable inverters: 9
[02/16 19:48:22     31] List of identified usable delay cells:
[02/16 19:48:22     31] Total number of identified usable delay cells: 0
[02/16 19:48:22     31] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[02/16 19:48:22     31] Total number of identified unusable delay cells: 9
[02/16 19:48:22     31] All delay cells are dont_use. Buffers will be used to fix hold violations.
[02/16 19:48:22     31] 
[02/16 19:48:22     31] *** Summary of all messages that are not suppressed in this session:
[02/16 19:48:22     31] Severity  ID               Count  Summary                                  
[02/16 19:48:22     31] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/16 19:48:22     31] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[02/16 19:48:22     31] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[02/16 19:48:22     31] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[02/16 19:48:22     31] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[02/16 19:48:22     31] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[02/16 19:48:22     31] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[02/16 19:48:22     31] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[02/16 19:48:22     31] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[02/16 19:48:22     31] *** Message Summary: 1633 warning(s), 2 error(s)
[02/16 19:48:22     31] 
[02/16 19:48:22     31] <CMD> set_interactive_constraint_modes {CON}
[02/16 19:48:22     31] <CMD> setDesignMode -process 65
[02/16 19:48:22     31] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[02/16 19:48:22     31] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[02/16 19:48:22     31] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[02/16 19:48:22     31] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[02/16 19:48:22     31] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[02/16 19:48:22     31] Updating process node dependent CCOpt properties for the 65nm process node.
[02/16 19:48:22     31] <CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
[02/16 19:48:22     31] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[02/16 19:48:22     31] <CMD> timeDesign -preplace -prefix preplace
[02/16 19:48:22     31] **WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
[02/16 19:48:22     31] Set Using Default Delay Limit as 101.
[02/16 19:48:22     31] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/16 19:48:22     31] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[02/16 19:48:22     31] Set Default Net Delay as 0 ps.
[02/16 19:48:22     31] Set Default Net Load as 0 pF. 
[02/16 19:48:22     31] Effort level <high> specified for reg2reg path_group
[02/16 19:48:22     31] #################################################################################
[02/16 19:48:22     31] # Design Stage: PreRoute
[02/16 19:48:22     31] # Design Name: add
[02/16 19:48:22     31] # Design Mode: 65nm
[02/16 19:48:22     31] # Analysis Mode: MMMC Non-OCV 
[02/16 19:48:22     31] # Parasitics Mode: No SPEF/RCDB
[02/16 19:48:22     31] # Signoff Settings: SI Off 
[02/16 19:48:22     31] #################################################################################
[02/16 19:48:22     31] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:48:22     31] Calculate delays in BcWc mode...
[02/16 19:48:22     31] Topological Sorting (CPU = 0:00:00.0, MEM = 679.9M, InitMEM = 679.9M)
[02/16 19:48:23     32] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:48:23     32] End delay calculation. (MEM=872.191 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:48:23     32] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 872.2M) ***
[02/16 19:48:23     32] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:32.3 mem=872.2M)
[02/16 19:48:23     32] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.481  |  0.481  |  0.880  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[02/16 19:48:23     32] Resetting back High Fanout Nets as non-ideal
[02/16 19:48:23     32] Set Default Net Delay as 1000 ps.
[02/16 19:48:23     32] Set Default Net Load as 0.5 pF. 
[02/16 19:48:23     32] Reported timing to dir ./timingReports
[02/16 19:48:23     32] Total CPU time: 0.87 sec
[02/16 19:48:23     32] Total Real time: 1.0 sec
[02/16 19:48:23     32] Total Memory Usage: 790.582031 Mbytes
[02/16 19:48:23     32] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[02/16 19:48:23     32] 28 new pwr-pin connections were made to global net 'VDD'.
[02/16 19:48:23     32] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[02/16 19:48:23     32] 28 new gnd-pin connections were made to global net 'VSS'.
[02/16 19:48:23     32] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
[02/16 19:48:23     32] 
[02/16 19:48:23     32] Ring generation is complete; vias are now being generated.
[02/16 19:48:23     32] The power planner created 8 wires.
[02/16 19:48:23     32] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 790.6M) ***
[02/16 19:48:23     32] <CMD> setAddStripeMode -break_at block_ring
[02/16 19:48:23     32] Stripe will break at block ring.
[02/16 19:48:23     32] <CMD> addStripe -number_of_sets 2 -spacing 6 -layer M4 -width 2 -nets { VSS VDD }
[02/16 19:48:23     32] 
[02/16 19:48:23     32] Starting stripe generation ...
[02/16 19:48:23     32] Non-Default setAddStripeOption Settings :
[02/16 19:48:23     32]   NONE
[02/16 19:48:23     32] Stripe generation is complete; vias are now being generated.
[02/16 19:48:23     32] The power planner created 4 wires.
[02/16 19:48:23     32] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 790.6M) ***
[02/16 19:48:23     32] <CMD> sroute
[02/16 19:48:23     32] *** Begin SPECIAL ROUTE on Sun Feb 16 19:48:23 2025 ***
[02/16 19:48:23     32] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/h3le/HW5/Q1/pnr
[02/16 19:48:23     32] SPECIAL ROUTE ran on machine: ieng6-ece-12.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)
[02/16 19:48:23     32] 
[02/16 19:48:23     32] Begin option processing ...
[02/16 19:48:23     32] srouteConnectPowerBump set to false
[02/16 19:48:23     32] routeSpecial set to true
[02/16 19:48:23     32] srouteConnectConverterPin set to false
[02/16 19:48:23     32] srouteFollowCorePinEnd set to 3
[02/16 19:48:23     32] srouteJogControl set to "preferWithChanges differentLayer"
[02/16 19:48:23     32] sroutePadPinAllPorts set to true
[02/16 19:48:23     32] sroutePreserveExistingRoutes set to true
[02/16 19:48:23     32] srouteRoutePowerBarPortOnBothDir set to true
[02/16 19:48:23     32] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1675.00 megs.
[02/16 19:48:23     32] 
[02/16 19:48:23     32] Reading DB technology information...
[02/16 19:48:23     32] Finished reading DB technology information.
[02/16 19:48:23     32] Reading floorplan and netlist information...
[02/16 19:48:23     32] Finished reading floorplan and netlist information.
[02/16 19:48:23     32] Read in 17 layers, 8 routing layers, 1 overlap layer
[02/16 19:48:23     32] Read in 846 macros, 6 used
[02/16 19:48:23     32] Read in 6 components
[02/16 19:48:23     32]   6 core components: 6 unplaced, 0 placed, 0 fixed
[02/16 19:48:23     32] Read in 19 logical pins
[02/16 19:48:23     32] Read in 19 nets
[02/16 19:48:23     32] Read in 2 special nets, 2 routed
[02/16 19:48:23     32] Read in 12 terminals
[02/16 19:48:23     32] Begin power routing ...
[02/16 19:48:23     32] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[02/16 19:48:23     32] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/16 19:48:23     32] Type 'man IMPSR-1256' for more detail.
[02/16 19:48:23     32] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/16 19:48:23     32] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[02/16 19:48:23     32] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/16 19:48:23     32] Type 'man IMPSR-1256' for more detail.
[02/16 19:48:23     32] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/16 19:48:23     32] CPU time for FollowPin 0 seconds
[02/16 19:48:23     32] CPU time for FollowPin 0 seconds
[02/16 19:48:23     32]   Number of IO ports routed: 0
[02/16 19:48:23     32]   Number of Block ports routed: 0
[02/16 19:48:23     32]   Number of Stripe ports routed: 0
[02/16 19:48:23     32]   Number of Core ports routed: 22
[02/16 19:48:23     32]   Number of Pad ports routed: 0
[02/16 19:48:23     32]   Number of Power Bump ports routed: 0
[02/16 19:48:23     32]   Number of Followpin connections: 11
[02/16 19:48:23     32] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1692.00 megs.
[02/16 19:48:23     32] 
[02/16 19:48:23     32] 
[02/16 19:48:23     32] 
[02/16 19:48:23     32]  Begin updating DB with routing results ...
[02/16 19:48:23     32]  Updating DB with 106 via definition ...Extracting standard cell pins and blockage ...... 
[02/16 19:48:23     32] Pin and blockage extraction finished
[02/16 19:48:23     32] 
[02/16 19:48:23     32] 
sroute post-processing starts at Sun Feb 16 19:48:23 2025
The viaGen is rebuilding shadow vias for net VSS.
[02/16 19:48:23     32] sroute post-processing ends at Sun Feb 16 19:48:23 2025

sroute post-processing starts at Sun Feb 16 19:48:23 2025
The viaGen is rebuilding shadow vias for net VDD.
[02/16 19:48:23     32] sroute post-processing ends at Sun Feb 16 19:48:23 2025
sroute: Total CPU time used = 0:0:0
[02/16 19:48:23     32] sroute: Total Real time used = 0:0:0
[02/16 19:48:23     32] sroute: Total Memory used = 11.05 megs
[02/16 19:48:23     32] sroute: Total Peak Memory used = 801.63 megs
[02/16 19:48:23     32] <CMD> getPinAssignMode -pinEditInBatch -quiet
[02/16 19:48:23     32] <CMD> setPinAssignMode -pinEditInBatch true
[02/16 19:48:23     32] <CMD> editPin -pinWidth 0.09 -pinDepth 0.47 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 1.5 -pin {clk {x[0]} {x[1]} {x[2]} {x[3]} {y[0]} {y[1]} {y[2]} {y[3]} {z[0]} {z[1]} {z[2]} {z[3]}}
[02/16 19:48:23     32] Successfully spread [13] pins.
[02/16 19:48:23     32] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 801.6M).
[02/16 19:48:23     32] <CMD> setPinAssignMode -pinEditInBatch false
[02/16 19:48:23     32] <CMD> getPinAssignMode -pinEditInBatch -quiet
[02/16 19:48:23     32] <CMD> setPinAssignMode -pinEditInBatch true
[02/16 19:48:23     32] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing 1.6 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]}}
[02/16 19:48:23     32] Successfully spread [6] pins.
[02/16 19:48:23     32] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 801.6M).
[02/16 19:48:23     32] <CMD> setPinAssignMode -pinEditInBatch false
[02/16 19:48:23     32] <CMD> saveDesign floorplan.enc
[02/16 19:48:23     32] Writing Netlist "floorplan.enc.dat/add.v.gz" ...
[02/16 19:48:23     32] Saving AAE Data ...
[02/16 19:48:23     32] Saving preference file floorplan.enc.dat/gui.pref.tcl ...
[02/16 19:48:23     32] Saving mode setting ...
[02/16 19:48:23     32] Saving global file ...
[02/16 19:48:23     32] Saving floorplan file ...
[02/16 19:48:23     32] Saving Drc markers ...
[02/16 19:48:23     32] ... No Drc file written since there is no markers found.
[02/16 19:48:23     32] Saving placement file ...
[02/16 19:48:23     32] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=801.6M) ***
[02/16 19:48:23     32] Saving route file ...
[02/16 19:48:23     32] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=801.6M) ***
[02/16 19:48:23     32] Saving DEF file ...
[02/16 19:48:23     32] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[02/16 19:48:23     32] 
[02/16 19:48:23     32] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[02/16 19:48:23     32] 
[02/16 19:48:23     32] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[02/16 19:48:25     34] Generated self-contained design floorplan.enc.dat
[02/16 19:48:25     34] 
[02/16 19:48:25     34] *** Summary of all messages that are not suppressed in this session:
[02/16 19:48:25     34] Severity  ID               Count  Summary                                  
[02/16 19:48:25     34] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[02/16 19:48:25     34] ERROR     IMPOAX-142           2  %s                                       
[02/16 19:48:25     34] *** Message Summary: 0 warning(s), 3 error(s)
[02/16 19:48:25     34] 
[02/16 19:48:25     34] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
[02/16 19:48:25     34] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
[02/16 19:48:25     34] <CMD> place_opt_design
[02/16 19:48:25     34] *** Starting GigaPlace ***
[02/16 19:48:25     34] **INFO: user set placement options
[02/16 19:48:25     34] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[02/16 19:48:25     34] **INFO: user set opt options
[02/16 19:48:25     34] setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
[02/16 19:48:25     34] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/16 19:48:25     34] **INFO: Enable pre-place timing setting for timing analysis
[02/16 19:48:25     34] Set Using Default Delay Limit as 101.
[02/16 19:48:25     34] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/16 19:48:25     34] Set Default Net Delay as 0 ps.
[02/16 19:48:25     34] Set Default Net Load as 0 pF. 
[02/16 19:48:25     34] **INFO: Analyzing IO path groups for slack adjustment
[02/16 19:48:25     34] Effort level <high> specified for reg2reg_tmp.12590 path_group
[02/16 19:48:25     34] #################################################################################
[02/16 19:48:25     34] # Design Stage: PreRoute
[02/16 19:48:25     34] # Design Name: add
[02/16 19:48:25     34] # Design Mode: 65nm
[02/16 19:48:25     34] # Analysis Mode: MMMC Non-OCV 
[02/16 19:48:25     34] # Parasitics Mode: No SPEF/RCDB
[02/16 19:48:25     34] # Signoff Settings: SI Off 
[02/16 19:48:25     34] #################################################################################
[02/16 19:48:25     34] Calculate delays in BcWc mode...
[02/16 19:48:25     34] Topological Sorting (CPU = 0:00:00.0, MEM = 830.6M, InitMEM = 830.6M)
[02/16 19:48:25     34] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:48:25     34] End delay calculation. (MEM=903.965 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:48:25     34] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 904.0M) ***
[02/16 19:48:25     34] **INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:00.1) (Real : 0:00:00.0) (mem : 904.0M)
[02/16 19:48:25     34] *** Start deleteBufferTree ***
[02/16 19:48:25     34] *info: Marking 0 level shifter instances dont touch
[02/16 19:48:25     34] *info: Marking 0 always on instances dont touch
[02/16 19:48:25     34] Info: Detect buffers to remove automatically.
[02/16 19:48:25     34] Analyzing netlist ...
[02/16 19:48:25     34] All-RC-Corners-Per-Net-In-Memory is turned ON...
[02/16 19:48:25     34] Updating netlist
[02/16 19:48:25     34] 
[02/16 19:48:25     34] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 0 instances (buffers/inverters) removed
[02/16 19:48:25     34] *** Finish deleteBufferTree (0:00:00.0) ***
[02/16 19:48:25     34] **INFO: Disable pre-place timing setting for timing analysis
[02/16 19:48:25     34] Set Using Default Delay Limit as 1000.
[02/16 19:48:25     34] Set Default Net Delay as 1000 ps.
[02/16 19:48:25     34] Set Default Net Load as 0.5 pF. 
[02/16 19:48:25     34] Deleted 0 physical inst  (cell - / prefix -).
[02/16 19:48:25     34] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[02/16 19:48:25     34] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[02/16 19:48:25     34] Define the scan chains before using this option.
[02/16 19:48:25     34] Type 'man IMPSP-9042' for more detail.
[02/16 19:48:25     34] #spOpts: N=65 
[02/16 19:48:25     34] #std cell=28 (0 fixed + 28 movable) #block=0 (0 floating + 0 preplaced)
[02/16 19:48:25     34] #ioInst=0 #net=47 #term=117 #term/net=2.49, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=19
[02/16 19:48:25     34] stdCell: 28 single + 0 double + 0 multi
[02/16 19:48:25     34] Total standard cell length = 0.1036 (mm), area = 0.0002 (mm^2)
[02/16 19:48:25     34] Core basic site is core
[02/16 19:48:25     34] Estimated cell power/ground rail width = 0.365 um
[02/16 19:48:25     34] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/16 19:48:25     34] Apply auto density screen in pre-place stage.
[02/16 19:48:25     34] Auto density screen increases utilization from 0.498 to 0.502
[02/16 19:48:25     34] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 889.8M
[02/16 19:48:25     34] Average module density = 0.502.
[02/16 19:48:25     34] Density for the design = 0.502.
[02/16 19:48:25     34]        = stdcell_area 518 sites (186 um^2) / alloc_area 1033 sites (372 um^2).
[02/16 19:48:25     34] Pin Density = 0.1125.
[02/16 19:48:25     34]             = total # of pins 117 / total area 1040.
[02/16 19:48:25     34] Initial padding reaches pin density 0.400 for top
[02/16 19:48:25     34] Initial padding increases density from 0.502 to 0.519 for top
[02/16 19:48:25     34] *Internal placement parameters: * | 5 | 0x000001
[02/16 19:48:25     34] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:48:25     34] End delay calculation. (MEM=903.965 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:48:25     34] Clock gating cells determined by native netlist tracing.
[02/16 19:48:25     34] Iteration  1: Total net bbox = 3.810e+02 (3.81e+02 0.00e+00)
[02/16 19:48:25     34]               Est.  stn bbox = 3.988e+02 (3.99e+02 0.00e+00)
[02/16 19:48:25     34]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 904.0M
[02/16 19:48:25     34] Iteration  2: Total net bbox = 4.170e+02 (3.81e+02 3.60e+01)
[02/16 19:48:25     34]               Est.  stn bbox = 4.411e+02 (3.99e+02 4.23e+01)
[02/16 19:48:25     34]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 904.0M
[02/16 19:48:25     34] Iteration  3: Total net bbox = 4.386e+02 (3.81e+02 5.76e+01)
[02/16 19:48:25     34]               Est.  stn bbox = 4.652e+02 (3.99e+02 6.64e+01)
[02/16 19:48:25     34]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 904.0M
[02/16 19:48:25     34] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[02/16 19:48:25     34] enableMT= 3
[02/16 19:48:25     34] useHNameCompare= 3 (lazy mode)
[02/16 19:48:25     34] doMTMainInit= 1
[02/16 19:48:25     34] doMTFlushLazyWireDelete= 1
[02/16 19:48:25     34] useFastLRoute= 0
[02/16 19:48:25     34] useFastCRoute= 1
[02/16 19:48:25     34] doMTNetInitAdjWires= 1
[02/16 19:48:25     34] wireMPoolNoThreadCheck= 1
[02/16 19:48:25     34] allMPoolNoThreadCheck= 1
[02/16 19:48:25     34] doNotUseMPoolInCRoute= 1
[02/16 19:48:25     34] doMTSprFixZeroViaCodes= 1
[02/16 19:48:25     34] doMTDtrRoute1CleanupA= 1
[02/16 19:48:25     34] doMTDtrRoute1CleanupB= 1
[02/16 19:48:25     34] doMTWireLenCalc= 0
[02/16 19:48:25     34] doSkipQALenRecalc= 1
[02/16 19:48:25     34] doMTMainCleanup= 1
[02/16 19:48:25     34] doMTMoveCellTermsToMSLayer= 1
[02/16 19:48:25     34] doMTConvertWiresToNewViaCode= 1
[02/16 19:48:25     34] doMTRemoveAntenna= 1
[02/16 19:48:25     34] doMTCheckConnectivity= 1
[02/16 19:48:25     34] enableRuntimeLog= 0
[02/16 19:48:25     34] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[02/16 19:48:25     34] Iteration  4: Total net bbox = 4.458e+02 (3.81e+02 6.48e+01)
[02/16 19:48:25     34]               Est.  stn bbox = 4.749e+02 (3.99e+02 7.61e+01)
[02/16 19:48:25     34]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 904.0M
[02/16 19:48:25     34] Iteration  5: Total net bbox = 4.494e+02 (3.81e+02 6.84e+01)
[02/16 19:48:25     34]               Est.  stn bbox = 4.785e+02 (3.99e+02 7.97e+01)
[02/16 19:48:25     34]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 904.0M
[02/16 19:48:25     34] Iteration  6: Total net bbox = 4.531e+02 (3.82e+02 7.12e+01)
[02/16 19:48:25     34]               Est.  stn bbox = 4.823e+02 (4.00e+02 8.25e+01)
[02/16 19:48:25     34]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 904.0M
[02/16 19:48:25     34] *** cost = 4.531e+02 (3.82e+02 7.12e+01) (cpu for global=0:00:00.0) real=0:00:00.0***
[02/16 19:48:25     34] Info: 0 clock gating cells identified, 0 (on average) moved
[02/16 19:48:26     34] #spOpts: N=65 mergeVia=F 
[02/16 19:48:26     34] Core basic site is core
[02/16 19:48:26     34] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/16 19:48:26     34] *** Starting refinePlace (0:00:34.6 mem=808.6M) ***
[02/16 19:48:26     34] Total net bbox length = 4.651e+02 (3.819e+02 8.320e+01) (ext = 2.910e+02)
[02/16 19:48:26     34] Starting refinePlace ...
[02/16 19:48:26     34] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 19:48:26     34] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[02/16 19:48:26     34] Density distribution unevenness ratio = 1.879%
[02/16 19:48:26     34]   Spread Effort: high, standalone mode, useDDP on.
[02/16 19:48:26     34] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=808.6MB) @(0:00:34.6 - 0:00:34.6).
[02/16 19:48:26     34] Move report: preRPlace moves 18 insts, mean move: 1.79 um, max move: 3.60 um
[02/16 19:48:26     34] 	Max move on inst (x_q_reg_2_): (15.00, 20.80) --> (13.20, 22.60)
[02/16 19:48:26     34] 	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
[02/16 19:48:26     34] wireLenOptFixPriorityInst 0 inst fixed
[02/16 19:48:26     34] Placement tweakage begins.
[02/16 19:48:26     34] wire length = 4.936e+02
[02/16 19:48:26     34] wire length = 4.882e+02
[02/16 19:48:26     34] Placement tweakage ends.
[02/16 19:48:26     34] Move report: tweak moves 4 insts, mean move: 4.80 um, max move: 5.80 um
[02/16 19:48:26     34] 	Max move on inst (z_q_reg_1_): (13.00, 24.40) --> (17.00, 26.20)
[02/16 19:48:26     34] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 19:48:26     34] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=808.6MB) @(0:00:34.6 - 0:00:34.6).
[02/16 19:48:26     34] Move report: Detail placement moves 19 insts, mean move: 2.07 um, max move: 3.80 um
[02/16 19:48:26     34] 	Max move on inst (z_q_reg_3_): (15.00, 13.60) --> (13.00, 11.80)
[02/16 19:48:26     34] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 808.6MB
[02/16 19:48:26     34] Statistics of distance of Instance movement in refine placement:
[02/16 19:48:26     34]   maximum (X+Y) =         3.80 um
[02/16 19:48:26     34]   inst (z_q_reg_3_) with max move: (15, 13.6) -> (13, 11.8)
[02/16 19:48:26     34]   mean    (X+Y) =         2.07 um
[02/16 19:48:26     34] Total instances flipped for legalization: 6
[02/16 19:48:26     34] Summary Report:
[02/16 19:48:26     34] Instances move: 19 (out of 28 movable)
[02/16 19:48:26     34] Mean displacement: 2.07 um
[02/16 19:48:26     34] Max displacement: 3.80 um (Instance: z_q_reg_3_) (15, 13.6) -> (13, 11.8)
[02/16 19:48:26     34] 	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
[02/16 19:48:26     34] Total instances moved : 19
[02/16 19:48:26     34] Total net bbox length = 4.551e+02 (3.533e+02 1.018e+02) (ext = 2.968e+02)
[02/16 19:48:26     34] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 808.6MB
[02/16 19:48:26     34] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=808.6MB) @(0:00:34.6 - 0:00:34.6).
[02/16 19:48:26     34] *** Finished refinePlace (0:00:34.6 mem=808.6M) ***
[02/16 19:48:26     34] *** Finished Initial Placement (cpu=0:00:00.4, real=0:00:01.0, mem=808.6M) ***
[02/16 19:48:26     34] #spOpts: N=65 mergeVia=F 
[02/16 19:48:26     34] Core basic site is core
[02/16 19:48:26     34] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/16 19:48:26     34] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[02/16 19:48:26     34] Density distribution unevenness ratio = 0.720%
[02/16 19:48:26     34] Starting IO pin assignment...
[02/16 19:48:26     34] The design is not routed. Using flight-line based method for pin assignment.
[02/16 19:48:26     34] Completed IO pin assignment.
[02/16 19:48:26     34] [PSP] Started earlyGlobalRoute kernel
[02/16 19:48:26     34] [PSP] Initial Peak syMemory usage = 809.6 MB
[02/16 19:48:26     34] (I)       Reading DB...
[02/16 19:48:26     34] (I)       congestionReportName   : 
[02/16 19:48:26     34] (I)       buildTerm2TermWires    : 1
[02/16 19:48:26     34] (I)       doTrackAssignment      : 1
[02/16 19:48:26     34] (I)       dumpBookshelfFiles     : 0
[02/16 19:48:26     34] (I)       numThreads             : 1
[02/16 19:48:26     34] [NR-eagl] honorMsvRouteConstraint: false
[02/16 19:48:26     34] (I)       honorPin               : false
[02/16 19:48:26     34] (I)       honorPinGuide          : true
[02/16 19:48:26     34] (I)       honorPartition         : false
[02/16 19:48:26     34] (I)       allowPartitionCrossover: false
[02/16 19:48:26     34] (I)       honorSingleEntry       : true
[02/16 19:48:26     34] (I)       honorSingleEntryStrong : true
[02/16 19:48:26     34] (I)       handleViaSpacingRule   : false
[02/16 19:48:26     34] (I)       PDConstraint           : none
[02/16 19:48:26     34] (I)       expBetterNDRHandling   : false
[02/16 19:48:26     34] [NR-eagl] honorClockSpecNDR      : 0
[02/16 19:48:26     34] (I)       routingEffortLevel     : 3
[02/16 19:48:26     34] [NR-eagl] minRouteLayer          : 2
[02/16 19:48:26     34] [NR-eagl] maxRouteLayer          : 2147483647
[02/16 19:48:26     34] (I)       numRowsPerGCell        : 1
[02/16 19:48:26     34] (I)       speedUpLargeDesign     : 0
[02/16 19:48:26     34] (I)       speedUpBlkViolationClean: 0
[02/16 19:48:26     34] (I)       multiThreadingTA       : 0
[02/16 19:48:26     34] (I)       blockedPinEscape       : 1
[02/16 19:48:26     34] (I)       blkAwareLayerSwitching : 0
[02/16 19:48:26     34] (I)       betterClockWireModeling: 1
[02/16 19:48:26     34] (I)       punchThroughDistance   : 500.00
[02/16 19:48:26     34] (I)       scenicBound            : 1.15
[02/16 19:48:26     34] (I)       maxScenicToAvoidBlk    : 100.00
[02/16 19:48:26     34] (I)       source-to-sink ratio   : 0.00
[02/16 19:48:26     34] (I)       targetCongestionRatioH : 1.00
[02/16 19:48:26     34] (I)       targetCongestionRatioV : 1.00
[02/16 19:48:26     34] (I)       layerCongestionRatio   : 0.70
[02/16 19:48:26     34] (I)       m1CongestionRatio      : 0.10
[02/16 19:48:26     34] (I)       m2m3CongestionRatio    : 0.70
[02/16 19:48:26     34] (I)       localRouteEffort       : 1.00
[02/16 19:48:26     34] (I)       numSitesBlockedByOneVia: 8.00
[02/16 19:48:26     34] (I)       supplyScaleFactorH     : 1.00
[02/16 19:48:26     34] (I)       supplyScaleFactorV     : 1.00
[02/16 19:48:26     34] (I)       highlight3DOverflowFactor: 0.00
[02/16 19:48:26     34] (I)       doubleCutViaModelingRatio: 0.00
[02/16 19:48:26     34] (I)       blockTrack             : 
[02/16 19:48:26     34] (I)       readTROption           : true
[02/16 19:48:26     34] (I)       extraSpacingBothSide   : false
[02/16 19:48:26     34] [NR-eagl] numTracksPerClockWire  : 0
[02/16 19:48:26     34] (I)       routeSelectedNetsOnly  : false
[02/16 19:48:26     34] (I)       before initializing RouteDB syMemory usage = 809.6 MB
[02/16 19:48:26     34] (I)       starting read tracks
[02/16 19:48:26     34] (I)       build grid graph
[02/16 19:48:26     34] (I)       build grid graph start
[02/16 19:48:26     34] [NR-eagl] Layer1 has no routable track
[02/16 19:48:26     34] [NR-eagl] Layer2 has single uniform track structure
[02/16 19:48:26     34] [NR-eagl] Layer3 has single uniform track structure
[02/16 19:48:26     34] [NR-eagl] Layer4 has single uniform track structure
[02/16 19:48:26     34] [NR-eagl] Layer5 has single uniform track structure
[02/16 19:48:26     34] [NR-eagl] Layer6 has single uniform track structure
[02/16 19:48:26     34] [NR-eagl] Layer7 has single uniform track structure
[02/16 19:48:26     34] [NR-eagl] Layer8 has single uniform track structure
[02/16 19:48:26     34] (I)       build grid graph end
[02/16 19:48:26     34] (I)       Layer1   numNetMinLayer=47
[02/16 19:48:26     34] (I)       Layer2   numNetMinLayer=0
[02/16 19:48:26     34] (I)       Layer3   numNetMinLayer=0
[02/16 19:48:26     34] (I)       Layer4   numNetMinLayer=0
[02/16 19:48:26     34] (I)       Layer5   numNetMinLayer=0
[02/16 19:48:26     34] (I)       Layer6   numNetMinLayer=0
[02/16 19:48:26     34] (I)       Layer7   numNetMinLayer=0
[02/16 19:48:26     34] (I)       Layer8   numNetMinLayer=0
[02/16 19:48:26     34] (I)       numViaLayers=7
[02/16 19:48:26     34] (I)       end build via table
[02/16 19:48:26     34] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=128 numBumpBlks=0 numBoundaryFakeBlks=0
[02/16 19:48:26     34] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[02/16 19:48:26     34] (I)       readDataFromPlaceDB
[02/16 19:48:26     34] (I)       Read net information..
[02/16 19:48:26     34] [NR-eagl] Read numTotalNets=47  numIgnoredNets=0
[02/16 19:48:26     34] (I)       Read testcase time = 0.000 seconds
[02/16 19:48:26     34] 
[02/16 19:48:26     34] (I)       totalPins=117  totalGlobalPin=109 (93.16%)
[02/16 19:48:26     34] (I)       Model blockage into capacity
[02/16 19:48:26     34] (I)       Read numBlocks=128  numPreroutedWires=0  numCapScreens=0
[02/16 19:48:26     34] (I)       blocked area on Layer1 : 0  (0.00%)
[02/16 19:48:26     34] (I)       blocked area on Layer2 : 3048915200  (49.16%)
[02/16 19:48:26     34] (I)       blocked area on Layer3 : 418352000  (6.75%)
[02/16 19:48:26     34] (I)       blocked area on Layer4 : 1974097600  (31.83%)
[02/16 19:48:26     34] (I)       blocked area on Layer5 : 0  (0.00%)
[02/16 19:48:26     34] (I)       blocked area on Layer6 : 0  (0.00%)
[02/16 19:48:26     34] (I)       blocked area on Layer7 : 0  (0.00%)
[02/16 19:48:26     34] (I)       blocked area on Layer8 : 0  (0.00%)
[02/16 19:48:26     34] (I)       Modeling time = 0.000 seconds
[02/16 19:48:26     34] 
[02/16 19:48:26     34] (I)       Number of ignored nets = 0
[02/16 19:48:26     34] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/16 19:48:26     34] (I)       Number of clock nets = 1.  Ignored: No
[02/16 19:48:26     34] (I)       Number of analog nets = 0.  Ignored: Yes
[02/16 19:48:26     34] (I)       Number of special nets = 0.  Ignored: Yes
[02/16 19:48:26     34] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/16 19:48:26     34] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/16 19:48:26     34] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/16 19:48:26     34] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/16 19:48:26     34] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/16 19:48:26     34] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[02/16 19:48:26     34] (I)       Before initializing earlyGlobalRoute syMemory usage = 809.6 MB
[02/16 19:48:26     34] (I)       Layer1  viaCost=300.00
[02/16 19:48:26     34] (I)       Layer2  viaCost=100.00
[02/16 19:48:26     34] (I)       Layer3  viaCost=100.00
[02/16 19:48:26     34] (I)       Layer4  viaCost=100.00
[02/16 19:48:26     34] (I)       Layer5  viaCost=100.00
[02/16 19:48:26     34] (I)       Layer6  viaCost=200.00
[02/16 19:48:26     34] (I)       Layer7  viaCost=100.00
[02/16 19:48:26     34] (I)       ---------------------Grid Graph Info--------------------
[02/16 19:48:26     34] (I)       routing area        :  (0, 0) - (81600, 76000)
[02/16 19:48:26     34] (I)       core area           :  (20000, 20000) - (61600, 56000)
[02/16 19:48:26     34] (I)       Site Width          :   400  (dbu)
[02/16 19:48:26     34] (I)       Row Height          :  3600  (dbu)
[02/16 19:48:26     34] (I)       GCell Width         :  3600  (dbu)
[02/16 19:48:26     34] (I)       GCell Height        :  3600  (dbu)
[02/16 19:48:26     34] (I)       grid                :    23    21     8
[02/16 19:48:26     34] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/16 19:48:26     34] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/16 19:48:26     34] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/16 19:48:26     34] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/16 19:48:26     34] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/16 19:48:26     34] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[02/16 19:48:26     34] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/16 19:48:26     34] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/16 19:48:26     34] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/16 19:48:26     34] (I)       --------------------------------------------------------
[02/16 19:48:26     34] 
[02/16 19:48:26     34] [NR-eagl] ============ Routing rule table ============
[02/16 19:48:26     34] [NR-eagl] Rule id 0. Nets 47 
[02/16 19:48:26     34] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/16 19:48:26     34] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/16 19:48:26     34] [NR-eagl] ========================================
[02/16 19:48:26     34] [NR-eagl] 
[02/16 19:48:26     34] (I)       After initializing earlyGlobalRoute syMemory usage = 809.6 MB
[02/16 19:48:26     34] (I)       Loading and dumping file time : 0.01 seconds
[02/16 19:48:26     34] (I)       ============= Initialization =============
[02/16 19:48:26     34] (I)       total 2D Cap : 20199 = (9384 H, 10815 V)
[02/16 19:48:26     34] [NR-eagl] Layer group 1: route 47 net(s) in layer range [2, 8]
[02/16 19:48:26     34] (I)       ============  Phase 1a Route ============
[02/16 19:48:26     34] (I)       Phase 1a runs 0.00 seconds
[02/16 19:48:26     34] (I)       Usage: 227 = (105 H, 122 V) = (1.12% H, 1.13% V) = (1.890e+02um H, 2.196e+02um V)
[02/16 19:48:26     34] (I)       
[02/16 19:48:26     34] (I)       ============  Phase 1b Route ============
[02/16 19:48:26     34] (I)       Usage: 227 = (105 H, 122 V) = (1.12% H, 1.13% V) = (1.890e+02um H, 2.196e+02um V)
[02/16 19:48:26     34] (I)       
[02/16 19:48:26     34] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.086000e+02um
[02/16 19:48:26     34] (I)       ============  Phase 1c Route ============
[02/16 19:48:26     34] (I)       Usage: 227 = (105 H, 122 V) = (1.12% H, 1.13% V) = (1.890e+02um H, 2.196e+02um V)
[02/16 19:48:26     34] (I)       
[02/16 19:48:26     34] (I)       ============  Phase 1d Route ============
[02/16 19:48:26     34] (I)       Usage: 227 = (105 H, 122 V) = (1.12% H, 1.13% V) = (1.890e+02um H, 2.196e+02um V)
[02/16 19:48:26     34] (I)       
[02/16 19:48:26     34] (I)       ============  Phase 1e Route ============
[02/16 19:48:26     34] (I)       Phase 1e runs 0.00 seconds
[02/16 19:48:26     34] (I)       Usage: 227 = (105 H, 122 V) = (1.12% H, 1.13% V) = (1.890e+02um H, 2.196e+02um V)
[02/16 19:48:26     34] (I)       
[02/16 19:48:26     34] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.086000e+02um
[02/16 19:48:26     34] [NR-eagl] 
[02/16 19:48:26     34] (I)       ============  Phase 1l Route ============
[02/16 19:48:26     34] (I)       dpBasedLA: time=0.00  totalOF=7  totalVia=187  totalWL=227  total(Via+WL)=414 
[02/16 19:48:26     34] (I)       Total Global Routing Runtime: 0.00 seconds
[02/16 19:48:26     34] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/16 19:48:26     34] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/16 19:48:26     34] (I)       
[02/16 19:48:26     34] (I)       ============= track Assignment ============
[02/16 19:48:26     34] (I)       extract Global 3D Wires
[02/16 19:48:26     34] (I)       Extract Global WL : time=0.00
[02/16 19:48:26     34] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[02/16 19:48:26     34] (I)       Initialization real time=0.00 seconds
[02/16 19:48:26     34] (I)       Kernel real time=0.00 seconds
[02/16 19:48:26     34] (I)       End Greedy Track Assignment
[02/16 19:48:26     34] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 98
[02/16 19:48:26     34] [NR-eagl] Layer2(M2)(V) length: 1.624000e+02um, number of vias: 124
[02/16 19:48:26     34] [NR-eagl] Layer3(M3)(H) length: 2.044000e+02um, number of vias: 12
[02/16 19:48:26     34] [NR-eagl] Layer4(M4)(V) length: 2.240000e+01um, number of vias: 8
[02/16 19:48:26     34] [NR-eagl] Layer5(M5)(H) length: 4.995000e-01um, number of vias: 8
[02/16 19:48:26     34] [NR-eagl] Layer6(M6)(V) length: 5.320000e+01um, number of vias: 0
[02/16 19:48:26     34] [NR-eagl] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[02/16 19:48:26     34] [NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[02/16 19:48:26     34] [NR-eagl] Total length: 4.428995e+02um, number of vias: 250
[02/16 19:48:26     34] [NR-eagl] End Peak syMemory usage = 809.6 MB
[02/16 19:48:26     34] [NR-eagl] Early Global Router Kernel+IO runtime : 0.01 seconds
[02/16 19:48:26     34] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 1, mem = 809.6M **
[02/16 19:48:26     34] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/16 19:48:26     34] -clockNDRAwarePlaceOpt false               # bool, default=false, private
[02/16 19:48:26     34] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/16 19:48:26     34] -powerEffort high                          # enums={none low high}, default=none, user setting
[02/16 19:48:26     34] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[02/16 19:48:26     34] -setupDynamicPowerViewAsDefaultView false
[02/16 19:48:26     34]                                            # bool, default=false, private
[02/16 19:48:26     34] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[02/16 19:48:26     34] #spOpts: N=65 
[02/16 19:48:26     34] Core basic site is core
[02/16 19:48:26     34] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/16 19:48:26     34] #spOpts: N=65 mergeVia=F 
[02/16 19:48:26     34] GigaOpt running with 1 threads.
[02/16 19:48:26     34] Info: 1 threads available for lower-level modules during optimization.
[02/16 19:48:26     34] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[02/16 19:48:26     34] 	Cell FILL1_LL, site bcore.
[02/16 19:48:26     34] 	Cell FILL_NW_HH, site bcore.
[02/16 19:48:26     34] 	Cell FILL_NW_LL, site bcore.
[02/16 19:48:26     34] 	Cell GFILL, site gacore.
[02/16 19:48:26     34] 	Cell GFILL10, site gacore.
[02/16 19:48:26     34] 	Cell GFILL2, site gacore.
[02/16 19:48:26     34] 	Cell GFILL3, site gacore.
[02/16 19:48:26     34] 	Cell GFILL4, site gacore.
[02/16 19:48:26     34] 	Cell LVLLHCD1, site bcore.
[02/16 19:48:26     34] 	Cell LVLLHCD2, site bcore.
[02/16 19:48:26     34] 	Cell LVLLHCD4, site bcore.
[02/16 19:48:26     34] 	Cell LVLLHCD8, site bcore.
[02/16 19:48:26     34] 	Cell LVLLHD1, site bcore.
[02/16 19:48:26     34] 	Cell LVLLHD2, site bcore.
[02/16 19:48:26     34] 	Cell LVLLHD4, site bcore.
[02/16 19:48:26     34] 	Cell LVLLHD8, site bcore.
[02/16 19:48:26     34] .
[02/16 19:48:26     34] Summary for sequential cells idenfication: 
[02/16 19:48:26     34] Identified SBFF number: 199
[02/16 19:48:26     34] Identified MBFF number: 0
[02/16 19:48:26     34] Not identified SBFF number: 0
[02/16 19:48:26     34] Not identified MBFF number: 0
[02/16 19:48:26     34] Number of sequential cells which are not FFs: 104
[02/16 19:48:26     34] 
[02/16 19:48:26     34] Updating RC grid for preRoute extraction ...
[02/16 19:48:26     34] Initializing multi-corner capacitance tables ... 
[02/16 19:48:26     34] Initializing multi-corner resistance tables ...
[02/16 19:48:26     34] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[02/16 19:48:26     34] Type 'man IMPTS-403' for more detail.
[02/16 19:48:27     36] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 832.7M, totSessionCpu=0:00:36 **
[02/16 19:48:27     36] Added -handlePreroute to trialRouteMode
[02/16 19:48:27     36] *** optDesign -preCTS ***
[02/16 19:48:27     36] DRC Margin: user margin 0.0; extra margin 0.2
[02/16 19:48:27     36] Setup Target Slack: user slack 0; extra slack 0.1
[02/16 19:48:27     36] Hold Target Slack: user slack 0
[02/16 19:48:27     36] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[02/16 19:48:27     36] -powerEffort high                          # enums={none low high}, default=none, user setting
[02/16 19:48:27     36] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[02/16 19:48:27     36] -setupDynamicPowerViewAsDefaultView false
[02/16 19:48:27     36]                                            # bool, default=false, private
[02/16 19:48:27     36] Start to check current routing status for nets...
[02/16 19:48:27     36] Using hname+ instead name for net compare
[02/16 19:48:27     36] All nets are already routed correctly.
[02/16 19:48:27     36] End to check current routing status for nets (mem=833.7M)
[02/16 19:48:27     36] Extraction called for design 'add' of instances=28 and nets=49 using extraction engine 'preRoute' .
[02/16 19:48:27     36] PreRoute RC Extraction called for design add.
[02/16 19:48:27     36] RC Extraction called in multi-corner(2) mode.
[02/16 19:48:27     36] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/16 19:48:27     36] RCMode: PreRoute
[02/16 19:48:27     36]       RC Corner Indexes            0       1   
[02/16 19:48:27     36] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/16 19:48:27     36] Resistance Scaling Factor    : 1.00000 1.00000 
[02/16 19:48:27     36] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/16 19:48:27     36] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/16 19:48:27     36] Shrink Factor                : 1.00000
[02/16 19:48:27     36] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/16 19:48:27     36] Using capacitance table file ...
[02/16 19:48:27     36] Updating RC grid for preRoute extraction ...
[02/16 19:48:27     36] Initializing multi-corner capacitance tables ... 
[02/16 19:48:27     36] Initializing multi-corner resistance tables ...
[02/16 19:48:27     36] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 832.316M)
[02/16 19:48:27     36] ** Profile ** Start :  cpu=0:00:00.0, mem=832.3M
[02/16 19:48:27     36] ** Profile ** Other data :  cpu=0:00:00.0, mem=833.3M
[02/16 19:48:27     36] #################################################################################
[02/16 19:48:27     36] # Design Stage: PreRoute
[02/16 19:48:27     36] # Design Name: add
[02/16 19:48:27     36] # Design Mode: 65nm
[02/16 19:48:27     36] # Analysis Mode: MMMC Non-OCV 
[02/16 19:48:27     36] # Parasitics Mode: No SPEF/RCDB
[02/16 19:48:27     36] # Signoff Settings: SI Off 
[02/16 19:48:27     36] #################################################################################
[02/16 19:48:27     36] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:48:27     36] Calculate delays in BcWc mode...
[02/16 19:48:27     36] Topological Sorting (CPU = 0:00:00.0, MEM = 853.2M, InitMEM = 853.2M)
[02/16 19:48:27     36] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:48:27     36] End delay calculation. (MEM=929.535 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:48:27     36] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 929.5M) ***
[02/16 19:48:27     36] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:36.4 mem=929.5M)
[02/16 19:48:27     36] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=929.5M
[02/16 19:48:27     36] ** Profile ** DRVs :  cpu=0:00:00.0, mem=929.5M
[02/16 19:48:27     36] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.426  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   24    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=929.5M
[02/16 19:48:27     36] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 874.3M, totSessionCpu=0:00:36 **
[02/16 19:48:27     36] ** INFO : this run is activating medium effort placeOptDesign flow
[02/16 19:48:27     36] PhyDesignGrid: maxLocalDensity 0.98
[02/16 19:48:27     36] #spOpts: N=65 mergeVia=F 
[02/16 19:48:27     36] PhyDesignGrid: maxLocalDensity 0.98
[02/16 19:48:27     36] #spOpts: N=65 mergeVia=F 
[02/16 19:48:27     36] *** Starting optimizing excluded clock nets MEM= 875.3M) ***
[02/16 19:48:27     36] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 875.3M) ***
[02/16 19:48:27     36] 
[02/16 19:48:27     36] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[02/16 19:48:27     36] 
[02/16 19:48:27     36] Type 'man IMPOPT-3663' for more detail.
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Power view               = WC_VIEW
[02/16 19:48:28     36] Number of VT partitions  = 2
[02/16 19:48:28     36] Standard cells in design = 811
[02/16 19:48:28     36] Instances in design      = 28
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Instance distribution across the VT partitions:
[02/16 19:48:28     36] 
[02/16 19:48:28     36]  LVT : inst = 1 (3.6%), cells = 335 (41%)
[02/16 19:48:28     36]    Lib tcbn65gpluswc        : inst = 1 (3.6%)
[02/16 19:48:28     36] 
[02/16 19:48:28     36]  HVT : inst = 27 (96.4%), cells = 457 (56%)
[02/16 19:48:28     36]    Lib tcbn65gpluswc        : inst = 27 (96.4%)
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Reporting took 0 sec
[02/16 19:48:28     36] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:48:28     36] optDesignOneStep: Leakage Power Flow
[02/16 19:48:28     36] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:48:28     36] Info: 1 clock net  excluded from IPO operation.
[02/16 19:48:28     36] Design State:
[02/16 19:48:28     36]     #signal nets       :  47
[02/16 19:48:28     36]     #routed signal nets:  0
[02/16 19:48:28     36]     #clock nets        :  0
[02/16 19:48:28     36]     #routed clock nets :  0
[02/16 19:48:28     36] OptMgr: Begin leakage power optimization
[02/16 19:48:28     36] OptMgr: Number of active setup views: 1
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Power Net Detected:
[02/16 19:48:28     36]     Voltage	    Name
[02/16 19:48:28     36]     0.00V	    VSS
[02/16 19:48:28     36]     0.90V	    VDD
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Begin Power Analysis
[02/16 19:48:28     36] 
[02/16 19:48:28     36]     0.00V	    VSS
[02/16 19:48:28     36]     0.90V	    VDD
[02/16 19:48:28     36] Begin Processing Timing Library for Power Calculation
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Begin Processing Timing Library for Power Calculation
[02/16 19:48:28     36] 
[02/16 19:48:28     36] 
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Begin Processing Power Net/Grid for Power Calculation
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=681.12MB/681.12MB)
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Begin Processing Timing Window Data for Power Calculation
[02/16 19:48:28     36] 
[02/16 19:48:28     36] clk(833.333MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=681.24MB/681.24MB)
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Begin Processing User Attributes
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=681.28MB/681.28MB)
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Begin Processing Signal Activity
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=681.48MB/681.48MB)
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Begin Power Computation
[02/16 19:48:28     36] 
[02/16 19:48:28     36]       ----------------------------------------------------------
[02/16 19:48:28     36]       # of cell(s) missing both power/leakage table: 0
[02/16 19:48:28     36]       # of cell(s) missing power table: 0
[02/16 19:48:28     36]       # of cell(s) missing leakage table: 0
[02/16 19:48:28     36]       # of MSMV cell(s) missing power_level: 0
[02/16 19:48:28     36]       ----------------------------------------------------------
[02/16 19:48:28     36] 
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=681.65MB/681.65MB)
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Begin Processing User Attributes
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=681.65MB/681.65MB)
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=681.68MB/681.68MB)
[02/16 19:48:28     36] 
[02/16 19:48:28     36] OptMgr: Optimization mode is pre-route
[02/16 19:48:28     36] OptMgr: current WNS: 0.326 ns
[02/16 19:48:28     36] OptMgr: Using aggressive mode for Force Mode
[02/16 19:48:28     36] PhyDesignGrid: maxLocalDensity 0.98
[02/16 19:48:28     36] #spOpts: N=65 mergeVia=F 
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Design leakage power (state independent) = 0.002 mW
[02/16 19:48:28     36] Resizable instances =     28 (100.0%), leakage = 0.002 mW (100.0%)
[02/16 19:48:28     36] Leakage power distribution among resizable instances:
[02/16 19:48:28     36]  Total LVT =      1 ( 3.6%), lkg = 0.000 mW ( 1.4%)
[02/16 19:48:28     36]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[02/16 19:48:28     36]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[02/16 19:48:28     36]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[02/16 19:48:28     36]  Total HVT =     27 (96.4%), lkg = 0.002 mW (98.6%)
[02/16 19:48:28     36]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[02/16 19:48:28     36] 
[02/16 19:48:28     36] OptMgr: Begin forced downsizing
[02/16 19:48:28     36] OptMgr: 3 instances resized in force mode
[02/16 19:48:28     36] OptMgr: Updating timing
[02/16 19:48:28     36] OptMgr: Design WNS: 0.262 ns
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Design leakage power (state independent) = 0.002 mW
[02/16 19:48:28     36] Resizable instances =     28 (100.0%), leakage = 0.002 mW (100.0%)
[02/16 19:48:28     36] Leakage power distribution among resizable instances:
[02/16 19:48:28     36]  Total LVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[02/16 19:48:28     36]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[02/16 19:48:28     36]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[02/16 19:48:28     36]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[02/16 19:48:28     36]  Total HVT =     28 (100.0%), lkg = 0.002 mW (100.0%)
[02/16 19:48:28     36]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[02/16 19:48:28     36] 
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Summary: cell sizing
[02/16 19:48:28     36] 
[02/16 19:48:28     36]  3 instances changed cell type
[02/16 19:48:28     36] 
[02/16 19:48:28     36]                        UpSize    DownSize   SameSize   Total
[02/16 19:48:28     36]                        ------    --------   --------   -----
[02/16 19:48:28     36]     Sequential            0          0          0          0
[02/16 19:48:28     36]  Combinational            0          0          3          3
[02/16 19:48:28     36] 
[02/16 19:48:28     36]     1 instances changed cell type from        AN2D0   to    CKAN2D0
[02/16 19:48:28     36]     1 instances changed cell type from       AN2XD1   to    CKAN2D0
[02/16 19:48:28     36]     1 instances changed cell type from      IAO21D1   to    IAO21D0
[02/16 19:48:28     36]   checkSum: 3
[02/16 19:48:28     36] 
[02/16 19:48:28     36] 
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Begin Power Analysis
[02/16 19:48:28     36] 
[02/16 19:48:28     36]     0.00V	    VSS
[02/16 19:48:28     36]     0.90V	    VDD
[02/16 19:48:28     36] Begin Processing Timing Library for Power Calculation
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Begin Processing Timing Library for Power Calculation
[02/16 19:48:28     36] 
[02/16 19:48:28     36] 
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Begin Processing Power Net/Grid for Power Calculation
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=683.83MB/683.83MB)
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Begin Processing Timing Window Data for Power Calculation
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=683.83MB/683.83MB)
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Begin Processing User Attributes
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=683.83MB/683.83MB)
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Begin Processing Signal Activity
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=683.83MB/683.83MB)
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Begin Power Computation
[02/16 19:48:28     36] 
[02/16 19:48:28     36]       ----------------------------------------------------------
[02/16 19:48:28     36]       # of cell(s) missing both power/leakage table: 0
[02/16 19:48:28     36]       # of cell(s) missing power table: 0
[02/16 19:48:28     36]       # of cell(s) missing leakage table: 0
[02/16 19:48:28     36]       # of MSMV cell(s) missing power_level: 0
[02/16 19:48:28     36]       ----------------------------------------------------------
[02/16 19:48:28     36] 
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=683.83MB/683.83MB)
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Begin Processing User Attributes
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=683.83MB/683.83MB)
[02/16 19:48:28     36] 
[02/16 19:48:28     36] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=683.83MB/683.83MB)
[02/16 19:48:28     36] 
[02/16 19:48:28     36] OptMgr: Leakage power optimization took: 0 seconds
[02/16 19:48:28     36] OptMgr: End leakage power optimization
[02/16 19:48:28     36] The useful skew maximum allowed delay is: 0.24
[02/16 19:48:28     36] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:48:28     36] optDesignOneStep: Leakage Power Flow
[02/16 19:48:28     36] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:48:28     36] Info: 1 clock net  excluded from IPO operation.
[02/16 19:48:29     38] PhyDesignGrid: maxLocalDensity 0.98
[02/16 19:48:29     38] #spOpts: N=65 
[02/16 19:48:29     38] *info: There are 18 candidate Buffer cells
[02/16 19:48:29     38] *info: There are 18 candidate Inverter cells
[02/16 19:48:31     39] 
[02/16 19:48:31     39] Netlist preparation processing... 
[02/16 19:48:31     39] 
[02/16 19:48:31     39] Constant propagation run...
[02/16 19:48:31     39] CPU of constant propagation run : 0:00:00.0 (mem :1021.0M)
[02/16 19:48:31     39] 
[02/16 19:48:31     39] Dangling output instance removal run...
[02/16 19:48:31     39] CPU of dangling output instance removal run : 0:00:00.0 (mem :1021.0M)
[02/16 19:48:31     39] 
[02/16 19:48:31     39] Dont care observability instance removal run...
[02/16 19:48:31     39] CPU of dont care observability instance removal run : 0:00:00.0 (mem :1021.0M)
[02/16 19:48:31     39] 
[02/16 19:48:31     39] Removed instances... 
[02/16 19:48:31     39] 
[02/16 19:48:31     39] Replaced instances... 
[02/16 19:48:31     39] 
[02/16 19:48:31     39] Removed 0 instance
[02/16 19:48:31     39] 	CPU for removing db instances : 0:00:00.0 (mem :1021.0M)
[02/16 19:48:31     39] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1021.0M)
[02/16 19:48:31     39] CPU of: netlist preparation :0:00:00.0 (mem :1021.0M)
[02/16 19:48:31     39] 
[02/16 19:48:31     39] Mark undriven nets with IPOIgnored run...
[02/16 19:48:31     39] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1021.0M)
[02/16 19:48:31     39] *info: Marking 0 isolation instances dont touch
[02/16 19:48:31     39] *info: Marking 0 level shifter instances dont touch
[02/16 19:48:31     39] PhyDesignGrid: maxLocalDensity 0.98
[02/16 19:48:31     39] #spOpts: N=65 mergeVia=F 
[02/16 19:48:31     39] 
[02/16 19:48:31     39] Completed downsize cell map
[02/16 19:48:31     39] Forced downsizing resized 0 out of 28 instances
[02/16 19:48:31     39]      #inst not ok to resize: 0
[02/16 19:48:31     39]      #inst with no smaller cells: 28
[02/16 19:48:31     39] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:48:31     39] optDesignOneStep: Leakage Power Flow
[02/16 19:48:31     39] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:48:31     39] Info: 1 clock net  excluded from IPO operation.
[02/16 19:48:31     39] Begin: Area Reclaim Optimization
[02/16 19:48:32     41] PhyDesignGrid: maxLocalDensity 0.98
[02/16 19:48:32     41] #spOpts: N=65 mergeVia=F 
[02/16 19:48:32     41] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 49.81
[02/16 19:48:32     41] +----------+---------+--------+--------+------------+--------+
[02/16 19:48:32     41] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/16 19:48:32     41] +----------+---------+--------+--------+------------+--------+
[02/16 19:48:32     41] |    49.81%|        -|   0.000|   0.000|   0:00:00.0| 1107.0M|
[02/16 19:48:32     41] |    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1107.0M|
[02/16 19:48:32     41] |    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1107.0M|
[02/16 19:48:32     41] |    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1107.0M|
[02/16 19:48:32     41] +----------+---------+--------+--------+------------+--------+
[02/16 19:48:32     41] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 49.81
[02/16 19:48:32     41] 
[02/16 19:48:32     41] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/16 19:48:32     41] --------------------------------------------------------------
[02/16 19:48:32     41] |                                   | Total     | Sequential |
[02/16 19:48:32     41] --------------------------------------------------------------
[02/16 19:48:32     41] | Num insts resized                 |       0  |       0    |
[02/16 19:48:32     41] | Num insts undone                  |       0  |       0    |
[02/16 19:48:32     41] | Num insts Downsized               |       0  |       0    |
[02/16 19:48:32     41] | Num insts Samesized               |       0  |       0    |
[02/16 19:48:32     41] | Num insts Upsized                 |       0  |       0    |
[02/16 19:48:32     41] | Num multiple commits+uncommits    |       0  |       -    |
[02/16 19:48:32     41] --------------------------------------------------------------
[02/16 19:48:32     41] **** Begin NDR-Layer Usage Statistics ****
[02/16 19:48:32     41] 0 Ndr or Layer constraints added by optimization 
[02/16 19:48:32     41] **** End NDR-Layer Usage Statistics ****
[02/16 19:48:32     41] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
[02/16 19:48:32     41] Executing incremental physical updates
[02/16 19:48:32     41] Executing incremental physical updates
[02/16 19:48:32     41] *** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=949.46M, totSessionCpu=0:00:41).
[02/16 19:48:32     41] Leakage Power Opt: re-selecting buf/inv list 
[02/16 19:48:32     41] Summary for sequential cells idenfication: 
[02/16 19:48:32     41] Identified SBFF number: 199
[02/16 19:48:32     41] Identified MBFF number: 0
[02/16 19:48:32     41] Not identified SBFF number: 0
[02/16 19:48:32     41] Not identified MBFF number: 0
[02/16 19:48:32     41] Number of sequential cells which are not FFs: 104
[02/16 19:48:32     41] 
[02/16 19:48:32     41] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:48:32     41] optDesignOneStep: Leakage Power Flow
[02/16 19:48:32     41] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:48:32     41] Begin: GigaOpt Global Optimization
[02/16 19:48:32     41] *info: use new DP (enabled)
[02/16 19:48:32     41] Info: 1 clock net  excluded from IPO operation.
[02/16 19:48:32     41] PhyDesignGrid: maxLocalDensity 1.20
[02/16 19:48:32     41] #spOpts: N=65 
[02/16 19:48:32     41] Summary for sequential cells idenfication: 
[02/16 19:48:32     41] Identified SBFF number: 199
[02/16 19:48:32     41] Identified MBFF number: 0
[02/16 19:48:32     41] Not identified SBFF number: 0
[02/16 19:48:32     41] Not identified MBFF number: 0
[02/16 19:48:32     41] Number of sequential cells which are not FFs: 104
[02/16 19:48:32     41] 
[02/16 19:48:35     44] *info: 1 clock net excluded
[02/16 19:48:35     44] *info: 2 special nets excluded.
[02/16 19:48:35     44] *info: 2 no-driver nets excluded.
[02/16 19:48:37     45] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[02/16 19:48:37     45] +--------+--------+----------+------------+--------+----------+---------+---------------+
[02/16 19:48:37     45] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
[02/16 19:48:37     45] +--------+--------+----------+------------+--------+----------+---------+---------------+
[02/16 19:48:37     45] |   0.000|   0.000|    49.81%|   0:00:00.0| 1097.0M|   WC_VIEW|       NA| NA            |
[02/16 19:48:37     45] +--------+--------+----------+------------+--------+----------+---------+---------------+
[02/16 19:48:37     45] 
[02/16 19:48:37     45] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1097.0M) ***
[02/16 19:48:37     45] 
[02/16 19:48:37     45] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1097.0M) ***
[02/16 19:48:37     45] **** Begin NDR-Layer Usage Statistics ****
[02/16 19:48:37     45] 0 Ndr or Layer constraints added by optimization 
[02/16 19:48:37     45] **** End NDR-Layer Usage Statistics ****
[02/16 19:48:37     45] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[02/16 19:48:37     45] End: GigaOpt Global Optimization
[02/16 19:48:37     45] Leakage Power Opt: resetting the buf/inv selection
[02/16 19:48:37     45] 
[02/16 19:48:37     45] Active setup views:
[02/16 19:48:37     45]  WC_VIEW
[02/16 19:48:37     45]   Dominating endpoints: 0
[02/16 19:48:37     45]   Dominating TNS: -0.000
[02/16 19:48:37     45] 
[02/16 19:48:37     45] *** Timing Is met
[02/16 19:48:37     45] *** Check timing (0:00:00.0)
[02/16 19:48:37     45] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:48:37     45] optDesignOneStep: Leakage Power Flow
[02/16 19:48:37     45] **INFO: Num dontuse cells 97, Num usable cells 750
[02/16 19:48:37     45] Info: 1 clock net  excluded from IPO operation.
[02/16 19:48:37     45] setup target slack: 0.1
[02/16 19:48:37     45] extra slack: 0.1
[02/16 19:48:37     45] std delay: 0.0142
[02/16 19:48:37     45] real setup target slack: 0.0142
[02/16 19:48:37     45] PhyDesignGrid: maxLocalDensity 0.98
[02/16 19:48:37     45] #spOpts: N=65 
[02/16 19:48:37     45] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[02/16 19:48:37     45] [NR-eagl] Started earlyGlobalRoute kernel
[02/16 19:48:37     45] [NR-eagl] Initial Peak syMemory usage = 957.4 MB
[02/16 19:48:37     45] (I)       Reading DB...
[02/16 19:48:37     45] (I)       congestionReportName   : 
[02/16 19:48:37     45] (I)       buildTerm2TermWires    : 0
[02/16 19:48:37     45] (I)       doTrackAssignment      : 1
[02/16 19:48:37     45] (I)       dumpBookshelfFiles     : 0
[02/16 19:48:37     45] (I)       numThreads             : 1
[02/16 19:48:37     45] [NR-eagl] honorMsvRouteConstraint: false
[02/16 19:48:37     45] (I)       honorPin               : false
[02/16 19:48:37     45] (I)       honorPinGuide          : true
[02/16 19:48:37     45] (I)       honorPartition         : false
[02/16 19:48:37     45] (I)       allowPartitionCrossover: false
[02/16 19:48:37     45] (I)       honorSingleEntry       : true
[02/16 19:48:37     45] (I)       honorSingleEntryStrong : true
[02/16 19:48:37     45] (I)       handleViaSpacingRule   : false
[02/16 19:48:37     45] (I)       PDConstraint           : none
[02/16 19:48:37     45] (I)       expBetterNDRHandling   : false
[02/16 19:48:37     45] [NR-eagl] honorClockSpecNDR      : 0
[02/16 19:48:37     45] (I)       routingEffortLevel     : 3
[02/16 19:48:37     45] [NR-eagl] minRouteLayer          : 2
[02/16 19:48:37     45] [NR-eagl] maxRouteLayer          : 2147483647
[02/16 19:48:37     45] (I)       numRowsPerGCell        : 1
[02/16 19:48:37     45] (I)       speedUpLargeDesign     : 0
[02/16 19:48:37     45] (I)       speedUpBlkViolationClean: 0
[02/16 19:48:37     45] (I)       multiThreadingTA       : 0
[02/16 19:48:37     45] (I)       blockedPinEscape       : 1
[02/16 19:48:37     45] (I)       blkAwareLayerSwitching : 0
[02/16 19:48:37     45] (I)       betterClockWireModeling: 1
[02/16 19:48:37     45] (I)       punchThroughDistance   : 500.00
[02/16 19:48:37     45] (I)       scenicBound            : 1.15
[02/16 19:48:37     45] (I)       maxScenicToAvoidBlk    : 100.00
[02/16 19:48:37     45] (I)       source-to-sink ratio   : 0.00
[02/16 19:48:37     45] (I)       targetCongestionRatioH : 1.00
[02/16 19:48:37     45] (I)       targetCongestionRatioV : 1.00
[02/16 19:48:37     45] (I)       layerCongestionRatio   : 0.70
[02/16 19:48:37     45] (I)       m1CongestionRatio      : 0.10
[02/16 19:48:37     45] (I)       m2m3CongestionRatio    : 0.70
[02/16 19:48:37     45] (I)       localRouteEffort       : 1.00
[02/16 19:48:37     45] (I)       numSitesBlockedByOneVia: 8.00
[02/16 19:48:37     45] (I)       supplyScaleFactorH     : 1.00
[02/16 19:48:37     45] (I)       supplyScaleFactorV     : 1.00
[02/16 19:48:37     45] (I)       highlight3DOverflowFactor: 0.00
[02/16 19:48:37     45] (I)       doubleCutViaModelingRatio: 0.00
[02/16 19:48:37     45] (I)       blockTrack             : 
[02/16 19:48:37     45] (I)       readTROption           : true
[02/16 19:48:37     45] (I)       extraSpacingBothSide   : false
[02/16 19:48:37     45] [NR-eagl] numTracksPerClockWire  : 0
[02/16 19:48:37     45] (I)       routeSelectedNetsOnly  : false
[02/16 19:48:37     45] (I)       before initializing RouteDB syMemory usage = 957.4 MB
[02/16 19:48:37     45] (I)       starting read tracks
[02/16 19:48:37     45] (I)       build grid graph
[02/16 19:48:37     45] (I)       build grid graph start
[02/16 19:48:37     45] [NR-eagl] Layer1 has no routable track
[02/16 19:48:37     45] [NR-eagl] Layer2 has single uniform track structure
[02/16 19:48:37     45] [NR-eagl] Layer3 has single uniform track structure
[02/16 19:48:37     45] [NR-eagl] Layer4 has single uniform track structure
[02/16 19:48:37     45] [NR-eagl] Layer5 has single uniform track structure
[02/16 19:48:37     45] [NR-eagl] Layer6 has single uniform track structure
[02/16 19:48:37     45] [NR-eagl] Layer7 has single uniform track structure
[02/16 19:48:37     45] [NR-eagl] Layer8 has single uniform track structure
[02/16 19:48:37     45] (I)       build grid graph end
[02/16 19:48:37     45] (I)       Layer1   numNetMinLayer=47
[02/16 19:48:37     45] (I)       Layer2   numNetMinLayer=0
[02/16 19:48:37     45] (I)       Layer3   numNetMinLayer=0
[02/16 19:48:37     45] (I)       Layer4   numNetMinLayer=0
[02/16 19:48:37     45] (I)       Layer5   numNetMinLayer=0
[02/16 19:48:37     45] (I)       Layer6   numNetMinLayer=0
[02/16 19:48:37     45] (I)       Layer7   numNetMinLayer=0
[02/16 19:48:37     45] (I)       Layer8   numNetMinLayer=0
[02/16 19:48:37     45] (I)       numViaLayers=7
[02/16 19:48:37     45] (I)       end build via table
[02/16 19:48:37     45] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=128 numBumpBlks=0 numBoundaryFakeBlks=0
[02/16 19:48:37     45] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[02/16 19:48:37     45] (I)       readDataFromPlaceDB
[02/16 19:48:37     45] (I)       Read net information..
[02/16 19:48:37     45] [NR-eagl] Read numTotalNets=47  numIgnoredNets=0
[02/16 19:48:37     45] (I)       Read testcase time = 0.000 seconds
[02/16 19:48:37     45] 
[02/16 19:48:37     45] (I)       totalPins=117  totalGlobalPin=109 (93.16%)
[02/16 19:48:37     45] (I)       Model blockage into capacity
[02/16 19:48:37     45] (I)       Read numBlocks=128  numPreroutedWires=0  numCapScreens=0
[02/16 19:48:37     45] (I)       blocked area on Layer1 : 0  (0.00%)
[02/16 19:48:37     45] (I)       blocked area on Layer2 : 3048915200  (49.16%)
[02/16 19:48:37     45] (I)       blocked area on Layer3 : 418352000  (6.75%)
[02/16 19:48:37     45] (I)       blocked area on Layer4 : 1974097600  (31.83%)
[02/16 19:48:37     45] (I)       blocked area on Layer5 : 0  (0.00%)
[02/16 19:48:37     45] (I)       blocked area on Layer6 : 0  (0.00%)
[02/16 19:48:37     45] (I)       blocked area on Layer7 : 0  (0.00%)
[02/16 19:48:37     45] (I)       blocked area on Layer8 : 0  (0.00%)
[02/16 19:48:37     45] (I)       Modeling time = 0.000 seconds
[02/16 19:48:37     45] 
[02/16 19:48:37     45] (I)       Number of ignored nets = 0
[02/16 19:48:37     45] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/16 19:48:37     45] (I)       Number of clock nets = 1.  Ignored: No
[02/16 19:48:37     45] (I)       Number of analog nets = 0.  Ignored: Yes
[02/16 19:48:37     45] (I)       Number of special nets = 0.  Ignored: Yes
[02/16 19:48:37     45] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/16 19:48:37     45] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/16 19:48:37     45] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/16 19:48:37     45] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/16 19:48:37     45] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/16 19:48:37     45] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[02/16 19:48:37     45] (I)       Before initializing earlyGlobalRoute syMemory usage = 957.4 MB
[02/16 19:48:37     45] (I)       Layer1  viaCost=300.00
[02/16 19:48:37     45] (I)       Layer2  viaCost=100.00
[02/16 19:48:37     45] (I)       Layer3  viaCost=100.00
[02/16 19:48:37     45] (I)       Layer4  viaCost=100.00
[02/16 19:48:37     45] (I)       Layer5  viaCost=100.00
[02/16 19:48:37     45] (I)       Layer6  viaCost=200.00
[02/16 19:48:37     45] (I)       Layer7  viaCost=100.00
[02/16 19:48:37     45] (I)       ---------------------Grid Graph Info--------------------
[02/16 19:48:37     45] (I)       routing area        :  (0, 0) - (81600, 76000)
[02/16 19:48:37     45] (I)       core area           :  (20000, 20000) - (61600, 56000)
[02/16 19:48:37     45] (I)       Site Width          :   400  (dbu)
[02/16 19:48:37     45] (I)       Row Height          :  3600  (dbu)
[02/16 19:48:37     45] (I)       GCell Width         :  3600  (dbu)
[02/16 19:48:37     45] (I)       GCell Height        :  3600  (dbu)
[02/16 19:48:37     45] (I)       grid                :    23    21     8
[02/16 19:48:37     45] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/16 19:48:37     45] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/16 19:48:37     45] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/16 19:48:37     45] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/16 19:48:37     45] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/16 19:48:37     45] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[02/16 19:48:37     45] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/16 19:48:37     45] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/16 19:48:37     45] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/16 19:48:37     45] (I)       --------------------------------------------------------
[02/16 19:48:37     45] 
[02/16 19:48:37     45] [NR-eagl] ============ Routing rule table ============
[02/16 19:48:37     45] [NR-eagl] Rule id 0. Nets 47 
[02/16 19:48:37     45] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/16 19:48:37     45] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/16 19:48:37     45] [NR-eagl] ========================================
[02/16 19:48:37     45] [NR-eagl] 
[02/16 19:48:37     45] (I)       After initializing earlyGlobalRoute syMemory usage = 957.4 MB
[02/16 19:48:37     45] (I)       Loading and dumping file time : 0.00 seconds
[02/16 19:48:37     45] (I)       ============= Initialization =============
[02/16 19:48:37     45] (I)       total 2D Cap : 20199 = (9384 H, 10815 V)
[02/16 19:48:37     45] [NR-eagl] Layer group 1: route 47 net(s) in layer range [2, 8]
[02/16 19:48:37     45] (I)       ============  Phase 1a Route ============
[02/16 19:48:37     45] (I)       Phase 1a runs 0.00 seconds
[02/16 19:48:37     45] (I)       Usage: 227 = (105 H, 122 V) = (1.12% H, 1.13% V) = (1.890e+02um H, 2.196e+02um V)
[02/16 19:48:37     45] (I)       
[02/16 19:48:37     45] (I)       ============  Phase 1b Route ============
[02/16 19:48:37     45] (I)       Usage: 227 = (105 H, 122 V) = (1.12% H, 1.13% V) = (1.890e+02um H, 2.196e+02um V)
[02/16 19:48:37     45] (I)       
[02/16 19:48:37     45] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.086000e+02um
[02/16 19:48:37     45] (I)       ============  Phase 1c Route ============
[02/16 19:48:37     45] (I)       Usage: 227 = (105 H, 122 V) = (1.12% H, 1.13% V) = (1.890e+02um H, 2.196e+02um V)
[02/16 19:48:37     45] (I)       
[02/16 19:48:37     45] (I)       ============  Phase 1d Route ============
[02/16 19:48:37     45] (I)       Usage: 227 = (105 H, 122 V) = (1.12% H, 1.13% V) = (1.890e+02um H, 2.196e+02um V)
[02/16 19:48:37     45] (I)       
[02/16 19:48:37     45] (I)       ============  Phase 1e Route ============
[02/16 19:48:37     45] (I)       Phase 1e runs 0.00 seconds
[02/16 19:48:37     45] (I)       Usage: 227 = (105 H, 122 V) = (1.12% H, 1.13% V) = (1.890e+02um H, 2.196e+02um V)
[02/16 19:48:37     45] (I)       
[02/16 19:48:37     45] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.086000e+02um
[02/16 19:48:37     45] [NR-eagl] 
[02/16 19:48:37     45] (I)       ============  Phase 1l Route ============
[02/16 19:48:37     45] (I)       dpBasedLA: time=0.00  totalOF=7  totalVia=187  totalWL=227  total(Via+WL)=414 
[02/16 19:48:37     45] (I)       Total Global Routing Runtime: 0.00 seconds
[02/16 19:48:37     45] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/16 19:48:37     45] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/16 19:48:37     45] (I)       
[02/16 19:48:37     45] [NR-eagl] End Peak syMemory usage = 957.4 MB
[02/16 19:48:37     45] [NR-eagl] Early Global Router Kernel+IO runtime : 0.00 seconds
[02/16 19:48:37     45] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/16 19:48:37     45] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[02/16 19:48:37     45] 
[02/16 19:48:37     45] ** np local hotspot detection info verbose **
[02/16 19:48:37     45] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[02/16 19:48:37     45] 
[02/16 19:48:37     45] #spOpts: N=65 
[02/16 19:48:37     45] Apply auto density screen in post-place stage.
[02/16 19:48:37     45] Auto density screen increases utilization from 0.498 to 0.498
[02/16 19:48:37     45] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 957.4M
[02/16 19:48:37     45] *** Starting refinePlace (0:00:45.7 mem=957.4M) ***
[02/16 19:48:37     45] Total net bbox length = 4.000e+02 (1.862e+02 2.138e+02) (ext = 2.432e+02)
[02/16 19:48:37     45] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[02/16 19:48:37     45] Density distribution unevenness ratio = 0.720%
[02/16 19:48:37     45] RPlace IncrNP: Rollback Lev = -5
[02/16 19:48:37     45] RPlace: Density =0.502222, incremental np is triggered.
[02/16 19:48:37     45] nrCritNet: 0.00% ( 0 / 47 ) cutoffSlk: 214748364.7ps stdDelay: 14.2ps
[02/16 19:48:38     45] Congestion driven padding in post-place stage.
[02/16 19:48:38     45] Congestion driven padding increases utilization from 0.800 to 0.741
[02/16 19:48:38     45] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 957.4M
[02/16 19:48:38     45] Iteration  6: Total net bbox = 4.940e+02 (2.60e+02 2.34e+02)
[02/16 19:48:38     45]               Est.  stn bbox = 5.244e+02 (2.72e+02 2.53e+02)
[02/16 19:48:38     45]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 957.4M
[02/16 19:48:38     45] Iteration  7: Total net bbox = 4.789e+02 (2.53e+02 2.26e+02)
[02/16 19:48:38     45]               Est.  stn bbox = 5.090e+02 (2.64e+02 2.45e+02)
[02/16 19:48:38     45]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 957.4M
[02/16 19:48:38     45] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[02/16 19:48:38     45] Density distribution unevenness ratio = 0.052%
[02/16 19:48:38     45] RPlace postIncrNP: Density = 0.502222 -> 0.500000.
[02/16 19:48:38     45] RPlace postIncrNP Info: Density distribution changes:
[02/16 19:48:38     45] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:48:38     45] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:48:38     45] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:48:38     45] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:48:38     45] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:48:38     45] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:48:38     45] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:48:38     45] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:01.0, mem=957.4MB) @(0:00:45.7 - 0:00:45.7).
[02/16 19:48:38     45] Move report: incrNP moves 26 insts, mean move: 2.27 um, max move: 5.60 um
[02/16 19:48:38     45] 	Max move on inst (U14): (24.60, 11.80) --> (26.60, 15.40)
[02/16 19:48:38     45] Move report: Timing Driven Placement moves 26 insts, mean move: 2.27 um, max move: 5.60 um
[02/16 19:48:38     45] 	Max move on inst (U14): (24.60, 11.80) --> (26.60, 15.40)
[02/16 19:48:38     45] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 957.4MB
[02/16 19:48:38     45] Starting refinePlace ...
[02/16 19:48:38     45] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[02/16 19:48:38     45] Density distribution unevenness ratio = 0.000%
[02/16 19:48:38     45]   Spread Effort: high, pre-route mode, useDDP on.
[02/16 19:48:38     45] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=957.4MB) @(0:00:45.7 - 0:00:45.7).
[02/16 19:48:38     45] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 19:48:38     45] wireLenOptFixPriorityInst 0 inst fixed
[02/16 19:48:38     45] Placement tweakage begins.
[02/16 19:48:38     45] wire length = 4.660e+02
[02/16 19:48:38     45] wire length = 4.632e+02
[02/16 19:48:38     45] Placement tweakage ends.
[02/16 19:48:38     45] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 19:48:38     45] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 19:48:38     45] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=957.4MB) @(0:00:45.7 - 0:00:45.7).
[02/16 19:48:38     45] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 19:48:38     45] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 957.4MB
[02/16 19:48:38     45] Statistics of distance of Instance movement in refine placement:
[02/16 19:48:38     45]   maximum (X+Y) =         5.60 um
[02/16 19:48:38     45]   inst (U14) with max move: (24.6, 11.8) -> (26.6, 15.4)
[02/16 19:48:38     45]   mean    (X+Y) =         2.27 um
[02/16 19:48:38     45] Summary Report:
[02/16 19:48:38     45] Instances move: 26 (out of 28 movable)
[02/16 19:48:38     45] Mean displacement: 2.27 um
[02/16 19:48:38     45] Max displacement: 5.60 um (Instance: U14) (24.6, 11.8) -> (26.6, 15.4)
[02/16 19:48:38     45] 	Length: 6 sites, height: 1 rows, site name: core, cell type: CKAN2D0
[02/16 19:48:38     45] Total instances moved : 26
[02/16 19:48:38     45] Total net bbox length = 4.172e+02 (1.936e+02 2.236e+02) (ext = 2.456e+02)
[02/16 19:48:38     45] Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 957.4MB
[02/16 19:48:38     45] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:01.0, mem=957.4MB) @(0:00:45.7 - 0:00:45.7).
[02/16 19:48:38     45] *** Finished refinePlace (0:00:45.7 mem=957.4M) ***
[02/16 19:48:38     45] #spOpts: N=65 
[02/16 19:48:38     45] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[02/16 19:48:38     45] Density distribution unevenness ratio = 0.000%
[02/16 19:48:38     45] Trial Route Overflow 0(H) 0(V)
[02/16 19:48:38     45] Starting congestion repair ...
[02/16 19:48:38     45] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[02/16 19:48:38     45] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[02/16 19:48:38     45] (I)       Reading DB...
[02/16 19:48:38     45] (I)       congestionReportName   : 
[02/16 19:48:38     45] (I)       buildTerm2TermWires    : 1
[02/16 19:48:38     45] (I)       doTrackAssignment      : 1
[02/16 19:48:38     45] (I)       dumpBookshelfFiles     : 0
[02/16 19:48:38     45] (I)       numThreads             : 1
[02/16 19:48:38     45] [NR-eagl] honorMsvRouteConstraint: false
[02/16 19:48:38     45] (I)       honorPin               : false
[02/16 19:48:38     45] (I)       honorPinGuide          : true
[02/16 19:48:38     45] (I)       honorPartition         : false
[02/16 19:48:38     45] (I)       allowPartitionCrossover: false
[02/16 19:48:38     45] (I)       honorSingleEntry       : true
[02/16 19:48:38     45] (I)       honorSingleEntryStrong : true
[02/16 19:48:38     45] (I)       handleViaSpacingRule   : false
[02/16 19:48:38     45] (I)       PDConstraint           : none
[02/16 19:48:38     45] (I)       expBetterNDRHandling   : false
[02/16 19:48:38     45] [NR-eagl] honorClockSpecNDR      : 0
[02/16 19:48:38     45] (I)       routingEffortLevel     : 3
[02/16 19:48:38     45] [NR-eagl] minRouteLayer          : 2
[02/16 19:48:38     45] [NR-eagl] maxRouteLayer          : 2147483647
[02/16 19:48:38     45] (I)       numRowsPerGCell        : 1
[02/16 19:48:38     45] (I)       speedUpLargeDesign     : 0
[02/16 19:48:38     45] (I)       speedUpBlkViolationClean: 0
[02/16 19:48:38     45] (I)       multiThreadingTA       : 0
[02/16 19:48:38     45] (I)       blockedPinEscape       : 1
[02/16 19:48:38     45] (I)       blkAwareLayerSwitching : 0
[02/16 19:48:38     45] (I)       betterClockWireModeling: 1
[02/16 19:48:38     45] (I)       punchThroughDistance   : 500.00
[02/16 19:48:38     45] (I)       scenicBound            : 1.15
[02/16 19:48:38     45] (I)       maxScenicToAvoidBlk    : 100.00
[02/16 19:48:38     45] (I)       source-to-sink ratio   : 0.00
[02/16 19:48:38     45] (I)       targetCongestionRatioH : 1.00
[02/16 19:48:38     45] (I)       targetCongestionRatioV : 1.00
[02/16 19:48:38     45] (I)       layerCongestionRatio   : 0.70
[02/16 19:48:38     45] (I)       m1CongestionRatio      : 0.10
[02/16 19:48:38     45] (I)       m2m3CongestionRatio    : 0.70
[02/16 19:48:38     45] (I)       localRouteEffort       : 1.00
[02/16 19:48:38     45] (I)       numSitesBlockedByOneVia: 8.00
[02/16 19:48:38     45] (I)       supplyScaleFactorH     : 1.00
[02/16 19:48:38     45] (I)       supplyScaleFactorV     : 1.00
[02/16 19:48:38     45] (I)       highlight3DOverflowFactor: 0.00
[02/16 19:48:38     45] (I)       doubleCutViaModelingRatio: 0.00
[02/16 19:48:38     45] (I)       blockTrack             : 
[02/16 19:48:38     45] (I)       readTROption           : true
[02/16 19:48:38     45] (I)       extraSpacingBothSide   : false
[02/16 19:48:38     45] [NR-eagl] numTracksPerClockWire  : 0
[02/16 19:48:38     45] (I)       routeSelectedNetsOnly  : false
[02/16 19:48:38     45] (I)       before initializing RouteDB syMemory usage = 957.4 MB
[02/16 19:48:38     45] (I)       starting read tracks
[02/16 19:48:38     45] (I)       build grid graph
[02/16 19:48:38     45] (I)       build grid graph start
[02/16 19:48:38     45] [NR-eagl] Layer1 has no routable track
[02/16 19:48:38     45] [NR-eagl] Layer2 has single uniform track structure
[02/16 19:48:38     45] [NR-eagl] Layer3 has single uniform track structure
[02/16 19:48:38     45] [NR-eagl] Layer4 has single uniform track structure
[02/16 19:48:38     45] [NR-eagl] Layer5 has single uniform track structure
[02/16 19:48:38     45] [NR-eagl] Layer6 has single uniform track structure
[02/16 19:48:38     45] [NR-eagl] Layer7 has single uniform track structure
[02/16 19:48:38     45] [NR-eagl] Layer8 has single uniform track structure
[02/16 19:48:38     45] (I)       build grid graph end
[02/16 19:48:38     45] (I)       Layer1   numNetMinLayer=47
[02/16 19:48:38     45] (I)       Layer2   numNetMinLayer=0
[02/16 19:48:38     45] (I)       Layer3   numNetMinLayer=0
[02/16 19:48:38     45] (I)       Layer4   numNetMinLayer=0
[02/16 19:48:38     45] (I)       Layer5   numNetMinLayer=0
[02/16 19:48:38     45] (I)       Layer6   numNetMinLayer=0
[02/16 19:48:38     45] (I)       Layer7   numNetMinLayer=0
[02/16 19:48:38     45] (I)       Layer8   numNetMinLayer=0
[02/16 19:48:38     45] (I)       numViaLayers=7
[02/16 19:48:38     45] (I)       end build via table
[02/16 19:48:38     45] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=128 numBumpBlks=0 numBoundaryFakeBlks=0
[02/16 19:48:38     45] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[02/16 19:48:38     45] (I)       readDataFromPlaceDB
[02/16 19:48:38     45] (I)       Read net information..
[02/16 19:48:38     45] [NR-eagl] Read numTotalNets=47  numIgnoredNets=0
[02/16 19:48:38     45] (I)       Read testcase time = 0.000 seconds
[02/16 19:48:38     45] 
[02/16 19:48:38     45] (I)       totalPins=117  totalGlobalPin=117 (100.00%)
[02/16 19:48:38     45] (I)       Model blockage into capacity
[02/16 19:48:38     45] (I)       Read numBlocks=128  numPreroutedWires=0  numCapScreens=0
[02/16 19:48:38     45] (I)       blocked area on Layer1 : 0  (0.00%)
[02/16 19:48:38     45] (I)       blocked area on Layer2 : 3048915200  (49.16%)
[02/16 19:48:38     45] (I)       blocked area on Layer3 : 418352000  (6.75%)
[02/16 19:48:38     45] (I)       blocked area on Layer4 : 1974097600  (31.83%)
[02/16 19:48:38     45] (I)       blocked area on Layer5 : 0  (0.00%)
[02/16 19:48:38     45] (I)       blocked area on Layer6 : 0  (0.00%)
[02/16 19:48:38     45] (I)       blocked area on Layer7 : 0  (0.00%)
[02/16 19:48:38     45] (I)       blocked area on Layer8 : 0  (0.00%)
[02/16 19:48:38     45] (I)       Modeling time = 0.000 seconds
[02/16 19:48:38     45] 
[02/16 19:48:38     45] (I)       Number of ignored nets = 0
[02/16 19:48:38     45] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/16 19:48:38     45] (I)       Number of clock nets = 1.  Ignored: No
[02/16 19:48:38     45] (I)       Number of analog nets = 0.  Ignored: Yes
[02/16 19:48:38     45] (I)       Number of special nets = 0.  Ignored: Yes
[02/16 19:48:38     45] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/16 19:48:38     45] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/16 19:48:38     45] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/16 19:48:38     45] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/16 19:48:38     45] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/16 19:48:38     45] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[02/16 19:48:38     45] (I)       Before initializing earlyGlobalRoute syMemory usage = 957.4 MB
[02/16 19:48:38     45] (I)       Layer1  viaCost=300.00
[02/16 19:48:38     45] (I)       Layer2  viaCost=100.00
[02/16 19:48:38     45] (I)       Layer3  viaCost=100.00
[02/16 19:48:38     45] (I)       Layer4  viaCost=100.00
[02/16 19:48:38     45] (I)       Layer5  viaCost=100.00
[02/16 19:48:38     45] (I)       Layer6  viaCost=200.00
[02/16 19:48:38     45] (I)       Layer7  viaCost=100.00
[02/16 19:48:38     45] (I)       ---------------------Grid Graph Info--------------------
[02/16 19:48:38     45] (I)       routing area        :  (0, 0) - (81600, 76000)
[02/16 19:48:38     45] (I)       core area           :  (20000, 20000) - (61600, 56000)
[02/16 19:48:38     45] (I)       Site Width          :   400  (dbu)
[02/16 19:48:38     45] (I)       Row Height          :  3600  (dbu)
[02/16 19:48:38     45] (I)       GCell Width         :  3600  (dbu)
[02/16 19:48:38     45] (I)       GCell Height        :  3600  (dbu)
[02/16 19:48:38     45] (I)       grid                :    23    21     8
[02/16 19:48:38     45] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/16 19:48:38     45] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/16 19:48:38     45] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/16 19:48:38     45] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/16 19:48:38     45] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/16 19:48:38     45] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[02/16 19:48:38     45] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/16 19:48:38     45] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/16 19:48:38     45] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/16 19:48:38     45] (I)       --------------------------------------------------------
[02/16 19:48:38     45] 
[02/16 19:48:38     45] [NR-eagl] ============ Routing rule table ============
[02/16 19:48:38     45] [NR-eagl] Rule id 0. Nets 47 
[02/16 19:48:38     45] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/16 19:48:38     45] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/16 19:48:38     45] [NR-eagl] ========================================
[02/16 19:48:38     45] [NR-eagl] 
[02/16 19:48:38     45] (I)       After initializing earlyGlobalRoute syMemory usage = 957.4 MB
[02/16 19:48:38     45] (I)       Loading and dumping file time : 0.01 seconds
[02/16 19:48:38     45] (I)       ============= Initialization =============
[02/16 19:48:38     45] (I)       total 2D Cap : 20199 = (9384 H, 10815 V)
[02/16 19:48:38     45] [NR-eagl] Layer group 1: route 47 net(s) in layer range [2, 8]
[02/16 19:48:38     45] (I)       ============  Phase 1a Route ============
[02/16 19:48:38     45] (I)       Phase 1a runs 0.00 seconds
[02/16 19:48:38     45] (I)       Usage: 243 = (114 H, 129 V) = (1.21% H, 1.19% V) = (2.052e+02um H, 2.322e+02um V)
[02/16 19:48:38     45] (I)       
[02/16 19:48:38     45] (I)       ============  Phase 1b Route ============
[02/16 19:48:38     45] (I)       Usage: 243 = (114 H, 129 V) = (1.21% H, 1.19% V) = (2.052e+02um H, 2.322e+02um V)
[02/16 19:48:38     45] (I)       
[02/16 19:48:38     45] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.374000e+02um
[02/16 19:48:38     45] (I)       ============  Phase 1c Route ============
[02/16 19:48:38     45] (I)       Usage: 243 = (114 H, 129 V) = (1.21% H, 1.19% V) = (2.052e+02um H, 2.322e+02um V)
[02/16 19:48:38     45] (I)       
[02/16 19:48:38     45] (I)       ============  Phase 1d Route ============
[02/16 19:48:38     45] (I)       Usage: 243 = (114 H, 129 V) = (1.21% H, 1.19% V) = (2.052e+02um H, 2.322e+02um V)
[02/16 19:48:38     45] (I)       
[02/16 19:48:38     45] (I)       ============  Phase 1e Route ============
[02/16 19:48:38     45] (I)       Phase 1e runs 0.00 seconds
[02/16 19:48:38     45] (I)       Usage: 243 = (114 H, 129 V) = (1.21% H, 1.19% V) = (2.052e+02um H, 2.322e+02um V)
[02/16 19:48:38     45] (I)       
[02/16 19:48:38     45] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.374000e+02um
[02/16 19:48:38     45] [NR-eagl] 
[02/16 19:48:38     45] (I)       ============  Phase 1l Route ============
[02/16 19:48:38     45] (I)       dpBasedLA: time=0.00  totalOF=7  totalVia=199  totalWL=243  total(Via+WL)=442 
[02/16 19:48:38     45] (I)       Total Global Routing Runtime: 0.00 seconds
[02/16 19:48:38     45] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/16 19:48:38     45] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/16 19:48:38     45] (I)       
[02/16 19:48:38     45] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/16 19:48:38     45] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[02/16 19:48:38     45] 
[02/16 19:48:38     45] ** np local hotspot detection info verbose **
[02/16 19:48:38     45] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[02/16 19:48:38     45] 
[02/16 19:48:38     45] describeCongestion: hCong = 0.00 vCong = 0.00
[02/16 19:48:38     45] Skipped repairing congestion.
[02/16 19:48:38     45] (I)       ============= track Assignment ============
[02/16 19:48:38     45] (I)       extract Global 3D Wires
[02/16 19:48:38     45] (I)       Extract Global WL : time=0.00
[02/16 19:48:38     45] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[02/16 19:48:38     45] (I)       Initialization real time=0.00 seconds
[02/16 19:48:38     45] (I)       Kernel real time=0.00 seconds
[02/16 19:48:38     45] (I)       End Greedy Track Assignment
[02/16 19:48:38     45] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 98
[02/16 19:48:38     45] [NR-eagl] Layer2(M2)(V) length: 1.926000e+02um, number of vias: 143
[02/16 19:48:38     45] [NR-eagl] Layer3(M3)(H) length: 2.106000e+02um, number of vias: 10
[02/16 19:48:38     45] [NR-eagl] Layer4(M4)(V) length: 3.000000e+00um, number of vias: 8
[02/16 19:48:38     45] [NR-eagl] Layer5(M5)(H) length: 7.099500e+00um, number of vias: 8
[02/16 19:48:38     45] [NR-eagl] Layer6(M6)(V) length: 5.100000e+01um, number of vias: 0
[02/16 19:48:38     45] [NR-eagl] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[02/16 19:48:38     45] [NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[02/16 19:48:38     45] [NR-eagl] Total length: 4.642995e+02um, number of vias: 267
[02/16 19:48:38     45] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[02/16 19:48:38     45] Start to check current routing status for nets...
[02/16 19:48:38     45] Using hname+ instead name for net compare
[02/16 19:48:38     45] All nets are already routed correctly.
[02/16 19:48:38     45] End to check current routing status for nets (mem=924.3M)
[02/16 19:48:38     45] Extraction called for design 'add' of instances=28 and nets=49 using extraction engine 'preRoute' .
[02/16 19:48:38     45] PreRoute RC Extraction called for design add.
[02/16 19:48:38     45] RC Extraction called in multi-corner(2) mode.
[02/16 19:48:38     45] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/16 19:48:38     45] RCMode: PreRoute
[02/16 19:48:38     45]       RC Corner Indexes            0       1   
[02/16 19:48:38     45] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/16 19:48:38     45] Resistance Scaling Factor    : 1.00000 1.00000 
[02/16 19:48:38     45] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/16 19:48:38     45] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/16 19:48:38     45] Shrink Factor                : 1.00000
[02/16 19:48:38     45] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/16 19:48:38     45] Using capacitance table file ...
[02/16 19:48:38     45] Updating RC grid for preRoute extraction ...
[02/16 19:48:38     45] Initializing multi-corner capacitance tables ... 
[02/16 19:48:38     45] Initializing multi-corner resistance tables ...
[02/16 19:48:38     45] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 924.293M)
[02/16 19:48:38     45] Compute RC Scale Done ...
[02/16 19:48:38     45] **optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 924.3M, totSessionCpu=0:00:46 **
[02/16 19:48:38     45] #################################################################################
[02/16 19:48:38     45] # Design Stage: PreRoute
[02/16 19:48:38     45] # Design Name: add
[02/16 19:48:38     45] # Design Mode: 65nm
[02/16 19:48:38     45] # Analysis Mode: MMMC Non-OCV 
[02/16 19:48:38     45] # Parasitics Mode: No SPEF/RCDB
[02/16 19:48:38     45] # Signoff Settings: SI Off 
[02/16 19:48:38     45] #################################################################################
[02/16 19:48:38     45] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:48:38     45] Calculate delays in BcWc mode...
[02/16 19:48:38     45] Topological Sorting (CPU = 0:00:00.0, MEM = 934.6M, InitMEM = 934.6M)
[02/16 19:48:38     46] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:48:38     46] End delay calculation. (MEM=1042.98 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:48:38     46] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1043.0M) ***
[02/16 19:48:38     46] *** Timing Is met
[02/16 19:48:38     46] *** Check timing (0:00:00.1)
[02/16 19:48:38     46] setup target slack: 0.1
[02/16 19:48:38     46] extra slack: 0.1
[02/16 19:48:38     46] std delay: 0.0142
[02/16 19:48:38     46] real setup target slack: 0.0142
[02/16 19:48:38     46] PhyDesignGrid: maxLocalDensity 0.98
[02/16 19:48:38     46] #spOpts: N=65 
[02/16 19:48:38     46] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[02/16 19:48:38     46] [NR-eagl] Started earlyGlobalRoute kernel
[02/16 19:48:38     46] [NR-eagl] Initial Peak syMemory usage = 1043.0 MB
[02/16 19:48:38     46] (I)       Reading DB...
[02/16 19:48:38     46] (I)       congestionReportName   : 
[02/16 19:48:38     46] (I)       buildTerm2TermWires    : 0
[02/16 19:48:38     46] (I)       doTrackAssignment      : 1
[02/16 19:48:38     46] (I)       dumpBookshelfFiles     : 0
[02/16 19:48:38     46] (I)       numThreads             : 1
[02/16 19:48:38     46] [NR-eagl] honorMsvRouteConstraint: false
[02/16 19:48:38     46] (I)       honorPin               : false
[02/16 19:48:38     46] (I)       honorPinGuide          : true
[02/16 19:48:38     46] (I)       honorPartition         : false
[02/16 19:48:38     46] (I)       allowPartitionCrossover: false
[02/16 19:48:38     46] (I)       honorSingleEntry       : true
[02/16 19:48:38     46] (I)       honorSingleEntryStrong : true
[02/16 19:48:38     46] (I)       handleViaSpacingRule   : false
[02/16 19:48:38     46] (I)       PDConstraint           : none
[02/16 19:48:38     46] (I)       expBetterNDRHandling   : false
[02/16 19:48:38     46] [NR-eagl] honorClockSpecNDR      : 0
[02/16 19:48:38     46] (I)       routingEffortLevel     : 3
[02/16 19:48:38     46] [NR-eagl] minRouteLayer          : 2
[02/16 19:48:38     46] [NR-eagl] maxRouteLayer          : 2147483647
[02/16 19:48:38     46] (I)       numRowsPerGCell        : 1
[02/16 19:48:38     46] (I)       speedUpLargeDesign     : 0
[02/16 19:48:38     46] (I)       speedUpBlkViolationClean: 0
[02/16 19:48:38     46] (I)       multiThreadingTA       : 0
[02/16 19:48:38     46] (I)       blockedPinEscape       : 1
[02/16 19:48:38     46] (I)       blkAwareLayerSwitching : 0
[02/16 19:48:38     46] (I)       betterClockWireModeling: 1
[02/16 19:48:38     46] (I)       punchThroughDistance   : 500.00
[02/16 19:48:38     46] (I)       scenicBound            : 1.15
[02/16 19:48:38     46] (I)       maxScenicToAvoidBlk    : 100.00
[02/16 19:48:38     46] (I)       source-to-sink ratio   : 0.00
[02/16 19:48:38     46] (I)       targetCongestionRatioH : 1.00
[02/16 19:48:38     46] (I)       targetCongestionRatioV : 1.00
[02/16 19:48:38     46] (I)       layerCongestionRatio   : 0.70
[02/16 19:48:38     46] (I)       m1CongestionRatio      : 0.10
[02/16 19:48:38     46] (I)       m2m3CongestionRatio    : 0.70
[02/16 19:48:38     46] (I)       localRouteEffort       : 1.00
[02/16 19:48:38     46] (I)       numSitesBlockedByOneVia: 8.00
[02/16 19:48:38     46] (I)       supplyScaleFactorH     : 1.00
[02/16 19:48:38     46] (I)       supplyScaleFactorV     : 1.00
[02/16 19:48:38     46] (I)       highlight3DOverflowFactor: 0.00
[02/16 19:48:38     46] (I)       doubleCutViaModelingRatio: 0.00
[02/16 19:48:38     46] (I)       blockTrack             : 
[02/16 19:48:38     46] (I)       readTROption           : true
[02/16 19:48:38     46] (I)       extraSpacingBothSide   : false
[02/16 19:48:38     46] [NR-eagl] numTracksPerClockWire  : 0
[02/16 19:48:38     46] (I)       routeSelectedNetsOnly  : false
[02/16 19:48:38     46] (I)       before initializing RouteDB syMemory usage = 1043.0 MB
[02/16 19:48:38     46] (I)       starting read tracks
[02/16 19:48:38     46] (I)       build grid graph
[02/16 19:48:38     46] (I)       build grid graph start
[02/16 19:48:38     46] [NR-eagl] Layer1 has no routable track
[02/16 19:48:38     46] [NR-eagl] Layer2 has single uniform track structure
[02/16 19:48:38     46] [NR-eagl] Layer3 has single uniform track structure
[02/16 19:48:38     46] [NR-eagl] Layer4 has single uniform track structure
[02/16 19:48:38     46] [NR-eagl] Layer5 has single uniform track structure
[02/16 19:48:38     46] [NR-eagl] Layer6 has single uniform track structure
[02/16 19:48:38     46] [NR-eagl] Layer7 has single uniform track structure
[02/16 19:48:38     46] [NR-eagl] Layer8 has single uniform track structure
[02/16 19:48:38     46] (I)       build grid graph end
[02/16 19:48:38     46] (I)       Layer1   numNetMinLayer=47
[02/16 19:48:38     46] (I)       Layer2   numNetMinLayer=0
[02/16 19:48:38     46] (I)       Layer3   numNetMinLayer=0
[02/16 19:48:38     46] (I)       Layer4   numNetMinLayer=0
[02/16 19:48:38     46] (I)       Layer5   numNetMinLayer=0
[02/16 19:48:38     46] (I)       Layer6   numNetMinLayer=0
[02/16 19:48:38     46] (I)       Layer7   numNetMinLayer=0
[02/16 19:48:38     46] (I)       Layer8   numNetMinLayer=0
[02/16 19:48:38     46] (I)       numViaLayers=7
[02/16 19:48:38     46] (I)       end build via table
[02/16 19:48:38     46] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=128 numBumpBlks=0 numBoundaryFakeBlks=0
[02/16 19:48:38     46] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[02/16 19:48:38     46] (I)       readDataFromPlaceDB
[02/16 19:48:38     46] (I)       Read net information..
[02/16 19:48:38     46] [NR-eagl] Read numTotalNets=47  numIgnoredNets=0
[02/16 19:48:38     46] (I)       Read testcase time = 0.000 seconds
[02/16 19:48:38     46] 
[02/16 19:48:38     46] (I)       totalPins=117  totalGlobalPin=117 (100.00%)
[02/16 19:48:38     46] (I)       Model blockage into capacity
[02/16 19:48:38     46] (I)       Read numBlocks=128  numPreroutedWires=0  numCapScreens=0
[02/16 19:48:38     46] (I)       blocked area on Layer1 : 0  (0.00%)
[02/16 19:48:38     46] (I)       blocked area on Layer2 : 3048915200  (49.16%)
[02/16 19:48:38     46] (I)       blocked area on Layer3 : 418352000  (6.75%)
[02/16 19:48:38     46] (I)       blocked area on Layer4 : 1974097600  (31.83%)
[02/16 19:48:38     46] (I)       blocked area on Layer5 : 0  (0.00%)
[02/16 19:48:38     46] (I)       blocked area on Layer6 : 0  (0.00%)
[02/16 19:48:38     46] (I)       blocked area on Layer7 : 0  (0.00%)
[02/16 19:48:38     46] (I)       blocked area on Layer8 : 0  (0.00%)
[02/16 19:48:38     46] (I)       Modeling time = 0.000 seconds
[02/16 19:48:38     46] 
[02/16 19:48:38     46] (I)       Number of ignored nets = 0
[02/16 19:48:38     46] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/16 19:48:38     46] (I)       Number of clock nets = 1.  Ignored: No
[02/16 19:48:38     46] (I)       Number of analog nets = 0.  Ignored: Yes
[02/16 19:48:38     46] (I)       Number of special nets = 0.  Ignored: Yes
[02/16 19:48:38     46] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/16 19:48:38     46] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/16 19:48:38     46] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/16 19:48:38     46] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/16 19:48:38     46] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/16 19:48:38     46] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[02/16 19:48:38     46] (I)       Before initializing earlyGlobalRoute syMemory usage = 1043.0 MB
[02/16 19:48:38     46] (I)       Layer1  viaCost=300.00
[02/16 19:48:38     46] (I)       Layer2  viaCost=100.00
[02/16 19:48:38     46] (I)       Layer3  viaCost=100.00
[02/16 19:48:38     46] (I)       Layer4  viaCost=100.00
[02/16 19:48:38     46] (I)       Layer5  viaCost=100.00
[02/16 19:48:38     46] (I)       Layer6  viaCost=200.00
[02/16 19:48:38     46] (I)       Layer7  viaCost=100.00
[02/16 19:48:38     46] (I)       ---------------------Grid Graph Info--------------------
[02/16 19:48:38     46] (I)       routing area        :  (0, 0) - (81600, 76000)
[02/16 19:48:38     46] (I)       core area           :  (20000, 20000) - (61600, 56000)
[02/16 19:48:38     46] (I)       Site Width          :   400  (dbu)
[02/16 19:48:38     46] (I)       Row Height          :  3600  (dbu)
[02/16 19:48:38     46] (I)       GCell Width         :  3600  (dbu)
[02/16 19:48:38     46] (I)       GCell Height        :  3600  (dbu)
[02/16 19:48:38     46] (I)       grid                :    23    21     8
[02/16 19:48:38     46] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/16 19:48:38     46] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/16 19:48:38     46] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/16 19:48:38     46] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/16 19:48:38     46] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/16 19:48:38     46] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[02/16 19:48:38     46] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/16 19:48:38     46] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/16 19:48:38     46] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/16 19:48:38     46] (I)       --------------------------------------------------------
[02/16 19:48:38     46] 
[02/16 19:48:38     46] [NR-eagl] ============ Routing rule table ============
[02/16 19:48:38     46] [NR-eagl] Rule id 0. Nets 47 
[02/16 19:48:38     46] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/16 19:48:38     46] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/16 19:48:38     46] [NR-eagl] ========================================
[02/16 19:48:38     46] [NR-eagl] 
[02/16 19:48:38     46] (I)       After initializing earlyGlobalRoute syMemory usage = 1043.0 MB
[02/16 19:48:38     46] (I)       Loading and dumping file time : 0.00 seconds
[02/16 19:48:38     46] (I)       ============= Initialization =============
[02/16 19:48:38     46] (I)       total 2D Cap : 20199 = (9384 H, 10815 V)
[02/16 19:48:38     46] [NR-eagl] Layer group 1: route 47 net(s) in layer range [2, 8]
[02/16 19:48:38     46] (I)       ============  Phase 1a Route ============
[02/16 19:48:38     46] (I)       Phase 1a runs 0.00 seconds
[02/16 19:48:38     46] (I)       Usage: 243 = (114 H, 129 V) = (1.21% H, 1.19% V) = (2.052e+02um H, 2.322e+02um V)
[02/16 19:48:38     46] (I)       
[02/16 19:48:38     46] (I)       ============  Phase 1b Route ============
[02/16 19:48:38     46] (I)       Usage: 243 = (114 H, 129 V) = (1.21% H, 1.19% V) = (2.052e+02um H, 2.322e+02um V)
[02/16 19:48:38     46] (I)       
[02/16 19:48:38     46] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.374000e+02um
[02/16 19:48:38     46] (I)       ============  Phase 1c Route ============
[02/16 19:48:38     46] (I)       Usage: 243 = (114 H, 129 V) = (1.21% H, 1.19% V) = (2.052e+02um H, 2.322e+02um V)
[02/16 19:48:38     46] (I)       
[02/16 19:48:38     46] (I)       ============  Phase 1d Route ============
[02/16 19:48:38     46] (I)       Usage: 243 = (114 H, 129 V) = (1.21% H, 1.19% V) = (2.052e+02um H, 2.322e+02um V)
[02/16 19:48:38     46] (I)       
[02/16 19:48:38     46] (I)       ============  Phase 1e Route ============
[02/16 19:48:38     46] (I)       Phase 1e runs 0.00 seconds
[02/16 19:48:38     46] (I)       Usage: 243 = (114 H, 129 V) = (1.21% H, 1.19% V) = (2.052e+02um H, 2.322e+02um V)
[02/16 19:48:38     46] (I)       
[02/16 19:48:38     46] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.374000e+02um
[02/16 19:48:38     46] [NR-eagl] 
[02/16 19:48:38     46] (I)       ============  Phase 1l Route ============
[02/16 19:48:38     46] (I)       dpBasedLA: time=0.00  totalOF=7  totalVia=199  totalWL=243  total(Via+WL)=442 
[02/16 19:48:38     46] (I)       Total Global Routing Runtime: 0.00 seconds
[02/16 19:48:38     46] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/16 19:48:38     46] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/16 19:48:38     46] (I)       
[02/16 19:48:38     46] [NR-eagl] End Peak syMemory usage = 1043.0 MB
[02/16 19:48:38     46] [NR-eagl] Early Global Router Kernel+IO runtime : 0.00 seconds
[02/16 19:48:38     46] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/16 19:48:38     46] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[02/16 19:48:38     46] 
[02/16 19:48:38     46] ** np local hotspot detection info verbose **
[02/16 19:48:38     46] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[02/16 19:48:38     46] 
[02/16 19:48:38     46] #spOpts: N=65 
[02/16 19:48:38     46] Apply auto density screen in post-place stage.
[02/16 19:48:38     46] Auto density screen increases utilization from 0.498 to 0.498
[02/16 19:48:38     46] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1043.0M
[02/16 19:48:38     46] *** Starting refinePlace (0:00:46.1 mem=1043.0M) ***
[02/16 19:48:38     46] Total net bbox length = 4.172e+02 (1.936e+02 2.236e+02) (ext = 2.456e+02)
[02/16 19:48:38     46] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[02/16 19:48:38     46] Density distribution unevenness ratio = 0.052%
[02/16 19:48:38     46] RPlace IncrNP: Rollback Lev = -5
[02/16 19:48:38     46] RPlace: Density =0.500000, incremental np is triggered.
[02/16 19:48:38     46] nrCritNet: 0.00% ( 0 / 47 ) cutoffSlk: 214748364.7ps stdDelay: 14.2ps
[02/16 19:48:38     46] Congestion driven padding in post-place stage.
[02/16 19:48:38     46] Congestion driven padding increases utilization from 0.800 to 0.741
[02/16 19:48:38     46] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1043.0M
[02/16 19:48:38     46] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[02/16 19:48:38     46] Density distribution unevenness ratio = 0.720%
[02/16 19:48:38     46] RPlace postIncrNP: Density = 0.500000 -> 0.502222.
[02/16 19:48:38     46] RPlace postIncrNP Info: Density distribution changes:
[02/16 19:48:38     46] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:48:38     46] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:48:38     46] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:48:38     46] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:48:38     46] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:48:38     46] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:48:38     46] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[02/16 19:48:38     46] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1043.0MB) @(0:00:46.1 - 0:00:46.2).
[02/16 19:48:38     46] Move report: incrNP moves 22 insts, mean move: 1.08 um, max move: 4.40 um
[02/16 19:48:38     46] 	Max move on inst (x_q_reg_3_): (14.20, 11.80) --> (11.60, 10.00)
[02/16 19:48:38     46] Move report: Timing Driven Placement moves 22 insts, mean move: 1.08 um, max move: 4.40 um
[02/16 19:48:38     46] 	Max move on inst (x_q_reg_3_): (14.20, 11.80) --> (11.60, 10.00)
[02/16 19:48:38     46] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1043.0MB
[02/16 19:48:38     46] Starting refinePlace ...
[02/16 19:48:38     46] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[02/16 19:48:38     46] Density distribution unevenness ratio = 0.720%
[02/16 19:48:38     46]   Spread Effort: high, pre-route mode, useDDP on.
[02/16 19:48:38     46] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1043.0MB) @(0:00:46.2 - 0:00:46.2).
[02/16 19:48:38     46] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 19:48:38     46] wireLenOptFixPriorityInst 0 inst fixed
[02/16 19:48:38     46] Placement tweakage begins.
[02/16 19:48:38     46] wire length = 4.606e+02
[02/16 19:48:38     46] wire length = 4.546e+02
[02/16 19:48:38     46] Placement tweakage ends.
[02/16 19:48:38     46] Move report: tweak moves 2 insts, mean move: 7.20 um, max move: 7.20 um
[02/16 19:48:38     46] 	Max move on inst (x_q_reg_3_): (11.60, 10.00) --> (18.80, 10.00)
[02/16 19:48:38     46] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 19:48:38     46] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1043.0MB) @(0:00:46.2 - 0:00:46.2).
[02/16 19:48:38     46] Move report: Detail placement moves 2 insts, mean move: 7.20 um, max move: 7.20 um
[02/16 19:48:38     46] 	Max move on inst (x_q_reg_3_): (11.60, 10.00) --> (18.80, 10.00)
[02/16 19:48:38     46] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1043.0MB
[02/16 19:48:38     46] Statistics of distance of Instance movement in refine placement:
[02/16 19:48:38     46]   maximum (X+Y) =         6.80 um
[02/16 19:48:38     46]   inst (y_q_reg_3_) with max move: (18.4, 10) -> (11.6, 10)
[02/16 19:48:38     46]   mean    (X+Y) =         1.46 um
[02/16 19:48:38     46] Summary Report:
[02/16 19:48:38     46] Instances move: 22 (out of 28 movable)
[02/16 19:48:38     46] Mean displacement: 1.46 um
[02/16 19:48:38     46] Max displacement: 6.80 um (Instance: y_q_reg_3_) (18.4, 10) -> (11.6, 10)
[02/16 19:48:38     46] 	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
[02/16 19:48:38     46] Total instances moved : 22
[02/16 19:48:38     46] Total net bbox length = 4.154e+02 (1.924e+02 2.230e+02) (ext = 2.462e+02)
[02/16 19:48:38     46] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1043.0MB
[02/16 19:48:38     46] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1043.0MB) @(0:00:46.1 - 0:00:46.2).
[02/16 19:48:38     46] *** Finished refinePlace (0:00:46.2 mem=1043.0M) ***
[02/16 19:48:38     46] #spOpts: N=65 
[02/16 19:48:38     46] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[02/16 19:48:38     46] Density distribution unevenness ratio = 0.720%
[02/16 19:48:38     46] Trial Route Overflow 0(H) 0(V)
[02/16 19:48:38     46] Starting congestion repair ...
[02/16 19:48:38     46] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[02/16 19:48:38     46] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[02/16 19:48:38     46] (I)       Reading DB...
[02/16 19:48:38     46] (I)       congestionReportName   : 
[02/16 19:48:38     46] (I)       buildTerm2TermWires    : 1
[02/16 19:48:38     46] (I)       doTrackAssignment      : 1
[02/16 19:48:38     46] (I)       dumpBookshelfFiles     : 0
[02/16 19:48:38     46] (I)       numThreads             : 1
[02/16 19:48:38     46] [NR-eagl] honorMsvRouteConstraint: false
[02/16 19:48:38     46] (I)       honorPin               : false
[02/16 19:48:38     46] (I)       honorPinGuide          : true
[02/16 19:48:38     46] (I)       honorPartition         : false
[02/16 19:48:38     46] (I)       allowPartitionCrossover: false
[02/16 19:48:38     46] (I)       honorSingleEntry       : true
[02/16 19:48:38     46] (I)       honorSingleEntryStrong : true
[02/16 19:48:38     46] (I)       handleViaSpacingRule   : false
[02/16 19:48:38     46] (I)       PDConstraint           : none
[02/16 19:48:38     46] (I)       expBetterNDRHandling   : false
[02/16 19:48:38     46] [NR-eagl] honorClockSpecNDR      : 0
[02/16 19:48:38     46] (I)       routingEffortLevel     : 3
[02/16 19:48:38     46] [NR-eagl] minRouteLayer          : 2
[02/16 19:48:38     46] [NR-eagl] maxRouteLayer          : 2147483647
[02/16 19:48:38     46] (I)       numRowsPerGCell        : 1
[02/16 19:48:38     46] (I)       speedUpLargeDesign     : 0
[02/16 19:48:38     46] (I)       speedUpBlkViolationClean: 0
[02/16 19:48:38     46] (I)       multiThreadingTA       : 0
[02/16 19:48:38     46] (I)       blockedPinEscape       : 1
[02/16 19:48:38     46] (I)       blkAwareLayerSwitching : 0
[02/16 19:48:38     46] (I)       betterClockWireModeling: 1
[02/16 19:48:38     46] (I)       punchThroughDistance   : 500.00
[02/16 19:48:38     46] (I)       scenicBound            : 1.15
[02/16 19:48:38     46] (I)       maxScenicToAvoidBlk    : 100.00
[02/16 19:48:38     46] (I)       source-to-sink ratio   : 0.00
[02/16 19:48:38     46] (I)       targetCongestionRatioH : 1.00
[02/16 19:48:38     46] (I)       targetCongestionRatioV : 1.00
[02/16 19:48:38     46] (I)       layerCongestionRatio   : 0.70
[02/16 19:48:38     46] (I)       m1CongestionRatio      : 0.10
[02/16 19:48:38     46] (I)       m2m3CongestionRatio    : 0.70
[02/16 19:48:38     46] (I)       localRouteEffort       : 1.00
[02/16 19:48:38     46] (I)       numSitesBlockedByOneVia: 8.00
[02/16 19:48:38     46] (I)       supplyScaleFactorH     : 1.00
[02/16 19:48:38     46] (I)       supplyScaleFactorV     : 1.00
[02/16 19:48:38     46] (I)       highlight3DOverflowFactor: 0.00
[02/16 19:48:38     46] (I)       doubleCutViaModelingRatio: 0.00
[02/16 19:48:38     46] (I)       blockTrack             : 
[02/16 19:48:38     46] (I)       readTROption           : true
[02/16 19:48:38     46] (I)       extraSpacingBothSide   : false
[02/16 19:48:38     46] [NR-eagl] numTracksPerClockWire  : 0
[02/16 19:48:38     46] (I)       routeSelectedNetsOnly  : false
[02/16 19:48:38     46] (I)       before initializing RouteDB syMemory usage = 1043.0 MB
[02/16 19:48:38     46] (I)       starting read tracks
[02/16 19:48:38     46] (I)       build grid graph
[02/16 19:48:38     46] (I)       build grid graph start
[02/16 19:48:38     46] [NR-eagl] Layer1 has no routable track
[02/16 19:48:38     46] [NR-eagl] Layer2 has single uniform track structure
[02/16 19:48:38     46] [NR-eagl] Layer3 has single uniform track structure
[02/16 19:48:38     46] [NR-eagl] Layer4 has single uniform track structure
[02/16 19:48:38     46] [NR-eagl] Layer5 has single uniform track structure
[02/16 19:48:38     46] [NR-eagl] Layer6 has single uniform track structure
[02/16 19:48:38     46] [NR-eagl] Layer7 has single uniform track structure
[02/16 19:48:38     46] [NR-eagl] Layer8 has single uniform track structure
[02/16 19:48:38     46] (I)       build grid graph end
[02/16 19:48:38     46] (I)       Layer1   numNetMinLayer=47
[02/16 19:48:38     46] (I)       Layer2   numNetMinLayer=0
[02/16 19:48:38     46] (I)       Layer3   numNetMinLayer=0
[02/16 19:48:38     46] (I)       Layer4   numNetMinLayer=0
[02/16 19:48:38     46] (I)       Layer5   numNetMinLayer=0
[02/16 19:48:38     46] (I)       Layer6   numNetMinLayer=0
[02/16 19:48:38     46] (I)       Layer7   numNetMinLayer=0
[02/16 19:48:38     46] (I)       Layer8   numNetMinLayer=0
[02/16 19:48:38     46] (I)       numViaLayers=7
[02/16 19:48:38     46] (I)       end build via table
[02/16 19:48:38     46] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=128 numBumpBlks=0 numBoundaryFakeBlks=0
[02/16 19:48:38     46] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[02/16 19:48:38     46] (I)       readDataFromPlaceDB
[02/16 19:48:38     46] (I)       Read net information..
[02/16 19:48:38     46] [NR-eagl] Read numTotalNets=47  numIgnoredNets=0
[02/16 19:48:38     46] (I)       Read testcase time = 0.000 seconds
[02/16 19:48:38     46] 
[02/16 19:48:38     46] (I)       totalPins=117  totalGlobalPin=117 (100.00%)
[02/16 19:48:38     46] (I)       Model blockage into capacity
[02/16 19:48:38     46] (I)       Read numBlocks=128  numPreroutedWires=0  numCapScreens=0
[02/16 19:48:38     46] (I)       blocked area on Layer1 : 0  (0.00%)
[02/16 19:48:38     46] (I)       blocked area on Layer2 : 3048915200  (49.16%)
[02/16 19:48:38     46] (I)       blocked area on Layer3 : 418352000  (6.75%)
[02/16 19:48:38     46] (I)       blocked area on Layer4 : 1974097600  (31.83%)
[02/16 19:48:38     46] (I)       blocked area on Layer5 : 0  (0.00%)
[02/16 19:48:38     46] (I)       blocked area on Layer6 : 0  (0.00%)
[02/16 19:48:38     46] (I)       blocked area on Layer7 : 0  (0.00%)
[02/16 19:48:38     46] (I)       blocked area on Layer8 : 0  (0.00%)
[02/16 19:48:38     46] (I)       Modeling time = 0.000 seconds
[02/16 19:48:38     46] 
[02/16 19:48:38     46] (I)       Number of ignored nets = 0
[02/16 19:48:38     46] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/16 19:48:38     46] (I)       Number of clock nets = 1.  Ignored: No
[02/16 19:48:38     46] (I)       Number of analog nets = 0.  Ignored: Yes
[02/16 19:48:38     46] (I)       Number of special nets = 0.  Ignored: Yes
[02/16 19:48:38     46] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/16 19:48:38     46] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/16 19:48:38     46] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/16 19:48:38     46] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/16 19:48:38     46] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/16 19:48:38     46] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[02/16 19:48:38     46] (I)       Before initializing earlyGlobalRoute syMemory usage = 1043.0 MB
[02/16 19:48:38     46] (I)       Layer1  viaCost=300.00
[02/16 19:48:38     46] (I)       Layer2  viaCost=100.00
[02/16 19:48:38     46] (I)       Layer3  viaCost=100.00
[02/16 19:48:38     46] (I)       Layer4  viaCost=100.00
[02/16 19:48:38     46] (I)       Layer5  viaCost=100.00
[02/16 19:48:38     46] (I)       Layer6  viaCost=200.00
[02/16 19:48:38     46] (I)       Layer7  viaCost=100.00
[02/16 19:48:38     46] (I)       ---------------------Grid Graph Info--------------------
[02/16 19:48:38     46] (I)       routing area        :  (0, 0) - (81600, 76000)
[02/16 19:48:38     46] (I)       core area           :  (20000, 20000) - (61600, 56000)
[02/16 19:48:38     46] (I)       Site Width          :   400  (dbu)
[02/16 19:48:38     46] (I)       Row Height          :  3600  (dbu)
[02/16 19:48:38     46] (I)       GCell Width         :  3600  (dbu)
[02/16 19:48:38     46] (I)       GCell Height        :  3600  (dbu)
[02/16 19:48:38     46] (I)       grid                :    23    21     8
[02/16 19:48:38     46] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/16 19:48:38     46] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/16 19:48:38     46] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/16 19:48:38     46] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/16 19:48:38     46] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/16 19:48:38     46] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[02/16 19:48:38     46] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/16 19:48:38     46] (I)       Total num of tracks :     0   204   189   204   189   204    47    51
[02/16 19:48:38     46] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/16 19:48:38     46] (I)       --------------------------------------------------------
[02/16 19:48:38     46] 
[02/16 19:48:38     46] [NR-eagl] ============ Routing rule table ============
[02/16 19:48:38     46] [NR-eagl] Rule id 0. Nets 47 
[02/16 19:48:38     46] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/16 19:48:38     46] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/16 19:48:38     46] [NR-eagl] ========================================
[02/16 19:48:38     46] [NR-eagl] 
[02/16 19:48:38     46] (I)       After initializing earlyGlobalRoute syMemory usage = 1043.0 MB
[02/16 19:48:38     46] (I)       Loading and dumping file time : 0.00 seconds
[02/16 19:48:38     46] (I)       ============= Initialization =============
[02/16 19:48:38     46] (I)       total 2D Cap : 20199 = (9384 H, 10815 V)
[02/16 19:48:38     46] [NR-eagl] Layer group 1: route 47 net(s) in layer range [2, 8]
[02/16 19:48:38     46] (I)       ============  Phase 1a Route ============
[02/16 19:48:38     46] (I)       Phase 1a runs 0.00 seconds
[02/16 19:48:38     46] (I)       Usage: 239 = (108 H, 131 V) = (1.15% H, 1.21% V) = (1.944e+02um H, 2.358e+02um V)
[02/16 19:48:38     46] (I)       
[02/16 19:48:38     46] (I)       ============  Phase 1b Route ============
[02/16 19:48:38     46] (I)       Usage: 239 = (108 H, 131 V) = (1.15% H, 1.21% V) = (1.944e+02um H, 2.358e+02um V)
[02/16 19:48:38     46] (I)       
[02/16 19:48:38     46] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.302000e+02um
[02/16 19:48:38     46] (I)       ============  Phase 1c Route ============
[02/16 19:48:38     46] (I)       Usage: 239 = (108 H, 131 V) = (1.15% H, 1.21% V) = (1.944e+02um H, 2.358e+02um V)
[02/16 19:48:38     46] (I)       
[02/16 19:48:38     46] (I)       ============  Phase 1d Route ============
[02/16 19:48:38     46] (I)       Usage: 239 = (108 H, 131 V) = (1.15% H, 1.21% V) = (1.944e+02um H, 2.358e+02um V)
[02/16 19:48:38     46] (I)       
[02/16 19:48:38     46] (I)       ============  Phase 1e Route ============
[02/16 19:48:38     46] (I)       Phase 1e runs 0.00 seconds
[02/16 19:48:38     46] (I)       Usage: 239 = (108 H, 131 V) = (1.15% H, 1.21% V) = (1.944e+02um H, 2.358e+02um V)
[02/16 19:48:38     46] (I)       
[02/16 19:48:38     46] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.302000e+02um
[02/16 19:48:38     46] [NR-eagl] 
[02/16 19:48:38     46] (I)       ============  Phase 1l Route ============
[02/16 19:48:38     46] (I)       dpBasedLA: time=0.00  totalOF=8  totalVia=202  totalWL=239  total(Via+WL)=441 
[02/16 19:48:38     46] (I)       Total Global Routing Runtime: 0.00 seconds
[02/16 19:48:38     46] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/16 19:48:38     46] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/16 19:48:38     46] (I)       
[02/16 19:48:38     46] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/16 19:48:38     46] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[02/16 19:48:38     46] 
[02/16 19:48:38     46] ** np local hotspot detection info verbose **
[02/16 19:48:38     46] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[02/16 19:48:38     46] 
[02/16 19:48:38     46] describeCongestion: hCong = 0.00 vCong = 0.00
[02/16 19:48:38     46] Skipped repairing congestion.
[02/16 19:48:38     46] (I)       ============= track Assignment ============
[02/16 19:48:38     46] (I)       extract Global 3D Wires
[02/16 19:48:38     46] (I)       Extract Global WL : time=0.00
[02/16 19:48:38     46] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[02/16 19:48:38     46] (I)       Initialization real time=0.00 seconds
[02/16 19:48:38     46] (I)       Kernel real time=0.00 seconds
[02/16 19:48:38     46] (I)       End Greedy Track Assignment
[02/16 19:48:38     46] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 98
[02/16 19:48:38     46] [NR-eagl] Layer2(M2)(V) length: 1.836000e+02um, number of vias: 144
[02/16 19:48:38     46] [NR-eagl] Layer3(M3)(H) length: 2.032000e+02um, number of vias: 12
[02/16 19:48:38     46] [NR-eagl] Layer4(M4)(V) length: 2.800000e+00um, number of vias: 10
[02/16 19:48:38     46] [NR-eagl] Layer5(M5)(H) length: 5.299500e+00um, number of vias: 10
[02/16 19:48:38     46] [NR-eagl] Layer6(M6)(V) length: 6.460000e+01um, number of vias: 0
[02/16 19:48:38     46] [NR-eagl] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[02/16 19:48:38     46] [NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[02/16 19:48:38     46] [NR-eagl] Total length: 4.594995e+02um, number of vias: 274
[02/16 19:48:38     46] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[02/16 19:48:38     46] Start to check current routing status for nets...
[02/16 19:48:38     46] Using hname+ instead name for net compare
[02/16 19:48:38     46] All nets are already routed correctly.
[02/16 19:48:38     46] End to check current routing status for nets (mem=956.3M)
[02/16 19:48:38     46] Extraction called for design 'add' of instances=28 and nets=49 using extraction engine 'preRoute' .
[02/16 19:48:38     46] PreRoute RC Extraction called for design add.
[02/16 19:48:38     46] RC Extraction called in multi-corner(2) mode.
[02/16 19:48:38     46] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/16 19:48:38     46] RCMode: PreRoute
[02/16 19:48:38     46]       RC Corner Indexes            0       1   
[02/16 19:48:38     46] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/16 19:48:38     46] Resistance Scaling Factor    : 1.00000 1.00000 
[02/16 19:48:38     46] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/16 19:48:38     46] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/16 19:48:38     46] Shrink Factor                : 1.00000
[02/16 19:48:38     46] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/16 19:48:38     46] Using capacitance table file ...
[02/16 19:48:38     46] Updating RC grid for preRoute extraction ...
[02/16 19:48:38     46] Initializing multi-corner capacitance tables ... 
[02/16 19:48:38     46] Initializing multi-corner resistance tables ...
[02/16 19:48:38     46] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 956.297M)
[02/16 19:48:38     46] Compute RC Scale Done ...
[02/16 19:48:38     46] **optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 956.3M, totSessionCpu=0:00:46 **
[02/16 19:48:39     46] Include MVT Delays for Hold Opt
[02/16 19:48:39     46] #################################################################################
[02/16 19:48:39     46] # Design Stage: PreRoute
[02/16 19:48:39     46] # Design Name: add
[02/16 19:48:39     46] # Design Mode: 65nm
[02/16 19:48:39     46] # Analysis Mode: MMMC Non-OCV 
[02/16 19:48:39     46] # Parasitics Mode: No SPEF/RCDB
[02/16 19:48:39     46] # Signoff Settings: SI Off 
[02/16 19:48:39     46] #################################################################################
[02/16 19:48:39     46] AAE_INFO: 1 threads acquired from CTE.
[02/16 19:48:39     46] Calculate delays in BcWc mode...
[02/16 19:48:39     46] Topological Sorting (CPU = 0:00:00.0, MEM = 964.6M, InitMEM = 964.6M)
[02/16 19:48:39     46] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/16 19:48:39     46] End delay calculation. (MEM=1040.97 CPU=0:00:00.0 REAL=0:00:00.0)
[02/16 19:48:39     46] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1041.0M) ***
[02/16 19:48:39     46] *** Timing Is met
[02/16 19:48:39     46] *** Check timing (0:00:00.0)
[02/16 19:48:39     46] *** Timing Is met
[02/16 19:48:39     46] *** Check timing (0:00:00.0)
[02/16 19:48:39     46] Info: 1 clock net  excluded from IPO operation.
[02/16 19:48:39     46] Summary for sequential cells idenfication: 
[02/16 19:48:39     46] Identified SBFF number: 199
[02/16 19:48:39     46] Identified MBFF number: 0
[02/16 19:48:39     46] Not identified SBFF number: 0
[02/16 19:48:39     46] Not identified MBFF number: 0
[02/16 19:48:39     46] Number of sequential cells which are not FFs: 104
[02/16 19:48:39     46] 
[02/16 19:48:39     46] **optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 985.7M, totSessionCpu=0:00:47 **
[02/16 19:48:39     46] ** Profile ** Start :  cpu=0:00:00.0, mem=985.7M
[02/16 19:48:39     46] ** Profile ** Other data :  cpu=0:00:00.0, mem=985.7M
[02/16 19:48:39     46] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=993.7M
[02/16 19:48:39     46] ** Profile ** DRVs :  cpu=0:00:00.0, mem=993.7M
[02/16 19:48:39     46] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.365  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   24    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=993.7M
[02/16 19:48:39     46] Info: 1 clock net  excluded from IPO operation.
[02/16 19:48:39     46] 
[02/16 19:48:39     46] Begin Power Analysis
[02/16 19:48:39     46] 
[02/16 19:48:39     46]     0.00V	    VSS
[02/16 19:48:39     46]     0.90V	    VDD
[02/16 19:48:39     46] Begin Processing Timing Library for Power Calculation
[02/16 19:48:39     46] 
[02/16 19:48:39     46] Begin Processing Timing Library for Power Calculation
[02/16 19:48:39     46] 
[02/16 19:48:39     46] 
[02/16 19:48:39     46] 
[02/16 19:48:39     46] Begin Processing Power Net/Grid for Power Calculation
[02/16 19:48:39     46] 
[02/16 19:48:39     46] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=748.73MB/748.73MB)
[02/16 19:48:39     46] 
[02/16 19:48:39     46] Begin Processing Timing Window Data for Power Calculation
[02/16 19:48:39     46] 
[02/16 19:48:39     46] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=748.73MB/748.73MB)
[02/16 19:48:39     46] 
[02/16 19:48:39     46] Begin Processing User Attributes
[02/16 19:48:39     46] 
[02/16 19:48:39     46] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=748.73MB/748.73MB)
[02/16 19:48:39     46] 
[02/16 19:48:39     46] Begin Processing Signal Activity
[02/16 19:48:39     46] 
[02/16 19:48:39     46] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=748.73MB/748.73MB)
[02/16 19:48:39     46] 
[02/16 19:48:39     46] Begin Power Computation
[02/16 19:48:39     46] 
[02/16 19:48:39     46]       ----------------------------------------------------------
[02/16 19:48:39     46]       # of cell(s) missing both power/leakage table: 0
[02/16 19:48:39     46]       # of cell(s) missing power table: 0
[02/16 19:48:39     46]       # of cell(s) missing leakage table: 0
[02/16 19:48:39     46]       # of MSMV cell(s) missing power_level: 0
[02/16 19:48:39     46]       ----------------------------------------------------------
[02/16 19:48:39     46] 
[02/16 19:48:39     46] 
[02/16 19:48:39     46] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=748.82MB/748.82MB)
[02/16 19:48:39     46] 
[02/16 19:48:39     46] Begin Processing User Attributes
[02/16 19:48:39     46] 
[02/16 19:48:39     46] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=748.82MB/748.82MB)
[02/16 19:48:39     46] 
[02/16 19:48:39     46] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=748.82MB/748.82MB)
[02/16 19:48:39     46] 
[02/16 19:48:39     46] Effort level <high> specified for reg2reg path_group
[02/16 19:48:40     48]   Timing Snapshot: (REF)
[02/16 19:48:40     48]      Weighted WNS: 0.000
[02/16 19:48:40     48]       All  PG WNS: 0.000
[02/16 19:48:40     48]       High PG WNS: 0.000
[02/16 19:48:40     48]       All  PG TNS: 0.000
[02/16 19:48:40     48]       High PG TNS: 0.000
[02/16 19:48:40     48]          Tran DRV: 0
[02/16 19:48:40     48]           Cap DRV: 0
[02/16 19:48:40     48]        Fanout DRV: 0
[02/16 19:48:40     48]            Glitch: 0
[02/16 19:48:40     48]    Category Slack: { [L, 0.365] [H, 0.365] }
[02/16 19:48:40     48] 
[02/16 19:48:40     48] Begin: Power Optimization
[02/16 19:48:40     48] PhyDesignGrid: maxLocalDensity 0.98
[02/16 19:48:40     48] #spOpts: N=65 mergeVia=F 
[02/16 19:48:40     48] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 49.81
[02/16 19:48:40     48] +----------+---------+--------+--------+------------+--------+
[02/16 19:48:40     48] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/16 19:48:40     48] +----------+---------+--------+--------+------------+--------+
[02/16 19:48:40     48] |    49.81%|        -|   0.000|   0.000|   0:00:00.0| 1133.3M|
[02/16 19:48:44     51] |    49.81%|        0|   0.000|   0.000|   0:00:04.0| 1133.3M|
[02/16 19:48:44     51] |    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1133.3M|
[02/16 19:48:44     51] |    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1133.3M|
[02/16 19:48:44     51] |    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1133.3M|
[02/16 19:48:44     51] +----------+---------+--------+--------+------------+--------+
[02/16 19:48:44     51] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 49.81
[02/16 19:48:44     51] 
[02/16 19:48:44     51] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[02/16 19:48:44     51] --------------------------------------------------------------
[02/16 19:48:44     51] |                                   | Total     | Sequential |
[02/16 19:48:44     51] --------------------------------------------------------------
[02/16 19:48:44     51] | Num insts resized                 |       0  |       0    |
[02/16 19:48:44     51] | Num insts undone                  |       0  |       0    |
[02/16 19:48:44     51] | Num insts Downsized               |       0  |       0    |
[02/16 19:48:44     51] | Num insts Samesized               |       0  |       0    |
[02/16 19:48:44     51] | Num insts Upsized                 |       0  |       0    |
[02/16 19:48:44     51] | Num multiple commits+uncommits    |       0  |       -    |
[02/16 19:48:44     51] --------------------------------------------------------------
[02/16 19:48:44     51] **** Begin NDR-Layer Usage Statistics ****
[02/16 19:48:44     51] 0 Ndr or Layer constraints added by optimization 
[02/16 19:48:44     51] **** End NDR-Layer Usage Statistics ****
[02/16 19:48:44     51] ** Finished Core Power Optimization (cpu = 0:00:03.7) (real = 0:00:04.0) **
[02/16 19:48:44     51] Executing incremental physical updates
[02/16 19:48:44     51] #spOpts: N=65 mergeVia=F 
[02/16 19:48:44     51] *** Starting refinePlace (0:00:51.9 mem=1114.2M) ***
[02/16 19:48:44     51] Total net bbox length = 4.154e+02 (1.924e+02 2.230e+02) (ext = 2.462e+02)
[02/16 19:48:44     51] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[02/16 19:48:44     51] Density distribution unevenness ratio = 0.720%
[02/16 19:48:44     51] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1114.2MB) @(0:00:51.9 - 0:00:51.9).
[02/16 19:48:44     51] Starting refinePlace ...
[02/16 19:48:44     51] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 19:48:44     51] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[02/16 19:48:44     51] Density distribution unevenness ratio = 0.720%
[02/16 19:48:44     51]   Spread Effort: high, pre-route mode, useDDP on.
[02/16 19:48:44     51] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1114.2MB) @(0:00:51.9 - 0:00:51.9).
[02/16 19:48:44     51] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 19:48:44     51] wireLenOptFixPriorityInst 0 inst fixed
[02/16 19:48:44     51] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 19:48:44     51] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1114.2MB) @(0:00:51.9 - 0:00:51.9).
[02/16 19:48:44     51] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/16 19:48:44     51] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1114.2MB
[02/16 19:48:44     51] Statistics of distance of Instance movement in refine placement:
[02/16 19:48:44     51]   maximum (X+Y) =         0.00 um
[02/16 19:48:44     51]   mean    (X+Y) =         0.00 um
[02/16 19:48:44     51] Summary Report:
[02/16 19:48:44     51] Instances move: 0 (out of 28 movable)
[02/16 19:48:44     51] Mean displacement: 0.00 um
[02/16 19:48:44     51] Max displacement: 0.00 um 
[02/16 19:48:44     51] Total instances moved : 0
[02/16 19:48:44     51] Total net bbox length = 4.154e+02 (1.924e+02 2.230e+02) (ext = 2.462e+02)
[02/16 19:48:44     51] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1114.2MB
[02/16 19:48:44     51] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1114.2MB) @(0:00:51.9 - 0:00:51.9).
[02/16 19:48:44     51] *** Finished refinePlace (0:00:51.9 mem=1114.2M) ***
[02/16 19:48:44     51]   Timing Snapshot: (TGT)
[02/16 19:48:44     51]      Weighted WNS: 0.000
[02/16 19:48:44     51]       All  PG WNS: 0.000
[02/16 19:48:44     51]       High PG WNS: 0.000
[02/16 19:48:44     51]       All  PG TNS: 0.000
[02/16 19:48:44     51]       High PG TNS: 0.000
[02/16 19:48:44     51]          Tran DRV: 0
[02/16 19:48:44     51]           Cap DRV: 0
[02/16 19:48:44     51]        Fanout DRV: 0
[02/16 19:48:44     51]            Glitch: 0
[02/16 19:48:44     51]    Category Slack: { [L, 0.365] [H, 0.365] }
[02/16 19:48:44     51] 
[02/16 19:48:44     51] Checking setup slack degradation ...
[02/16 19:48:44     51] 
[02/16 19:48:44     51] Recovery Manager:
[02/16 19:48:44     51]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[02/16 19:48:44     51]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[02/16 19:48:44     51]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[02/16 19:48:44     51]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[02/16 19:48:44     51] 
[02/16 19:48:44     52] Info: 1 clock net  excluded from IPO operation.
[02/16 19:48:44     52] PhyDesignGrid: maxLocalDensity 0.98
[02/16 19:48:44     52] #spOpts: N=65 mergeVia=F 
[02/16 19:48:46     53] Info: 1 clock net  excluded from IPO operation.
[02/16 19:48:47     54] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------+
[02/16 19:48:47     54] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|   End Point   |
[02/16 19:48:47     54] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------+
[02/16 19:48:47     54] |   0.071|    0.365|   0.000|    0.000|    49.81%|   0:00:00.0| 1152.4M|   WC_VIEW|       NA| NA            |
[02/16 19:48:47     54] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------+
[02/16 19:48:47     54] 
[02/16 19:48:47     54] *** Finish pre-CTS Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1152.4M) ***
[02/16 19:48:47     54] 
[02/16 19:48:47     54] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1152.4M) ***
[02/16 19:48:47     54] **** Begin NDR-Layer Usage Statistics ****
[02/16 19:48:47     54] 0 Ndr or Layer constraints added by optimization 
[02/16 19:48:47     54] **** End NDR-Layer Usage Statistics ****
[02/16 19:48:47     54] 
[02/16 19:48:47     54] Begin Power Analysis
[02/16 19:48:47     54] 
[02/16 19:48:47     54]     0.00V	    VSS
[02/16 19:48:47     54]     0.90V	    VDD
[02/16 19:48:47     54] Begin Processing Timing Library for Power Calculation
[02/16 19:48:47     54] 
[02/16 19:48:47     54] Begin Processing Timing Library for Power Calculation
[02/16 19:48:47     54] 
[02/16 19:48:47     54] 
[02/16 19:48:47     54] 
[02/16 19:48:47     54] Begin Processing Power Net/Grid for Power Calculation
[02/16 19:48:47     54] 
[02/16 19:48:47     54] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=781.80MB/781.80MB)
[02/16 19:48:47     54] 
[02/16 19:48:47     54] Begin Processing Timing Window Data for Power Calculation
[02/16 19:48:47     54] 
[02/16 19:48:47     54] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=781.80MB/781.80MB)
[02/16 19:48:47     54] 
[02/16 19:48:47     54] Begin Processing User Attributes
[02/16 19:48:47     54] 
[02/16 19:48:47     54] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=781.80MB/781.80MB)
[02/16 19:48:47     54] 
[02/16 19:48:47     54] Begin Processing Signal Activity
[02/16 19:48:47     54] 
[02/16 19:48:47     54] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=781.80MB/781.80MB)
[02/16 19:48:47     54] 
[02/16 19:48:47     54] Begin Power Computation
[02/16 19:48:47     54] 
[02/16 19:48:47     54]       ----------------------------------------------------------
[02/16 19:48:47     54]       # of cell(s) missing both power/leakage table: 0
[02/16 19:48:47     54]       # of cell(s) missing power table: 0
[02/16 19:48:47     54]       # of cell(s) missing leakage table: 0
[02/16 19:48:47     54]       # of MSMV cell(s) missing power_level: 0
[02/16 19:48:47     54]       ----------------------------------------------------------
[02/16 19:48:47     54] 
[02/16 19:48:47     54] 
[02/16 19:48:47     54] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=781.80MB/781.80MB)
[02/16 19:48:47     54] 
[02/16 19:48:47     54] Begin Processing User Attributes
[02/16 19:48:47     54] 
[02/16 19:48:47     54] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=781.80MB/781.80MB)
[02/16 19:48:47     54] 
[02/16 19:48:47     54] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=781.80MB/781.80MB)
[02/16 19:48:47     54] 
[02/16 19:48:47     54] *** Finished Leakage Power Optimization (cpu=0:00:06, real=0:00:07, mem=1005.62M, totSessionCpu=0:00:55).
[02/16 19:48:47     54] doiPBLastSyncSlave
[02/16 19:48:47     54] <optDesign CMD> Restore Using all VT Cells
[02/16 19:48:47     54] Reported timing to dir ./timingReports
[02/16 19:48:47     54] **optDesign ... cpu = 0:00:18, real = 0:00:20, mem = 1005.6M, totSessionCpu=0:00:55 **
[02/16 19:48:47     54] ** Profile ** Start :  cpu=0:00:00.0, mem=1005.6M
[02/16 19:48:47     54] ** Profile ** Other data :  cpu=0:00:00.0, mem=1005.6M
[02/16 19:48:47     54] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1013.6M
[02/16 19:48:47     54] ** Profile ** Total reports :  cpu=0:00:00.0, mem=1005.6M
[02/16 19:48:47     54] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1005.6M
[02/16 19:48:47     54] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.365  |  0.365  |  0.872  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1005.6M
[02/16 19:48:47     54] **optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1003.6M, totSessionCpu=0:00:55 **
[02/16 19:48:47     54] *** Finished optDesign ***
[02/16 19:48:47     54] 
[02/16 19:48:47     54] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:20.8 real=0:00:21.9)
[02/16 19:48:47     54] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.9 real=0:00:02.9)
[02/16 19:48:47     54] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:01.2 real=0:00:01.2)
[02/16 19:48:47     54] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.3 real=0:00:04.3)
[02/16 19:48:47     54] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=0:00:00.6 real=0:00:01.6)
[02/16 19:48:47     54] 	OPT_RUNTIME:                lkg (count =  1): (cpu=0:00:07.7 real=0:00:07.7)
[02/16 19:48:47     54] Info: pop threads available for lower-level modules during optimization.
[02/16 19:48:47     54] Removing temporary dont_use automatically set for cells with technology sites with no row.
[02/16 19:48:47     54] **place_opt_design ... cpu = 0:00:21, real = 0:00:22, mem = 936.9M **
[02/16 19:48:47     54] *** Finished GigaPlace ***
[02/16 19:48:47     54] 
[02/16 19:48:47     54] *** Summary of all messages that are not suppressed in this session:
[02/16 19:48:47     54] Severity  ID               Count  Summary                                  
[02/16 19:48:47     54] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[02/16 19:48:47     54] WARNING   IMPEXT-3442          3  The version of the capacitance table fil...
[02/16 19:48:47     54] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[02/16 19:48:47     54] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[02/16 19:48:47     54] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[02/16 19:48:47     54] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[02/16 19:48:47     54] *** Message Summary: 8 warning(s), 0 error(s)
[02/16 19:48:47     54] 
[02/16 19:48:47     54] <CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
[02/16 19:48:47     54] #spOpts: N=65 
[02/16 19:48:47     54] Core basic site is core
[02/16 19:48:47     54]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[02/16 19:48:47     54] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/16 19:48:47     54] *INFO: Adding fillers to top-module.
[02/16 19:48:47     54] *INFO:   Added 1 filler inst  (cell DCAP32 / prefix FILLER).
[02/16 19:48:47     54] *INFO:   Added 10 filler insts (cell DCAP16 / prefix FILLER).
[02/16 19:48:47     54] *INFO:   Added 19 filler insts (cell DCAP8 / prefix FILLER).
[02/16 19:48:47     54] *INFO:   Added 12 filler insts (cell DCAP4 / prefix FILLER).
[02/16 19:48:47     54] *INFO:   Added 42 filler insts (cell DCAP / prefix FILLER).
[02/16 19:48:47     54] *INFO: Total 84 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[02/16 19:48:47     54] For 84 new insts, 84 new pwr-pin connections were made to global net 'VDD'.
[02/16 19:48:47     54] 84 new gnd-pin connections were made to global net 'VSS'.
[02/16 19:48:47     54] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/16 19:48:47     54] For 112 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
[02/16 19:48:47     54] 0 new gnd-pin connection was made to global net 'VSS'.
[02/16 19:48:47     54] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/16 19:48:47     54] <CMD> saveDesign placement.enc
[02/16 19:48:47     54] Writing Netlist "placement.enc.dat/add.v.gz" ...
[02/16 19:48:47     54] Saving AAE Data ...
[02/16 19:48:47     54] Saving preference file placement.enc.dat/gui.pref.tcl ...
[02/16 19:48:47     54] Saving mode setting ...
[02/16 19:48:47     54] Saving global file ...
[02/16 19:48:47     54] Saving floorplan file ...
[02/16 19:48:47     54] Saving Drc markers ...
[02/16 19:48:47     54] ... No Drc file written since there is no markers found.
[02/16 19:48:47     54] Saving placement file ...
[02/16 19:48:47     54] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=936.9M) ***
[02/16 19:48:47     54] Saving route file ...
[02/16 19:48:47     54] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=937.9M) ***
[02/16 19:48:47     54] Saving DEF file ...
[02/16 19:48:47     54] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[02/16 19:48:47     54] 
[02/16 19:48:47     54] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[02/16 19:48:47     54] 
[02/16 19:48:47     54] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[02/16 19:48:49     56] Generated self-contained design placement.enc.dat
[02/16 19:48:49     56] 
[02/16 19:48:49     56] *** Summary of all messages that are not suppressed in this session:
[02/16 19:48:49     56] Severity  ID               Count  Summary                                  
[02/16 19:48:49     56] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[02/16 19:48:49     56] ERROR     IMPOAX-142           2  %s                                       
[02/16 19:48:49     56] *** Message Summary: 0 warning(s), 3 error(s)
[02/16 19:48:49     56] 
[02/16 19:48:49     56] <CMD> set_ccopt_property -update_io_latency false
[02/16 19:48:49     56] <CMD> create_ccopt_clock_tree_spec -file /home/linux/ieng6/ee260bwi25/public/DESIGNdata/constraints/add.ccopt
[02/16 19:48:49     56] Creating clock tree spec for modes (timing configs): CON
[02/16 19:48:49     56] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[02/16 19:48:49     56] Analyzing clock structure... 
[02/16 19:48:49     56] Analyzing clock structure done.
[02/16 19:48:49     56] **ERROR: (IMPSYUTIL-96):	Cannot open (for write) Ccopt Clock Tree Specification Script file: '/home/linux/ieng6/ee260bwi25/public/DESIGNdata/constraints/add.ccopt'. The reason is: Permission denied
[02/16 19:48:49     56] Type 'man IMPSYUTIL-96' for more detail.
[02/16 19:48:49     56] 
[02/16 19:51:30     87] 
[02/16 19:51:30     87] *** Memory Usage v#1 (Current mem = 930.859M, initial mem = 152.258M) ***
[02/16 19:51:30     87] 
[02/16 19:51:30     87] *** Summary of all messages that are not suppressed in this session:
[02/16 19:51:30     87] Severity  ID               Count  Summary                                  
[02/16 19:51:30     87] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/16 19:51:30     87] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[02/16 19:51:30     87] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[02/16 19:51:30     87] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[02/16 19:51:30     87] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[02/16 19:51:30     87] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[02/16 19:51:30     87] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[02/16 19:51:30     87] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[02/16 19:51:30     87] WARNING   IMPEXT-3442          3  The version of the capacitance table fil...
[02/16 19:51:30     87] ERROR     IMPSYT-6245          2  Error %s, while saving MS constraint fil...
[02/16 19:51:30     87] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[02/16 19:51:30     87] ERROR     IMPSYUTIL-96         1  Cannot open (for %s) %s file: '%s'. The ...
[02/16 19:51:30     87] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[02/16 19:51:30     87] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[02/16 19:51:30     87] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[02/16 19:51:30     87] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[02/16 19:51:30     87] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[02/16 19:51:30     87] WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
[02/16 19:51:30     87] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[02/16 19:51:30     87] ERROR     IMPOAX-142           7  %s                                       
[02/16 19:51:30     87] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[02/16 19:51:30     87] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[02/16 19:51:30     87] *** Message Summary: 1648 warning(s), 12 error(s)
[02/16 19:51:30     87] 
[02/16 19:51:30     87] --- Ending "Innovus" (totcpu=0:01:27, real=0:05:07, mem=930.9M) ---
