Synthesised Timing Report

Slack:                    inf
  Source:                 divisor_reg_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_dhvajanka_compute/running_sum_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.615ns  (logic 15.455ns (45.976%)  route 18.160ns (54.024%))
  Logic Levels:           59  (CARRY4=34 DSP48E1=1 FDCE=1 LUT2=1 LUT3=14 LUT4=1 LUT5=5 LUT6=2


implemented Timing Report

Slack:                    inf
  Source:                 divisor_reg_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_dhvajanka_compute/running_sum_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.980ns  (logic 16.664ns (34.022%)  route 32.316ns (65.978%))
  Logic Levels:           60  (CARRY4=34 DSP48E1=1 FDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=17 LUT6=2)
