 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 50000
        -capacitance
        -sort_by slack
Design : wrap
Version: R-2020.09-SP4
Date   : Tue Feb 27 08:38:20 2024
****************************************

Operating Conditions: tt_v1p2_25c   Library: scc55nll_hd_rvt_tt_v1p2_25c_basic
Wire Load Model Mode: top

  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/Q (DRNQHDV4)
                                                0.01      0.14       0.14 f
  U2919/ZN (NOR2HDV12)                          0.01      0.04       0.18 r
  U2954/ZN (OAI21HDV4)                          0.00      0.03       0.21 f
  U1745/ZN (AOI21HDV4)                          0.00      0.05       0.26 r
  U3829/ZN (OAI21HDV4)                          0.00      0.04       0.30 f
  U2612/ZN (CLKNAND2HDV4)                       0.00      0.04       0.33 r
  U2607/ZN (NAND2HDV12)                         0.01      0.04       0.37 f
  U2980/ZN (AOI21HDV2)                          0.00      0.05       0.43 r
  U2984/Z (XOR2HDV2)                            0.00      0.08       0.50 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_27_/D (DRNQHDV0)
                                                          0.00       0.50 f
  data arrival time                                                  0.50

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_29_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/Q (DRNQHDV4)
                                                0.01      0.14       0.14 f
  U2919/ZN (NOR2HDV12)                          0.01      0.04       0.18 r
  U2954/ZN (OAI21HDV4)                          0.00      0.03       0.21 f
  U1745/ZN (AOI21HDV4)                          0.00      0.05       0.26 r
  U3829/ZN (OAI21HDV4)                          0.00      0.04       0.30 f
  U2612/ZN (CLKNAND2HDV4)                       0.00      0.04       0.33 r
  U2607/ZN (NAND2HDV12)                         0.01      0.04       0.37 f
  U3020/ZN (AOI21HDV2)                          0.00      0.05       0.43 r
  U3022/Z (XOR2HDV2)                            0.00      0.08       0.50 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_29_/D (DRNQHDV0)
                                                          0.00       0.50 f
  data arrival time                                                  0.50

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_30_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/Q (DRNQHDV4)
                                                0.01      0.14       0.14 f
  U2919/ZN (NOR2HDV12)                          0.01      0.04       0.18 r
  U2954/ZN (OAI21HDV4)                          0.00      0.03       0.21 f
  U1745/ZN (AOI21HDV4)                          0.00      0.05       0.26 r
  U3829/ZN (OAI21HDV4)                          0.00      0.04       0.30 f
  U2612/ZN (CLKNAND2HDV4)                       0.00      0.04       0.33 r
  U2607/ZN (NAND2HDV12)                         0.01      0.04       0.37 f
  U3014/ZN (AOI21HDV2)                          0.00      0.05       0.43 r
  U3016/Z (XOR2HDV2)                            0.00      0.08       0.50 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_30_/D (DRNQHDV0)
                                                          0.00       0.50 f
  data arrival time                                                  0.50

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_30_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_32_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/Q (DRNQHDV4)
                                                0.01      0.14       0.14 f
  U2919/ZN (NOR2HDV12)                          0.01      0.04       0.18 r
  U2954/ZN (OAI21HDV4)                          0.00      0.03       0.21 f
  U1745/ZN (AOI21HDV4)                          0.00      0.05       0.26 r
  U3829/ZN (OAI21HDV4)                          0.00      0.04       0.30 f
  U2612/ZN (CLKNAND2HDV4)                       0.00      0.04       0.33 r
  U2607/ZN (NAND2HDV12)                         0.01      0.04       0.37 f
  U2998/ZN (AOI21HDV2)                          0.00      0.05       0.43 r
  U3001/Z (XOR2HDV2)                            0.00      0.08       0.50 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_32_/D (DRNQHDV0)
                                                          0.00       0.50 f
  data arrival time                                                  0.50

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_32_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/Q (DRNQHDV4)
                                                0.01      0.14       0.14 f
  U2919/ZN (NOR2HDV12)                          0.01      0.04       0.18 r
  U2954/ZN (OAI21HDV4)                          0.00      0.03       0.21 f
  U1745/ZN (AOI21HDV4)                          0.00      0.05       0.26 r
  U3829/ZN (OAI21HDV4)                          0.00      0.04       0.30 f
  U2612/ZN (CLKNAND2HDV4)                       0.00      0.04       0.33 r
  U2607/ZN (NAND2HDV12)                         0.01      0.04       0.37 f
  U2788/ZN (AOI21HDV2)                          0.00      0.05       0.43 r
  U3053/Z (XOR2HDV2)                            0.00      0.08       0.50 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.50 f
  data arrival time                                                  0.50

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/Q (DRNQHDV4)
                                                0.01      0.14       0.14 f
  U2919/ZN (NOR2HDV12)                          0.01      0.04       0.18 r
  U2954/ZN (OAI21HDV4)                          0.00      0.03       0.21 f
  U1745/ZN (AOI21HDV4)                          0.00      0.05       0.26 r
  U3829/ZN (OAI21HDV4)                          0.00      0.04       0.30 f
  U2612/ZN (CLKNAND2HDV4)                       0.00      0.04       0.33 r
  U2607/ZN (NAND2HDV12)                         0.01      0.04       0.37 f
  U2781/ZN (AOI21HDV2)                          0.00      0.05       0.43 r
  U3068/Z (XOR2HDV2)                            0.00      0.08       0.50 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.50 f
  data arrival time                                                  0.50

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/Q (DRNQHDV4)
                                                0.01      0.14       0.14 f
  U2919/ZN (NOR2HDV12)                          0.01      0.04       0.18 r
  U2954/ZN (OAI21HDV4)                          0.00      0.03       0.21 f
  U1745/ZN (AOI21HDV4)                          0.00      0.05       0.26 r
  U3829/ZN (OAI21HDV4)                          0.00      0.04       0.30 f
  U2612/ZN (CLKNAND2HDV4)                       0.00      0.04       0.33 r
  U2607/ZN (NAND2HDV12)                         0.01      0.04       0.37 f
  U1717/ZN (AOI21HDV2)                          0.00      0.05       0.43 r
  U3027/Z (XOR2HDV2)                            0.00      0.08       0.50 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_28_/D (DRNQHDV0)
                                                          0.00       0.50 f
  data arrival time                                                  0.50

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_28_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/Q (DRNQHDV4)
                                                0.01      0.14       0.14 f
  U2919/ZN (NOR2HDV12)                          0.01      0.04       0.18 r
  U2954/ZN (OAI21HDV4)                          0.00      0.03       0.21 f
  U1745/ZN (AOI21HDV4)                          0.00      0.05       0.26 r
  U3829/ZN (OAI21HDV4)                          0.00      0.04       0.30 f
  U2612/ZN (CLKNAND2HDV4)                       0.00      0.04       0.33 r
  U2607/ZN (NAND2HDV12)                         0.01      0.04       0.37 f
  U2783/ZN (AOI21HDV2)                          0.00      0.05       0.43 r
  U3059/Z (XOR2HDV2)                            0.00      0.08       0.50 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.50 f
  data arrival time                                                  0.50

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/Q (DRNQHDV4)
                                                0.01      0.14       0.14 f
  U2919/ZN (NOR2HDV12)                          0.01      0.04       0.18 r
  U2954/ZN (OAI21HDV4)                          0.00      0.03       0.21 f
  U1745/ZN (AOI21HDV4)                          0.00      0.05       0.26 r
  U3829/ZN (OAI21HDV4)                          0.00      0.04       0.30 f
  U2612/ZN (CLKNAND2HDV4)                       0.00      0.04       0.33 r
  U2607/ZN (NAND2HDV12)                         0.01      0.04       0.37 f
  U2782/ZN (AOI21HDV2)                          0.00      0.05       0.43 r
  U3064/Z (XOR2HDV2)                            0.00      0.08       0.50 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.50 f
  data arrival time                                                  0.50

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_10_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_10_/Q (DRNQHDV4)
                                                0.00      0.14       0.14 r
  U2965/ZN (CLKNAND2HDV2)                       0.00      0.04       0.17 f
  U3226/ZN (OAI21HDV2)                          0.00      0.05       0.23 r
  U2967/ZN (AOI21HDV4)                          0.00      0.03       0.26 f
  U2971/ZN (OAI21HDV4)                          0.00      0.04       0.30 r
  U1661/ZN (CLKNHDV4)                           0.01      0.04       0.34 f
  U2607/ZN (NAND2HDV12)                         0.01      0.03       0.37 r
  U2786/ZN (AOI21HDV2)                          0.00      0.04       0.41 f
  U3211/ZN (XNOR2HDV2)                          0.00      0.07       0.49 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.49 r
  data arrival time                                                  0.49

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_10_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_10_/Q (DRNQHDV4)
                                                0.00      0.14       0.14 r
  U2965/ZN (CLKNAND2HDV2)                       0.00      0.04       0.17 f
  U3226/ZN (OAI21HDV2)                          0.00      0.05       0.23 r
  U2967/ZN (AOI21HDV4)                          0.00      0.03       0.26 f
  U2971/ZN (OAI21HDV4)                          0.00      0.04       0.30 r
  U1661/ZN (CLKNHDV4)                           0.01      0.04       0.34 f
  U2607/ZN (NAND2HDV12)                         0.01      0.03       0.37 r
  U2785/ZN (AOI21HDV2)                          0.00      0.04       0.41 f
  U3202/ZN (XNOR2HDV2)                          0.00      0.07       0.49 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.49 r
  data arrival time                                                  0.49

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_10_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_10_/Q (DRNQHDV4)
                                                0.00      0.14       0.14 r
  U2965/ZN (CLKNAND2HDV2)                       0.00      0.04       0.17 f
  U3226/ZN (OAI21HDV2)                          0.00      0.05       0.23 r
  U2967/ZN (AOI21HDV4)                          0.00      0.03       0.26 f
  U2971/ZN (OAI21HDV4)                          0.00      0.04       0.30 r
  U1661/ZN (CLKNHDV4)                           0.01      0.04       0.34 f
  U2607/ZN (NAND2HDV12)                         0.01      0.03       0.37 r
  U3030/ZN (AOI21HDV2)                          0.00      0.04       0.41 f
  U3199/ZN (XNOR2HDV2)                          0.00      0.07       0.49 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_26_/D (DRNQHDV0)
                                                          0.00       0.49 r
  data arrival time                                                  0.49

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_31_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_10_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_10_/Q (DRNQHDV4)
                                                0.00      0.14       0.14 r
  U2965/ZN (CLKNAND2HDV2)                       0.00      0.04       0.17 f
  U3226/ZN (OAI21HDV2)                          0.00      0.05       0.23 r
  U2967/ZN (AOI21HDV4)                          0.00      0.03       0.26 f
  U2971/ZN (OAI21HDV4)                          0.00      0.04       0.30 r
  U1661/ZN (CLKNHDV4)                           0.01      0.04       0.34 f
  U2607/ZN (NAND2HDV12)                         0.01      0.03       0.37 r
  U3005/ZN (AOI21HDV2)                          0.00      0.04       0.41 f
  U3194/ZN (XNOR2HDV2)                          0.00      0.07       0.49 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_31_/D (DRNQHDV0)
                                                          0.00       0.49 r
  data arrival time                                                  0.49

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_31_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_10_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_10_/Q (DRNQHDV4)
                                                0.00      0.14       0.14 r
  U2965/ZN (CLKNAND2HDV2)                       0.00      0.04       0.17 f
  U3226/ZN (OAI21HDV2)                          0.00      0.05       0.23 r
  U2967/ZN (AOI21HDV4)                          0.00      0.03       0.26 f
  U2971/ZN (OAI21HDV4)                          0.00      0.04       0.30 r
  U1661/ZN (CLKNHDV4)                           0.01      0.04       0.34 f
  U2607/ZN (NAND2HDV12)                         0.01      0.03       0.37 r
  U2784/ZN (AOI21HDV2)                          0.00      0.04       0.41 f
  U3197/ZN (XNOR2HDV2)                          0.00      0.07       0.49 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_24_/D (DRNQHDV0)
                                                          0.00       0.49 r
  data arrival time                                                  0.49

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_10_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_10_/Q (DRNQHDV4)
                                                0.00      0.14       0.14 r
  U2965/ZN (CLKNAND2HDV2)                       0.00      0.04       0.17 f
  U3226/ZN (OAI21HDV2)                          0.00      0.05       0.23 r
  U2967/ZN (AOI21HDV4)                          0.00      0.03       0.26 f
  U2971/ZN (OAI21HDV4)                          0.00      0.04       0.30 r
  U1661/ZN (CLKNHDV4)                           0.01      0.04       0.34 f
  U2607/ZN (NAND2HDV12)                         0.01      0.03       0.37 r
  U2787/ZN (AOI21HDV2)                          0.00      0.04       0.41 f
  U3204/ZN (XNOR2HDV2)                          0.00      0.07       0.49 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_25_/D (DRNQHDV0)
                                                          0.00       0.49 r
  data arrival time                                                  0.49

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_34_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_17_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_17_/Q (DRNQHDV4)
                                                0.00      0.13       0.13 r
  U2726/ZN (CLKNAND2HDV4)                       0.00      0.04       0.17 f
  U3207/ZN (OAI21HDV4)                          0.00      0.05       0.22 r
  U2622/ZN (AOI21HDV4)                          0.00      0.04       0.26 f
  U2728/ZN (OAI21HDV4)                          0.00      0.05       0.31 r
  U2723/ZN (AOI21HDV4)                          0.00      0.04       0.35 f
  U2721/ZN (OAI21HDV4)                          0.00      0.02       0.37 r
  U2719/ZN (AOI21HDV2)                          0.00      0.04       0.41 f
  U2739/Z (XOR2HDV2)                            0.00      0.07       0.48 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_34_/D (DRNQHDV0)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_34_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_35_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_17_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_17_/Q (DRNQHDV4)
                                                0.00      0.13       0.13 r
  U2726/ZN (CLKNAND2HDV4)                       0.00      0.04       0.17 f
  U3207/ZN (OAI21HDV4)                          0.00      0.05       0.22 r
  U2622/ZN (AOI21HDV4)                          0.00      0.04       0.26 f
  U2728/ZN (OAI21HDV4)                          0.00      0.05       0.31 r
  U2723/ZN (AOI21HDV4)                          0.00      0.04       0.35 f
  U2721/ZN (OAI21HDV4)                          0.00      0.02       0.37 r
  U2720/ZN (AOI21HDV2)                          0.00      0.04       0.41 f
  U2722/Z (XOR2HDV2)                            0.00      0.07       0.48 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_35_/D (DRNQHDV0)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_35_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/Q (DRNQHDV4)
                                                0.01      0.14       0.14 f
  U2919/ZN (NOR2HDV12)                          0.01      0.04       0.18 r
  U2954/ZN (OAI21HDV4)                          0.00      0.03       0.21 f
  U1745/ZN (AOI21HDV4)                          0.00      0.05       0.26 r
  U3829/ZN (OAI21HDV4)                          0.00      0.04       0.30 f
  U3071/Z (BUFHDV4)                             0.01      0.06       0.36 f
  U2861/ZN (CLKNHDV1)                           0.00      0.03       0.39 r
  U2638/ZN (OAI21HDV4)                          0.00      0.03       0.42 f
  U2755/ZN (XNOR2HDV2)                          0.00      0.07       0.48 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U1716/ZN (AOI31HDV2)                          0.00      0.06       0.32 f
  U2894/ZN (NOR2HDV4)                           0.00      0.04       0.36 r
  U2895/Z (BUFHDV16)                            0.01      0.05       0.42 r
  U2902/ZN (AOI21HDV0)                          0.00      0.04       0.45 f
  U3767/ZN (OAI21HDV1)                          0.00      0.03       0.48 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U1716/ZN (AOI31HDV2)                          0.00      0.06       0.32 f
  U2894/ZN (NOR2HDV4)                           0.00      0.04       0.36 r
  U2895/Z (BUFHDV16)                            0.01      0.05       0.42 r
  U2910/ZN (AOI21HDV0)                          0.00      0.04       0.45 f
  U3773/ZN (OAI21HDV1)                          0.00      0.03       0.48 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2802/ZN (NAND3HDV4)                          0.00      0.04       0.23 f
  U3112/ZN (NOR2HDV4)                           0.00      0.05       0.27 r
  U2656/Z (CLKAND2HDV4)                         0.00      0.06       0.33 r
  U3774/ZN (XNOR2HDV4)                          0.00      0.06       0.39 r
  U2952/ZN (INHDV8)                             0.01      0.03       0.43 f
  U3159/ZN (OAI21HDV0)                          0.00      0.05       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U2843/ZN (NOR2HDV4)                           0.01      0.05       0.28 r
  U3790/ZN (CLKNAND2HDV4)                       0.00      0.04       0.31 f
  U1657/ZN (NAND2HDV4)                          0.01      0.04       0.35 r
  U1650/ZN (NAND2HDV12)                         0.01      0.04       0.39 f
  U1850/ZN (OAI222HDV2)                         0.00      0.07       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_8_/D (DRNHDV1)     0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_8_/CK (DRNHDV1)
                                                          0.00       0.10 r
  library setup time                                     -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: multa_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_10_/CK (DRNQHDV4)                             0.00       0.00 r
  multa_reg_10_/Q (DRNQHDV4)                    0.01      0.14       0.14 f
  U2798/ZN (NOR2HDV12)                          0.01      0.04       0.19 r
  U2799/ZN (NAND2HDV12)                         0.01      0.03       0.22 f
  U2854/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U2858/ZN (NAND3HDV4)                          0.00      0.05       0.31 f
  U2860/ZN (MUX2NHDV2)                          0.00      0.04       0.34 r
  U1861/Z (BUFHDV8)                             0.01      0.07       0.41 r
  U2898/ZN (NAND2HDV0)                          0.00      0.04       0.45 f
  U2936/ZN (OAI211HDV2)                         0.00      0.03       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: multa_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_10_/CK (DRNQHDV4)                             0.00       0.00 r
  multa_reg_10_/Q (DRNQHDV4)                    0.01      0.14       0.14 f
  U2798/ZN (NOR2HDV12)                          0.01      0.04       0.19 r
  U2799/ZN (NAND2HDV12)                         0.01      0.03       0.22 f
  U2854/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U2858/ZN (NAND3HDV4)                          0.00      0.05       0.31 f
  U2860/ZN (MUX2NHDV2)                          0.00      0.04       0.34 r
  U1861/Z (BUFHDV8)                             0.01      0.07       0.41 r
  U2875/ZN (NAND2HDV0)                          0.00      0.04       0.45 f
  U1708/ZN (OAI211HDV2)                         0.00      0.03       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U1716/ZN (AOI31HDV2)                          0.00      0.06       0.32 f
  U2894/ZN (NOR2HDV4)                           0.00      0.04       0.36 r
  U2895/Z (BUFHDV16)                            0.01      0.05       0.42 r
  U2897/ZN (AOI21HDV1)                          0.00      0.03       0.45 f
  U3158/ZN (OAI21HDV0)                          0.00      0.03       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: multa_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_10_/CK (DRNQHDV4)                             0.00       0.00 r
  multa_reg_10_/Q (DRNQHDV4)                    0.01      0.14       0.14 f
  U2798/ZN (NOR2HDV12)                          0.01      0.04       0.19 r
  U2799/ZN (NAND2HDV12)                         0.01      0.03       0.22 f
  U2854/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U2858/ZN (NAND3HDV4)                          0.00      0.05       0.31 f
  U2860/ZN (MUX2NHDV2)                          0.00      0.04       0.34 r
  U1861/Z (BUFHDV8)                             0.01      0.07       0.41 r
  U2882/ZN (NAND2HDV0)                          0.00      0.04       0.45 f
  U1828/ZN (OAI211HDV2)                         0.00      0.03       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2802/ZN (NAND3HDV4)                          0.00      0.04       0.23 f
  U3112/ZN (NOR2HDV4)                           0.00      0.05       0.27 r
  U2657/ZN (NAND3HDV4)                          0.00      0.05       0.32 f
  U3787/ZN (CLKNHDV4)                           0.00      0.03       0.35 r
  U2709/ZN (INHDV8)                             0.01      0.02       0.37 f
  U2688/ZN (NAND3HDV2)                          0.00      0.03       0.39 r
  U2597/ZN (IOA21HDV4)                          0.00      0.03       0.43 f
  U2831/ZN (AOI21HDV2)                          0.00      0.04       0.46 r
  U2832/ZN (OAI21HDV2)                          0.00      0.03       0.50 f
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.50 f
  data arrival time                                                  0.50

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2802/ZN (NAND3HDV4)                          0.00      0.04       0.23 f
  U3112/ZN (NOR2HDV4)                           0.00      0.05       0.27 r
  U2657/ZN (NAND3HDV4)                          0.00      0.05       0.32 f
  U3787/ZN (CLKNHDV4)                           0.00      0.03       0.35 r
  U2709/ZN (INHDV8)                             0.01      0.02       0.37 f
  U1976/ZN (NAND3HDV2)                          0.00      0.02       0.39 r
  U2681/ZN (IOA21HDV2)                          0.00      0.04       0.43 f
  U3724/ZN (NOR2HDV1)                           0.00      0.04       0.46 r
  U2838/ZN (OAI21HDV2)                          0.00      0.03       0.50 f
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.50 f
  data arrival time                                                  0.50

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U1716/ZN (AOI31HDV2)                          0.00      0.06       0.32 f
  U2894/ZN (NOR2HDV4)                           0.00      0.04       0.36 r
  U2895/Z (BUFHDV16)                            0.01      0.05       0.42 r
  U2915/ZN (IAO22HDV1)                          0.00      0.03       0.45 f
  U1954/ZN (OAI21HDV1)                          0.00      0.03       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/Q (DRNQHDV4)
                                                0.01      0.14       0.14 f
  U2919/ZN (NOR2HDV12)                          0.01      0.04       0.18 r
  U2954/ZN (OAI21HDV4)                          0.00      0.03       0.21 f
  U1745/ZN (AOI21HDV4)                          0.00      0.05       0.26 r
  U3829/ZN (OAI21HDV4)                          0.00      0.04       0.30 f
  U3071/Z (BUFHDV4)                             0.01      0.06       0.36 f
  U2864/ZN (NAND2HDV1)                          0.00      0.03       0.39 r
  U2630/ZN (CLKNAND2HDV4)                       0.00      0.02       0.41 f
  U2756/ZN (XNOR2HDV2)                          0.00      0.07       0.48 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.44


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/Q (DRNQHDV4)
                                                0.01      0.14       0.14 f
  U2919/ZN (NOR2HDV12)                          0.01      0.04       0.18 r
  U2954/ZN (OAI21HDV4)                          0.00      0.03       0.21 f
  U1745/ZN (AOI21HDV4)                          0.00      0.05       0.26 r
  U3829/ZN (OAI21HDV4)                          0.00      0.04       0.30 f
  U3071/Z (BUFHDV4)                             0.01      0.06       0.36 f
  U2635/ZN (NAND2HDV1)                          0.00      0.03       0.39 r
  U2634/ZN (CLKNAND2HDV4)                       0.00      0.02       0.41 f
  U2758/ZN (XNOR2HDV2)                          0.00      0.07       0.48 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/Q (DRNQHDV4)
                                                0.01      0.14       0.14 f
  U2919/ZN (NOR2HDV12)                          0.01      0.04       0.18 r
  U2954/ZN (OAI21HDV4)                          0.00      0.03       0.21 f
  U1745/ZN (AOI21HDV4)                          0.00      0.05       0.26 r
  U3829/ZN (OAI21HDV4)                          0.00      0.04       0.30 f
  U3071/Z (BUFHDV4)                             0.01      0.06       0.36 f
  U2637/ZN (NAND2HDV1)                          0.00      0.03       0.39 r
  U2636/ZN (CLKNAND2HDV4)                       0.00      0.02       0.41 f
  U2751/ZN (XNOR2HDV2)                          0.00      0.07       0.48 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/Q (DRNQHDV4)
                                                0.01      0.14       0.14 f
  U2919/ZN (NOR2HDV12)                          0.01      0.04       0.18 r
  U2954/ZN (OAI21HDV4)                          0.00      0.03       0.21 f
  U1745/ZN (AOI21HDV4)                          0.00      0.05       0.26 r
  U3829/ZN (OAI21HDV4)                          0.00      0.04       0.30 f
  U3071/Z (BUFHDV4)                             0.01      0.06       0.36 f
  U2857/ZN (NAND2HDV1)                          0.00      0.03       0.39 r
  U2628/ZN (CLKNAND2HDV4)                       0.00      0.02       0.41 f
  U2754/ZN (XNOR2HDV2)                          0.00      0.07       0.48 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/Q (DRNQHDV4)
                                                0.01      0.14       0.14 f
  U2919/ZN (NOR2HDV12)                          0.01      0.04       0.18 r
  U2954/ZN (OAI21HDV4)                          0.00      0.03       0.21 f
  U1745/ZN (AOI21HDV4)                          0.00      0.05       0.26 r
  U3829/ZN (OAI21HDV4)                          0.00      0.04       0.30 f
  U3071/Z (BUFHDV4)                             0.01      0.06       0.36 f
  U2840/ZN (NAND2HDV1)                          0.00      0.03       0.39 r
  U2632/ZN (CLKNAND2HDV4)                       0.00      0.02       0.41 f
  U2740/ZN (XNOR2HDV2)                          0.00      0.07       0.48 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U1716/ZN (AOI31HDV2)                          0.00      0.06       0.32 f
  U2894/ZN (NOR2HDV4)                           0.00      0.04       0.36 r
  U2895/Z (BUFHDV16)                            0.01      0.05       0.42 r
  U2907/ZN (AOI21HDV1)                          0.00      0.03       0.45 f
  U2908/ZN (OAI21HDV2)                          0.00      0.02       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/Q (DRNQHDV4)
                                                0.01      0.14       0.14 f
  U2919/ZN (NOR2HDV12)                          0.01      0.04       0.18 r
  U2954/ZN (OAI21HDV4)                          0.00      0.03       0.21 f
  U1745/ZN (AOI21HDV4)                          0.00      0.05       0.26 r
  U3829/ZN (OAI21HDV4)                          0.00      0.04       0.30 f
  U3071/Z (BUFHDV4)                             0.01      0.06       0.36 f
  U2839/ZN (NAND2HDV1)                          0.00      0.03       0.39 r
  U2626/ZN (CLKNAND2HDV4)                       0.00      0.02       0.41 f
  U1707/ZN (XNOR2HDV2)                          0.00      0.07       0.48 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2802/ZN (NAND3HDV4)                          0.00      0.04       0.23 f
  U3112/ZN (NOR2HDV4)                           0.00      0.05       0.27 r
  U2657/ZN (NAND3HDV4)                          0.00      0.05       0.32 f
  U3787/ZN (CLKNHDV4)                           0.00      0.03       0.35 r
  U2709/ZN (INHDV8)                             0.01      0.02       0.37 f
  U2680/ZN (NAND3HDV2)                          0.00      0.03       0.39 r
  U2595/ZN (IOA21HDV4)                          0.00      0.03       0.43 f
  U3622/ZN (NOR2HDV1)                           0.00      0.03       0.46 r
  U3076/ZN (OAI21HDV1)                          0.00      0.03       0.49 f
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2802/ZN (NAND3HDV4)                          0.00      0.04       0.23 f
  U3112/ZN (NOR2HDV4)                           0.00      0.05       0.27 r
  U2656/Z (CLKAND2HDV4)                         0.00      0.06       0.33 r
  U3774/ZN (XNOR2HDV4)                          0.00      0.06       0.39 r
  U2952/ZN (INHDV8)                             0.01      0.03       0.43 f
  U2928/ZN (OAI21HDV1)                          0.00      0.04       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2802/ZN (NAND3HDV4)                          0.00      0.04       0.23 f
  U3112/ZN (NOR2HDV4)                           0.00      0.05       0.27 r
  U2657/ZN (NAND3HDV4)                          0.00      0.05       0.32 f
  U3787/ZN (CLKNHDV4)                           0.00      0.03       0.35 r
  U2709/ZN (INHDV8)                             0.01      0.02       0.37 f
  U2658/ZN (NAND3HDV2)                          0.00      0.03       0.39 r
  U2598/ZN (IOA21HDV4)                          0.00      0.03       0.43 f
  U2836/ZN (AOI21HDV2)                          0.00      0.04       0.46 r
  U3671/ZN (IOA21HDV2)                          0.00      0.03       0.50 f
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.50 f
  data arrival time                                                  0.50

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U1716/ZN (AOI31HDV2)                          0.00      0.06       0.32 f
  U2894/ZN (NOR2HDV4)                           0.00      0.04       0.36 r
  U2895/Z (BUFHDV16)                            0.01      0.05       0.42 r
  U1853/ZN (AOI21HDV1)                          0.00      0.03       0.45 f
  U2905/ZN (OAI21HDV2)                          0.00      0.02       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U1716/ZN (AOI31HDV2)                          0.00      0.06       0.32 f
  U2894/ZN (NOR2HDV4)                           0.00      0.04       0.36 r
  U2895/Z (BUFHDV16)                            0.01      0.05       0.42 r
  U3723/ZN (CLKNAND2HDV0)                       0.00      0.03       0.45 f
  U3666/ZN (NAND3HDV1)                          0.00      0.03       0.48 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U1716/ZN (AOI31HDV2)                          0.00      0.06       0.32 f
  U2894/ZN (NOR2HDV4)                           0.00      0.04       0.36 r
  U2895/Z (BUFHDV16)                            0.01      0.05       0.42 r
  U1852/ZN (AOI21HDV1)                          0.00      0.03       0.45 f
  U2900/ZN (OAI21HDV2)                          0.00      0.02       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U1716/ZN (AOI31HDV2)                          0.00      0.06       0.32 f
  U2894/ZN (NOR2HDV4)                           0.00      0.04       0.36 r
  U2895/Z (BUFHDV16)                            0.01      0.05       0.42 r
  U2913/ZN (AOI21HDV1)                          0.00      0.03       0.45 f
  U2914/ZN (OAI21HDV2)                          0.00      0.02       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U1716/ZN (AOI31HDV2)                          0.00      0.06       0.32 f
  U2894/ZN (NOR2HDV4)                           0.00      0.04       0.36 r
  U2895/Z (BUFHDV16)                            0.01      0.05       0.42 r
  U3602/ZN (CLKNAND2HDV0)                       0.00      0.03       0.45 f
  U2743/ZN (NAND3HDV2)                          0.00      0.03       0.48 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2802/ZN (NAND3HDV4)                          0.00      0.04       0.23 f
  U3112/ZN (NOR2HDV4)                           0.00      0.05       0.27 r
  U2656/Z (CLKAND2HDV4)                         0.00      0.06       0.33 r
  U3774/ZN (XNOR2HDV4)                          0.00      0.06       0.39 r
  U2952/ZN (INHDV8)                             0.01      0.03       0.43 f
  U1940/ZN (OAI21HDV1)                          0.00      0.04       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multb_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_15_/CK (DRNQHDV4)                             0.00       0.00 r
  multb_reg_15_/Q (DRNQHDV4)                    0.01      0.15       0.15 r
  U2538/ZN (XNOR2HDV4)                          0.00      0.12       0.26 f
  U1701/ZN (CLKNHDV3)                           0.00      0.02       0.28 r
  U1901/ZN (CLKNAND2HDV4)                       0.01      0.05       0.33 f
  U1668/ZN (INHDV8)                             0.01      0.04       0.37 r
  U2599/ZN (IOA21HDV4)                          0.00      0.06       0.43 r
  U2822/ZN (CLKNHDV1)                           0.00      0.02       0.45 f
  U2779/ZN (OAI211HDV2)                         0.00      0.02       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2802/ZN (NAND3HDV4)                          0.00      0.04       0.23 f
  U3112/ZN (NOR2HDV4)                           0.00      0.05       0.27 r
  U2657/ZN (NAND3HDV4)                          0.00      0.05       0.32 f
  U3787/ZN (CLKNHDV4)                           0.00      0.03       0.35 r
  U2709/ZN (INHDV8)                             0.01      0.02       0.37 f
  U2870/ZN (CLKNHDV1)                           0.00      0.02       0.39 r
  U2825/ZN (OAI21HDV4)                          0.00      0.03       0.42 f
  U2826/ZN (AOI21HDV0)                          0.00      0.04       0.46 r
  U2827/ZN (OAI21HDV2)                          0.00      0.03       0.49 f
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2802/ZN (NAND3HDV4)                          0.00      0.04       0.23 f
  U3112/ZN (NOR2HDV4)                           0.00      0.05       0.27 r
  U2657/ZN (NAND3HDV4)                          0.00      0.05       0.32 f
  U3787/ZN (CLKNHDV4)                           0.00      0.03       0.35 r
  U2709/ZN (INHDV8)                             0.01      0.02       0.37 f
  U2688/ZN (NAND3HDV2)                          0.00      0.03       0.39 r
  U2597/ZN (IOA21HDV4)                          0.00      0.03       0.43 f
  U3733/ZN (INHDV0)                             0.00      0.02       0.45 r
  U2877/ZN (OAI211HDV2)                         0.00      0.04       0.49 f
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_10_/CK (DRNQHDV4)                             0.00       0.00 r
  multa_reg_10_/Q (DRNQHDV4)                    0.01      0.14       0.14 f
  U2798/ZN (NOR2HDV12)                          0.01      0.04       0.19 r
  U2799/ZN (NAND2HDV12)                         0.01      0.03       0.22 f
  U2854/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U2858/ZN (NAND3HDV4)                          0.00      0.05       0.31 f
  U2860/ZN (MUX2NHDV2)                          0.00      0.04       0.34 r
  U1861/Z (BUFHDV8)                             0.01      0.07       0.41 r
  U2873/ZN (NAND2HDV1)                          0.00      0.03       0.44 f
  U3331/ZN (OAI211HDV2)                         0.00      0.02       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_10_/CK (DRNQHDV4)                             0.00       0.00 r
  multa_reg_10_/Q (DRNQHDV4)                    0.01      0.14       0.14 f
  U2798/ZN (NOR2HDV12)                          0.01      0.04       0.19 r
  U2799/ZN (NAND2HDV12)                         0.01      0.03       0.22 f
  U2854/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U2858/ZN (NAND3HDV4)                          0.00      0.05       0.31 f
  U2860/ZN (MUX2NHDV2)                          0.00      0.04       0.34 r
  U1861/Z (BUFHDV8)                             0.01      0.07       0.41 r
  U3741/ZN (CLKNAND2HDV0)                       0.00      0.03       0.44 f
  U2748/ZN (NAND3HDV2)                          0.00      0.02       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_16_/D (DRNQHDV1)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_16_/CK (DRNQHDV1)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_10_/CK (DRNQHDV4)                             0.00       0.00 r
  multa_reg_10_/Q (DRNQHDV4)                    0.01      0.14       0.14 f
  U2798/ZN (NOR2HDV12)                          0.01      0.04       0.19 r
  U2799/ZN (NAND2HDV12)                         0.01      0.03       0.22 f
  U2854/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U2858/ZN (NAND3HDV4)                          0.00      0.05       0.31 f
  U2752/Z (BUFHDV4)                             0.00      0.06       0.36 f
  U1700/ZN (NAND2HDV8)                          0.01      0.03       0.40 r
  U2676/ZN (OAI222HDV0)                         0.00      0.07       0.47 f
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_14_/D (DRNQHDV2)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2802/ZN (NAND3HDV4)                          0.00      0.04       0.23 f
  U3112/ZN (NOR2HDV4)                           0.00      0.05       0.27 r
  U2657/ZN (NAND3HDV4)                          0.00      0.05       0.32 f
  U3787/ZN (CLKNHDV4)                           0.00      0.03       0.35 r
  U2709/ZN (INHDV8)                             0.01      0.02       0.37 f
  U1976/ZN (NAND3HDV2)                          0.00      0.02       0.39 r
  U2681/ZN (IOA21HDV2)                          0.00      0.04       0.43 f
  U2867/ZN (CLKNHDV1)                           0.00      0.02       0.45 r
  U2765/ZN (OAI211HDV2)                         0.00      0.04       0.49 f
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_19_/D (DRNHDV1)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_19_/CK (DRNHDV1)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2605/ZN (INHDV6)                             0.01      0.04       0.18 r
  U3532/ZN (NAND2HDV8)                          0.01      0.04       0.22 f
  U3537/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U3539/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2767/ZN (AOI21HDV2)                          0.00      0.05       0.34 r
  U2762/Z (BUFHDV8)                             0.01      0.06       0.40 r
  U3717/ZN (CLKNAND2HDV0)                       0.00      0.03       0.43 f
  U2821/ZN (OAI211HDV0)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2802/ZN (NAND3HDV4)                          0.00      0.04       0.23 f
  U3112/ZN (NOR2HDV4)                           0.00      0.05       0.27 r
  U2656/Z (CLKAND2HDV4)                         0.00      0.06       0.33 r
  U3774/ZN (XNOR2HDV4)                          0.00      0.06       0.39 r
  U2952/ZN (INHDV8)                             0.01      0.03       0.43 f
  U1839/ZN (OAI21HDV1)                          0.00      0.04       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U1716/ZN (AOI31HDV2)                          0.00      0.06       0.32 f
  U2894/ZN (NOR2HDV4)                           0.00      0.04       0.36 r
  U2895/Z (BUFHDV16)                            0.01      0.05       0.42 r
  U3618/ZN (CLKNAND2HDV0)                       0.00      0.03       0.45 f
  U2746/ZN (NAND3HDV2)                          0.00      0.03       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2605/ZN (INHDV6)                             0.01      0.04       0.18 r
  U3532/ZN (NAND2HDV8)                          0.01      0.04       0.22 f
  U3537/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U3539/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2767/ZN (AOI21HDV2)                          0.00      0.05       0.34 r
  U2762/Z (BUFHDV8)                             0.01      0.06       0.40 r
  U3713/ZN (CLKNAND2HDV0)                       0.00      0.03       0.43 f
  U2791/ZN (OAI211HDV0)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2605/ZN (INHDV6)                             0.01      0.04       0.18 r
  U3532/ZN (NAND2HDV8)                          0.01      0.04       0.22 f
  U3537/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U3539/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2767/ZN (AOI21HDV2)                          0.00      0.05       0.34 r
  U2762/Z (BUFHDV8)                             0.01      0.06       0.40 r
  U3710/ZN (CLKNAND2HDV0)                       0.00      0.03       0.43 f
  U2789/ZN (OAI211HDV0)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U1716/ZN (AOI31HDV2)                          0.00      0.06       0.32 f
  U2894/ZN (NOR2HDV4)                           0.00      0.04       0.36 r
  U2895/Z (BUFHDV16)                            0.01      0.05       0.42 r
  U3607/ZN (CLKNAND2HDV0)                       0.00      0.03       0.45 f
  U2741/ZN (NAND3HDV2)                          0.00      0.03       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U1716/ZN (AOI31HDV2)                          0.00      0.06       0.32 f
  U2894/ZN (NOR2HDV4)                           0.00      0.04       0.36 r
  U2895/Z (BUFHDV16)                            0.01      0.05       0.42 r
  U3603/ZN (CLKNAND2HDV0)                       0.00      0.03       0.45 f
  U2745/ZN (NAND3HDV2)                          0.00      0.03       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2802/ZN (NAND3HDV4)                          0.00      0.04       0.23 f
  U3112/ZN (NOR2HDV4)                           0.00      0.05       0.27 r
  U2656/Z (CLKAND2HDV4)                         0.00      0.06       0.33 r
  U3774/ZN (XNOR2HDV4)                          0.00      0.06       0.39 r
  U2952/ZN (INHDV8)                             0.01      0.03       0.43 f
  U2842/ZN (OAI21HDV2)                          0.00      0.04       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U2843/ZN (NOR2HDV4)                           0.01      0.05       0.28 r
  U3790/ZN (CLKNAND2HDV4)                       0.00      0.04       0.31 f
  U3544/ZN (OAI21HDV4)                          0.00      0.03       0.35 r
  U3548/ZN (INHDV8)                             0.01      0.04       0.38 f
  U3783/ZN (AOI22HDV0)                          0.00      0.05       0.43 r
  U1843/ZN (OAI211HDV2)                         0.00      0.05       0.48 f
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_7_/D (DRNHDV2)     0.00       0.48 f
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_7_/CK (DRNHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U2843/ZN (NOR2HDV4)                           0.01      0.05       0.28 r
  U3790/ZN (CLKNAND2HDV4)                       0.00      0.04       0.31 f
  U3544/ZN (OAI21HDV4)                          0.00      0.03       0.35 r
  U3548/ZN (INHDV8)                             0.01      0.04       0.38 f
  U3658/ZN (AOI22HDV0)                          0.00      0.05       0.43 r
  U1846/ZN (OAI211HDV2)                         0.00      0.05       0.48 f
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_7_/D (DRNHDV2)     0.00       0.48 f
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_7_/CK (DRNHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U2843/ZN (NOR2HDV4)                           0.01      0.05       0.28 r
  U3790/ZN (CLKNAND2HDV4)                       0.00      0.04       0.31 f
  U3544/ZN (OAI21HDV4)                          0.00      0.03       0.35 r
  U3548/ZN (INHDV8)                             0.01      0.04       0.38 f
  U3728/ZN (AOI22HDV0)                          0.00      0.05       0.43 r
  U2753/ZN (OAI211HDV2)                         0.00      0.05       0.48 f
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_7_/D (DRNHDV2)     0.00       0.48 f
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_7_/CK (DRNHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U2843/ZN (NOR2HDV4)                           0.01      0.05       0.28 r
  U3790/ZN (CLKNAND2HDV4)                       0.00      0.04       0.31 f
  U3544/ZN (OAI21HDV4)                          0.00      0.03       0.35 r
  U3548/ZN (INHDV8)                             0.01      0.04       0.38 f
  U3681/ZN (AOI22HDV0)                          0.00      0.05       0.43 r
  U1844/ZN (OAI211HDV2)                         0.00      0.05       0.48 f
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_7_/D (DRNHDV2)     0.00       0.48 f
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_7_/CK (DRNHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U2843/ZN (NOR2HDV4)                           0.01      0.05       0.28 r
  U3790/ZN (CLKNAND2HDV4)                       0.00      0.04       0.31 f
  U3544/ZN (OAI21HDV4)                          0.00      0.03       0.35 r
  U3548/ZN (INHDV8)                             0.01      0.04       0.38 f
  U3748/ZN (AOI22HDV0)                          0.00      0.05       0.43 r
  U1706/ZN (OAI211HDV2)                         0.00      0.05       0.48 f
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_7_/D (DRNHDV2)     0.00       0.48 f
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_7_/CK (DRNHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U1716/ZN (AOI31HDV2)                          0.00      0.06       0.32 f
  U2894/ZN (NOR2HDV4)                           0.00      0.04       0.36 r
  U2895/Z (BUFHDV16)                            0.01      0.05       0.42 r
  U3598/ZN (CLKNAND2HDV0)                       0.00      0.03       0.45 f
  U2747/ZN (NAND3HDV2)                          0.00      0.03       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multb_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_12_/CK (DRNQHDV2)                             0.00       0.00 r
  multb_reg_12_/Q (DRNQHDV2)                    0.00      0.13       0.13 r
  U2601/ZN (XNOR2HDV2)                          0.00      0.10       0.23 f
  U1951/ZN (CLKNHDV4)                           0.00      0.03       0.26 r
  U1681/ZN (CLKNAND2HDV4)                       0.01      0.05       0.31 f
  U3146/ZN (CLKNHDV6)                           0.01      0.04       0.35 r
  U1667/ZN (CLKNAND2HDV1)                       0.00      0.04       0.39 f
  U2803/ZN (CLKNAND2HDV4)                       0.00      0.03       0.42 r
  U1822/ZN (CLKNHDV1)                           0.00      0.02       0.44 f
  U2776/ZN (OAI211HDV2)                         0.00      0.02       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/D (DRNQHDV1)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/CK (DRNQHDV1)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2802/ZN (NAND3HDV4)                          0.00      0.04       0.23 f
  U3112/ZN (NOR2HDV4)                           0.00      0.05       0.27 r
  U2657/ZN (NAND3HDV4)                          0.00      0.05       0.32 f
  U3787/ZN (CLKNHDV4)                           0.00      0.03       0.35 r
  U2709/ZN (INHDV8)                             0.01      0.02       0.37 f
  U2804/ZN (NAND2HDV4)                          0.00      0.03       0.39 r
  U2805/ZN (INHDV8)                             0.01      0.02       0.42 f
  U2878/ZN (NAND2HDV0)                          0.00      0.02       0.44 r
  U2879/ZN (OAI211HDV2)                         0.00      0.05       0.49 f
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U1716/ZN (AOI31HDV2)                          0.00      0.06       0.32 f
  U2894/ZN (NOR2HDV4)                           0.00      0.04       0.36 r
  U2895/Z (BUFHDV16)                            0.01      0.05       0.42 r
  U3597/ZN (CLKNAND2HDV0)                       0.00      0.03       0.45 f
  U2744/ZN (NAND3HDV2)                          0.00      0.03       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2605/ZN (INHDV6)                             0.01      0.04       0.18 r
  U3532/ZN (NAND2HDV8)                          0.01      0.04       0.22 f
  U3537/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U3539/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2767/ZN (AOI21HDV2)                          0.00      0.05       0.34 r
  U2762/Z (BUFHDV8)                             0.01      0.06       0.40 r
  U3721/ZN (CLKNAND2HDV0)                       0.00      0.03       0.43 f
  U2750/ZN (OAI211HDV0)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2802/ZN (NAND3HDV4)                          0.00      0.04       0.23 f
  U3112/ZN (NOR2HDV4)                           0.00      0.05       0.27 r
  U2657/ZN (NAND3HDV4)                          0.00      0.05       0.32 f
  U3787/ZN (CLKNHDV4)                           0.00      0.03       0.35 r
  U2709/ZN (INHDV8)                             0.01      0.02       0.37 f
  U2804/ZN (NAND2HDV4)                          0.00      0.03       0.39 r
  U2805/ZN (INHDV8)                             0.01      0.02       0.42 f
  U2880/ZN (NAND2HDV0)                          0.00      0.02       0.44 r
  U2881/ZN (OAI211HDV2)                         0.00      0.05       0.49 f
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2802/ZN (NAND3HDV4)                          0.00      0.04       0.23 f
  U3112/ZN (NOR2HDV4)                           0.00      0.05       0.27 r
  U2657/ZN (NAND3HDV4)                          0.00      0.05       0.32 f
  U3787/ZN (CLKNHDV4)                           0.00      0.03       0.35 r
  U2709/ZN (INHDV8)                             0.01      0.02       0.37 f
  U2804/ZN (NAND2HDV4)                          0.00      0.03       0.39 r
  U2805/ZN (INHDV8)                             0.01      0.02       0.42 f
  U2817/ZN (NAND2HDV0)                          0.00      0.02       0.44 r
  U1941/ZN (OAI211HDV2)                         0.00      0.05       0.49 f
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/D (DRNQHDV1)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/CK (DRNQHDV1)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2605/ZN (INHDV6)                             0.01      0.04       0.18 r
  U3532/ZN (NAND2HDV8)                          0.01      0.04       0.22 f
  U3537/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U3539/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2767/ZN (AOI21HDV2)                          0.00      0.05       0.34 r
  U2762/Z (BUFHDV8)                             0.01      0.06       0.40 r
  U3697/ZN (CLKNAND2HDV0)                       0.00      0.03       0.43 f
  U2644/ZN (OAI211HDV0)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2605/ZN (INHDV6)                             0.01      0.04       0.18 r
  U3532/ZN (NAND2HDV8)                          0.01      0.04       0.22 f
  U3537/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U3539/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2767/ZN (AOI21HDV2)                          0.00      0.05       0.34 r
  U2762/Z (BUFHDV8)                             0.01      0.06       0.40 r
  U3699/ZN (CLKNAND2HDV0)                       0.00      0.03       0.43 f
  U2645/ZN (OAI211HDV0)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2855/ZN (NAND3HDV4)                          0.00      0.05       0.31 f
  U2856/ZN (NAND2HDV4)                          0.00      0.03       0.34 r
  U1700/ZN (NAND2HDV8)                          0.01      0.04       0.38 f
  U2771/ZN (NOR2HDV0)                           0.00      0.04       0.43 r
  U2885/ZN (INAND2HDV2)                         0.00      0.04       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_14_/D (DRNQHDV2)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2777/ZN (INHDV8)                             0.01      0.03       0.21 f
  U2706/ZN (INHDV12)                            0.01      0.02       0.24 r
  U2918/ZN (CLKNAND2HDV4)                       0.00      0.02       0.26 f
  U2742/ZN (CLKNHDV3)                           0.00      0.02       0.27 r
  U2920/ZN (CLKNAND2HDV4)                       0.00      0.03       0.30 f
  U2925/ZN (MUX2NHDV4)                          0.01      0.08       0.38 r
  U3663/ZN (CLKNAND2HDV0)                       0.00      0.05       0.43 f
  U2778/ZN (OAI211HDV0)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2855/ZN (NAND3HDV4)                          0.00      0.05       0.31 f
  U2856/ZN (NAND2HDV4)                          0.00      0.03       0.34 r
  U1700/ZN (NAND2HDV8)                          0.01      0.04       0.38 f
  U3572/ZN (NOR2HDV0)                           0.00      0.04       0.43 r
  U2866/ZN (INOR2HDV2)                          0.00      0.03       0.45 f
  U1949/ZN (NAND2HDV1)                          0.00      0.02       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U2843/ZN (NOR2HDV4)                           0.01      0.05       0.28 r
  U1875/ZN (CLKNAND2HDV4)                       0.00      0.03       0.31 f
  U2844/ZN (NAND2HDV4)                          0.00      0.03       0.34 r
  U2685/Z (CLKAND2HDV4)                         0.01      0.06       0.40 r
  U3530/ZN (CLKNAND2HDV0)                       0.00      0.03       0.43 f
  U3529/ZN (OAI211HDV0)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2855/ZN (NAND3HDV4)                          0.00      0.05       0.31 f
  U2856/ZN (NAND2HDV4)                          0.00      0.03       0.34 r
  U1700/ZN (NAND2HDV8)                          0.01      0.04       0.38 f
  U3576/ZN (NOR2HDV0)                           0.00      0.04       0.43 r
  U2869/ZN (INOR2HDV2)                          0.00      0.03       0.45 f
  U1947/ZN (NAND2HDV1)                          0.00      0.02       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2855/ZN (NAND3HDV4)                          0.00      0.05       0.31 f
  U2856/ZN (NAND2HDV4)                          0.00      0.03       0.34 r
  U1700/ZN (NAND2HDV8)                          0.01      0.04       0.38 f
  U3570/ZN (NOR2HDV0)                           0.00      0.04       0.43 r
  U2859/ZN (INOR2HDV2)                          0.00      0.03       0.45 f
  U1948/ZN (NAND2HDV1)                          0.00      0.02       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2855/ZN (NAND3HDV4)                          0.00      0.05       0.31 f
  U2856/ZN (NAND2HDV4)                          0.00      0.03       0.34 r
  U1700/ZN (NAND2HDV8)                          0.01      0.04       0.38 f
  U1705/ZN (NOR2HDV0)                           0.00      0.04       0.43 r
  U2863/ZN (INOR2HDV2)                          0.00      0.03       0.45 f
  U1943/ZN (NAND2HDV1)                          0.00      0.02       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/Q (DRNQHDV4)
                                                0.01      0.14       0.14 f
  U2919/ZN (NOR2HDV12)                          0.01      0.04       0.18 r
  U2954/ZN (OAI21HDV4)                          0.00      0.03       0.21 f
  U1745/ZN (AOI21HDV4)                          0.00      0.05       0.26 r
  U3829/ZN (OAI21HDV4)                          0.00      0.04       0.30 f
  U2612/ZN (CLKNAND2HDV4)                       0.00      0.04       0.33 r
  U2607/ZN (NAND2HDV12)                         0.01      0.04       0.37 f
  U2780/ZN (XNOR2HDV2)                          0.00      0.09       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_17_/D (DRNQHDV2)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_17_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2855/ZN (NAND3HDV4)                          0.00      0.05       0.31 f
  U2856/ZN (NAND2HDV4)                          0.00      0.03       0.34 r
  U1700/ZN (NAND2HDV8)                          0.01      0.04       0.38 f
  U3600/ZN (NOR2HDV0)                           0.00      0.04       0.43 r
  U2872/ZN (INOR2HDV2)                          0.00      0.03       0.45 f
  U1945/ZN (NAND2HDV1)                          0.00      0.02       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U2843/ZN (NOR2HDV4)                           0.01      0.05       0.28 r
  U1875/ZN (CLKNAND2HDV4)                       0.00      0.03       0.31 f
  U2844/ZN (NAND2HDV4)                          0.00      0.03       0.34 r
  U2685/Z (CLKAND2HDV4)                         0.01      0.06       0.40 r
  U3563/ZN (CLKNAND2HDV0)                       0.00      0.03       0.43 f
  U3561/ZN (OAI211HDV0)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U2843/ZN (NOR2HDV4)                           0.01      0.05       0.28 r
  U3790/ZN (CLKNAND2HDV4)                       0.00      0.04       0.31 f
  U3544/ZN (OAI21HDV4)                          0.00      0.03       0.35 r
  U3548/ZN (INHDV8)                             0.01      0.04       0.38 f
  U3712/ZN (AOI22HDV0)                          0.00      0.05       0.43 r
  U3160/ZN (OAI211HDV1)                         0.00      0.05       0.48 f
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U2843/ZN (NOR2HDV4)                           0.01      0.05       0.28 r
  U3790/ZN (CLKNAND2HDV4)                       0.00      0.04       0.31 f
  U3544/ZN (OAI21HDV4)                          0.00      0.03       0.35 r
  U3548/ZN (INHDV8)                             0.01      0.04       0.38 f
  U3565/ZN (CLKNHDV0)                           0.00      0.03       0.41 r
  U3553/ZN (OAI222HDV2)                         0.00      0.07       0.48 f
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U2843/ZN (NOR2HDV4)                           0.01      0.05       0.28 r
  U3790/ZN (CLKNAND2HDV4)                       0.00      0.04       0.31 f
  U3544/ZN (OAI21HDV4)                          0.00      0.03       0.35 r
  U3548/ZN (INHDV8)                             0.01      0.04       0.38 f
  U3781/ZN (AOI22HDV0)                          0.00      0.05       0.43 r
  U3588/ZN (OAI211HDV1)                         0.00      0.05       0.48 f
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2834/ZN (INHDV1)                             0.00      0.02       0.28 f
  U2929/ZN (CLKNHDV3)                           0.00      0.02       0.30 r
  U2931/ZN (AOAI211HDV4)                        0.00      0.05       0.35 f
  U2932/Z (BUFHDV12)                            0.01      0.06       0.41 f
  U3636/ZN (OAI211HDV0)                         0.00      0.05       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2834/ZN (INHDV1)                             0.00      0.02       0.28 f
  U2929/ZN (CLKNHDV3)                           0.00      0.02       0.30 r
  U2931/ZN (AOAI211HDV4)                        0.00      0.05       0.35 f
  U2932/Z (BUFHDV12)                            0.01      0.06       0.41 f
  U3689/ZN (OAI211HDV0)                         0.00      0.05       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2834/ZN (INHDV1)                             0.00      0.02       0.28 f
  U2929/ZN (CLKNHDV3)                           0.00      0.02       0.30 r
  U2931/ZN (AOAI211HDV4)                        0.00      0.05       0.35 f
  U2932/Z (BUFHDV12)                            0.01      0.06       0.41 f
  U3612/ZN (OAI211HDV0)                         0.00      0.05       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2834/ZN (INHDV1)                             0.00      0.02       0.28 f
  U2929/ZN (CLKNHDV3)                           0.00      0.02       0.30 r
  U2931/ZN (AOAI211HDV4)                        0.00      0.05       0.35 f
  U2932/Z (BUFHDV12)                            0.01      0.06       0.41 f
  U3707/ZN (OAI211HDV0)                         0.00      0.05       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2834/ZN (INHDV1)                             0.00      0.02       0.28 f
  U2929/ZN (CLKNHDV3)                           0.00      0.02       0.30 r
  U2931/ZN (AOAI211HDV4)                        0.00      0.05       0.35 f
  U2932/Z (BUFHDV12)                            0.01      0.06       0.41 f
  U3756/ZN (OAI211HDV0)                         0.00      0.05       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2605/ZN (INHDV6)                             0.01      0.04       0.18 r
  U3532/ZN (NAND2HDV8)                          0.01      0.04       0.22 f
  U3537/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U3539/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2767/ZN (AOI21HDV2)                          0.00      0.05       0.34 r
  U2762/Z (BUFHDV8)                             0.01      0.06       0.40 r
  U3675/ZN (CLKNAND2HDV0)                       0.00      0.03       0.43 f
  U2646/ZN (OAI211HDV0)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U2843/ZN (NOR2HDV4)                           0.01      0.05       0.28 r
  U1875/ZN (CLKNAND2HDV4)                       0.00      0.03       0.31 f
  U2844/ZN (NAND2HDV4)                          0.00      0.03       0.34 r
  U2846/ZN (NAND2HDV8)                          0.01      0.04       0.38 f
  U3482/ZN (OAI222HDV0)                         0.00      0.07       0.45 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.45 r
  data arrival time                                                  0.45

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2777/ZN (INHDV8)                             0.01      0.03       0.21 f
  U2706/ZN (INHDV12)                            0.01      0.02       0.24 r
  U2918/ZN (CLKNAND2HDV4)                       0.00      0.02       0.26 f
  U2742/ZN (CLKNHDV3)                           0.00      0.02       0.27 r
  U2920/ZN (CLKNAND2HDV4)                       0.00      0.03       0.30 f
  U2925/ZN (MUX2NHDV4)                          0.01      0.08       0.38 r
  U3647/ZN (CLKNAND2HDV0)                       0.00      0.05       0.43 f
  U3084/ZN (OAI211HDV1)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2777/ZN (INHDV8)                             0.01      0.03       0.21 f
  U2706/ZN (INHDV12)                            0.01      0.02       0.24 r
  U2918/ZN (CLKNAND2HDV4)                       0.00      0.02       0.26 f
  U2742/ZN (CLKNHDV3)                           0.00      0.02       0.27 r
  U2920/ZN (CLKNAND2HDV4)                       0.00      0.03       0.30 f
  U2925/ZN (MUX2NHDV4)                          0.01      0.08       0.38 r
  U3651/ZN (CLKNAND2HDV0)                       0.00      0.05       0.43 f
  U3088/ZN (OAI211HDV1)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2777/ZN (INHDV8)                             0.01      0.03       0.21 f
  U2706/ZN (INHDV12)                            0.01      0.02       0.24 r
  U2918/ZN (CLKNAND2HDV4)                       0.00      0.02       0.26 f
  U2742/ZN (CLKNHDV3)                           0.00      0.02       0.27 r
  U2920/ZN (CLKNAND2HDV4)                       0.00      0.03       0.30 f
  U2925/ZN (MUX2NHDV4)                          0.01      0.08       0.38 r
  U3649/ZN (CLKNAND2HDV0)                       0.00      0.05       0.43 f
  U3091/ZN (OAI211HDV1)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2845/ZN (NAND2HDV4)                          0.01      0.05       0.31 f
  U2922/ZN (NAND2HDV4)                          0.00      0.03       0.34 r
  U2749/ZN (NAND2HDV8)                          0.01      0.04       0.39 f
  U3093/ZN (CLKNHDV10)                          0.01      0.03       0.41 r
  U3501/ZN (CLKNAND2HDV1)                       0.00      0.02       0.44 f
  U2926/ZN (OAI211HDV2)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2777/ZN (INHDV8)                             0.01      0.03       0.21 f
  U2706/ZN (INHDV12)                            0.01      0.02       0.24 r
  U2918/ZN (CLKNAND2HDV4)                       0.00      0.02       0.26 f
  U2742/ZN (CLKNHDV3)                           0.00      0.02       0.27 r
  U2920/ZN (CLKNAND2HDV4)                       0.00      0.03       0.30 f
  U2925/ZN (MUX2NHDV4)                          0.01      0.08       0.38 r
  U3660/ZN (CLKNAND2HDV0)                       0.00      0.05       0.43 f
  U3096/ZN (OAI211HDV1)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2777/ZN (INHDV8)                             0.01      0.03       0.21 f
  U2706/ZN (INHDV12)                            0.01      0.02       0.24 r
  U2918/ZN (CLKNAND2HDV4)                       0.00      0.02       0.26 f
  U2742/ZN (CLKNHDV3)                           0.00      0.02       0.27 r
  U2920/ZN (CLKNAND2HDV4)                       0.00      0.03       0.30 f
  U2925/ZN (MUX2NHDV4)                          0.01      0.08       0.38 r
  U3655/ZN (CLKNAND2HDV0)                       0.00      0.05       0.43 f
  U3095/ZN (OAI211HDV1)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2605/ZN (INHDV6)                             0.01      0.04       0.18 r
  U3532/ZN (NAND2HDV8)                          0.01      0.04       0.22 f
  U3537/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U3539/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2767/ZN (AOI21HDV2)                          0.00      0.05       0.34 r
  U2762/Z (BUFHDV8)                             0.01      0.06       0.40 r
  U3687/ZN (CLKNAND2HDV0)                       0.00      0.03       0.44 f
  U2766/ZN (OAI211HDV2)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2777/ZN (INHDV8)                             0.01      0.03       0.21 f
  U2706/ZN (INHDV12)                            0.01      0.02       0.24 r
  U2918/ZN (CLKNAND2HDV4)                       0.00      0.02       0.26 f
  U2742/ZN (CLKNHDV3)                           0.00      0.02       0.27 r
  U2920/ZN (CLKNAND2HDV4)                       0.00      0.03       0.30 f
  U2925/ZN (MUX2NHDV4)                          0.01      0.08       0.38 r
  U3630/ZN (CLKNAND2HDV0)                       0.00      0.05       0.43 f
  U3087/ZN (OAI211HDV1)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U2843/ZN (NOR2HDV4)                           0.01      0.05       0.28 r
  U1875/ZN (CLKNAND2HDV4)                       0.00      0.03       0.31 f
  U2844/ZN (NAND2HDV4)                          0.00      0.03       0.34 r
  U2685/Z (CLKAND2HDV4)                         0.01      0.06       0.40 r
  U3554/ZN (CLKNAND2HDV0)                       0.00      0.03       0.43 f
  U3551/ZN (OAI211HDV0)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U2843/ZN (NOR2HDV4)                           0.01      0.05       0.28 r
  U1875/ZN (CLKNAND2HDV4)                       0.00      0.03       0.31 f
  U2844/ZN (NAND2HDV4)                          0.00      0.03       0.34 r
  U2685/Z (CLKAND2HDV4)                         0.01      0.06       0.40 r
  U3549/ZN (CLKNAND2HDV0)                       0.00      0.03       0.43 f
  U3547/ZN (OAI211HDV0)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2777/ZN (INHDV8)                             0.01      0.03       0.21 f
  U2706/ZN (INHDV12)                            0.01      0.02       0.24 r
  U2918/ZN (CLKNAND2HDV4)                       0.00      0.02       0.26 f
  U2742/ZN (CLKNHDV3)                           0.00      0.02       0.27 r
  U2920/ZN (CLKNAND2HDV4)                       0.00      0.03       0.30 f
  U2925/ZN (MUX2NHDV4)                          0.01      0.08       0.38 r
  U3639/ZN (CLKNAND2HDV0)                       0.00      0.05       0.43 f
  U3641/ZN (OAI211HDV0)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2777/ZN (INHDV8)                             0.01      0.03       0.21 f
  U2706/ZN (INHDV12)                            0.01      0.02       0.24 r
  U2918/ZN (CLKNAND2HDV4)                       0.00      0.02       0.26 f
  U2742/ZN (CLKNHDV3)                           0.00      0.02       0.27 r
  U2920/ZN (CLKNAND2HDV4)                       0.00      0.03       0.30 f
  U2925/ZN (MUX2NHDV4)                          0.01      0.08       0.38 r
  U3637/ZN (CLKNAND2HDV0)                       0.00      0.05       0.43 f
  U3657/ZN (OAI211HDV0)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2777/ZN (INHDV8)                             0.01      0.03       0.21 f
  U2706/ZN (INHDV12)                            0.01      0.02       0.24 r
  U2918/ZN (CLKNAND2HDV4)                       0.00      0.02       0.26 f
  U2742/ZN (CLKNHDV3)                           0.00      0.02       0.27 r
  U2920/ZN (CLKNAND2HDV4)                       0.00      0.03       0.30 f
  U2925/ZN (MUX2NHDV4)                          0.01      0.08       0.38 r
  U3634/ZN (CLKNAND2HDV0)                       0.00      0.05       0.43 f
  U3701/ZN (OAI211HDV0)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2777/ZN (INHDV8)                             0.01      0.03       0.21 f
  U2706/ZN (INHDV12)                            0.01      0.02       0.24 r
  U2918/ZN (CLKNAND2HDV4)                       0.00      0.02       0.26 f
  U2742/ZN (CLKNHDV3)                           0.00      0.02       0.27 r
  U2920/ZN (CLKNAND2HDV4)                       0.00      0.03       0.30 f
  U2925/ZN (MUX2NHDV4)                          0.01      0.08       0.38 r
  U3665/ZN (CLKNAND2HDV0)                       0.00      0.05       0.43 f
  U3668/ZN (OAI211HDV1)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2845/ZN (NAND2HDV4)                          0.01      0.05       0.31 f
  U2922/ZN (NAND2HDV4)                          0.00      0.03       0.34 r
  U2749/ZN (NAND2HDV8)                          0.01      0.04       0.39 f
  U3093/ZN (CLKNHDV10)                          0.01      0.03       0.41 r
  U3488/ZN (CLKNAND2HDV1)                       0.00      0.02       0.44 f
  U1939/ZN (OAI211HDV2)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2834/ZN (INHDV1)                             0.00      0.02       0.28 f
  U2929/ZN (CLKNHDV3)                           0.00      0.02       0.30 r
  U2931/ZN (AOAI211HDV4)                        0.00      0.05       0.35 f
  U2932/Z (BUFHDV12)                            0.01      0.06       0.41 f
  U2453/ZN (OAI211HDV2)                         0.00      0.05       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_12_/D (DRNQHDV2)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2834/ZN (INHDV1)                             0.00      0.02       0.28 f
  U2929/ZN (CLKNHDV3)                           0.00      0.02       0.30 r
  U2931/ZN (AOAI211HDV4)                        0.00      0.05       0.35 f
  U2932/Z (BUFHDV12)                            0.01      0.06       0.41 f
  U2455/ZN (OAI211HDV2)                         0.00      0.05       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_12_/D (DRNQHDV2)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2834/ZN (INHDV1)                             0.00      0.02       0.28 f
  U2929/ZN (CLKNHDV3)                           0.00      0.02       0.30 r
  U2931/ZN (AOAI211HDV4)                        0.00      0.05       0.35 f
  U2932/Z (BUFHDV12)                            0.01      0.06       0.41 f
  U2452/ZN (OAI211HDV2)                         0.00      0.05       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_12_/D (DRNQHDV2)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2777/ZN (INHDV8)                             0.01      0.03       0.21 f
  U2706/ZN (INHDV12)                            0.01      0.02       0.24 r
  U2918/ZN (CLKNAND2HDV4)                       0.00      0.02       0.26 f
  U2742/ZN (CLKNHDV3)                           0.00      0.02       0.27 r
  U2920/ZN (CLKNAND2HDV4)                       0.00      0.03       0.30 f
  U2925/ZN (MUX2NHDV4)                          0.01      0.08       0.38 r
  U3629/ZN (CLKNAND2HDV0)                       0.00      0.05       0.43 f
  U3086/ZN (OAI211HDV1)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2605/ZN (INHDV6)                             0.01      0.04       0.18 r
  U3532/ZN (NAND2HDV8)                          0.01      0.04       0.22 f
  U3537/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U3539/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2767/ZN (AOI21HDV2)                          0.00      0.05       0.34 r
  U2762/Z (BUFHDV8)                             0.01      0.06       0.40 r
  U3685/ZN (CLKNAND2HDV0)                       0.00      0.03       0.44 f
  U2760/ZN (OAI211HDV2)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2605/ZN (INHDV6)                             0.01      0.04       0.18 r
  U3532/ZN (NAND2HDV8)                          0.01      0.04       0.22 f
  U3537/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U3539/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2767/ZN (AOI21HDV2)                          0.00      0.05       0.34 r
  U2762/Z (BUFHDV8)                             0.01      0.06       0.40 r
  U2775/ZN (CLKNAND2HDV1)                       0.00      0.03       0.43 f
  U2774/ZN (OAI211HDV0)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2605/ZN (INHDV6)                             0.01      0.04       0.18 r
  U3532/ZN (NAND2HDV8)                          0.01      0.04       0.22 f
  U3537/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U3539/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2767/ZN (AOI21HDV2)                          0.00      0.05       0.34 r
  U2762/Z (BUFHDV8)                             0.01      0.06       0.40 r
  U3682/ZN (CLKNAND2HDV0)                       0.00      0.03       0.44 f
  U1847/ZN (OAI211HDV2)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2605/ZN (INHDV6)                             0.01      0.04       0.18 r
  U3532/ZN (NAND2HDV8)                          0.01      0.04       0.22 f
  U3537/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U3539/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2767/ZN (AOI21HDV2)                          0.00      0.05       0.34 r
  U2762/Z (BUFHDV8)                             0.01      0.06       0.40 r
  U3676/ZN (CLKNAND2HDV0)                       0.00      0.03       0.44 f
  U2761/ZN (OAI211HDV2)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2605/ZN (INHDV6)                             0.01      0.04       0.18 r
  U3532/ZN (NAND2HDV8)                          0.01      0.04       0.22 f
  U3537/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U3539/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2767/ZN (AOI21HDV2)                          0.00      0.05       0.34 r
  U2762/Z (BUFHDV8)                             0.01      0.06       0.40 r
  U3692/ZN (CLKNAND2HDV0)                       0.00      0.03       0.44 f
  U1849/ZN (OAI211HDV2)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2845/ZN (NAND2HDV4)                          0.01      0.05       0.31 f
  U2922/ZN (NAND2HDV4)                          0.00      0.03       0.34 r
  U2749/ZN (NAND2HDV8)                          0.01      0.04       0.39 f
  U3093/ZN (CLKNHDV10)                          0.01      0.03       0.41 r
  U2933/ZN (CLKNAND2HDV1)                       0.00      0.02       0.44 f
  U1811/ZN (OAI211HDV2)                         0.00      0.02       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U2843/ZN (NOR2HDV4)                           0.01      0.05       0.28 r
  U1875/ZN (CLKNAND2HDV4)                       0.00      0.03       0.31 f
  U2844/ZN (NAND2HDV4)                          0.00      0.03       0.34 r
  U2685/Z (CLKAND2HDV4)                         0.01      0.06       0.40 r
  U2772/ZN (CLKNAND2HDV0)                       0.00      0.03       0.43 f
  U3315/ZN (OAI211HDV0)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2855/ZN (NAND3HDV4)                          0.00      0.05       0.31 f
  U2856/ZN (NAND2HDV4)                          0.00      0.03       0.34 r
  U1700/ZN (NAND2HDV8)                          0.01      0.04       0.38 f
  U3574/ZN (NOR2HDV1)                           0.00      0.04       0.42 r
  U2889/ZN (INAND2HDV2)                         0.00      0.04       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_14_/D (DRNQHDV2)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2605/ZN (INHDV6)                             0.01      0.04       0.18 r
  U3532/ZN (NAND2HDV8)                          0.01      0.04       0.22 f
  U3537/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U3539/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2767/ZN (AOI21HDV2)                          0.00      0.05       0.34 r
  U2762/Z (BUFHDV8)                             0.01      0.06       0.40 r
  U3690/ZN (CLKNAND2HDV0)                       0.00      0.03       0.43 f
  U2769/ZN (OAI211HDV0)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2777/ZN (INHDV8)                             0.01      0.03       0.21 f
  U2706/ZN (INHDV12)                            0.01      0.02       0.24 r
  U2918/ZN (CLKNAND2HDV4)                       0.00      0.02       0.26 f
  U2742/ZN (CLKNHDV3)                           0.00      0.02       0.27 r
  U2920/ZN (CLKNAND2HDV4)                       0.00      0.03       0.30 f
  U2925/ZN (MUX2NHDV4)                          0.01      0.08       0.38 r
  U3661/ZN (CLKNAND2HDV0)                       0.00      0.05       0.43 f
  U3589/ZN (OAI211HDV1)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U2843/ZN (NOR2HDV4)                           0.01      0.05       0.28 r
  U3790/ZN (CLKNAND2HDV4)                       0.00      0.04       0.31 f
  U3544/ZN (OAI21HDV4)                          0.00      0.03       0.35 r
  U3548/ZN (INHDV8)                             0.01      0.04       0.38 f
  U3642/ZN (AOI22HDV0)                          0.00      0.05       0.43 r
  U1848/ZN (OAI211HDV2)                         0.00      0.05       0.48 f
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U2843/ZN (NOR2HDV4)                           0.01      0.05       0.28 r
  U3790/ZN (CLKNAND2HDV4)                       0.00      0.04       0.31 f
  U3544/ZN (OAI21HDV4)                          0.00      0.03       0.35 r
  U3548/ZN (INHDV8)                             0.01      0.04       0.38 f
  U3702/ZN (AOI22HDV0)                          0.00      0.05       0.43 r
  U1826/ZN (OAI211HDV2)                         0.00      0.05       0.48 f
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U2843/ZN (NOR2HDV4)                           0.01      0.05       0.28 r
  U3790/ZN (CLKNAND2HDV4)                       0.00      0.04       0.31 f
  U3544/ZN (OAI21HDV4)                          0.00      0.03       0.35 r
  U3548/ZN (INHDV8)                             0.01      0.04       0.38 f
  U3769/ZN (AOI22HDV0)                          0.00      0.05       0.43 r
  U1827/ZN (OAI211HDV2)                         0.00      0.05       0.48 f
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2834/ZN (INHDV1)                             0.00      0.02       0.28 f
  U2929/ZN (CLKNHDV3)                           0.00      0.02       0.30 r
  U2931/ZN (AOAI211HDV4)                        0.00      0.05       0.35 f
  U2932/Z (BUFHDV12)                            0.01      0.06       0.41 f
  U1942/ZN (OAI211HDV1)                         0.00      0.05       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_33_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_19_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_19_/Q (DRNQHDV4)
                                                0.00      0.13       0.13 f
  U1741/ZN (NOR2HDV8)                           0.00      0.04       0.17 r
  U2623/ZN (OAI21HDV4)                          0.00      0.04       0.21 f
  U2622/ZN (AOI21HDV4)                          0.00      0.05       0.26 r
  U2728/ZN (OAI21HDV4)                          0.00      0.04       0.30 f
  U2723/ZN (AOI21HDV4)                          0.00      0.05       0.34 r
  U3825/ZN (OAI21HDV0)                          0.00      0.05       0.39 f
  U1972/ZN (XNOR2HDV1)                          0.00      0.07       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_33_/D (DRNQHDV2)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_33_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2802/ZN (NAND3HDV4)                          0.00      0.04       0.23 f
  U3112/ZN (NOR2HDV4)                           0.00      0.05       0.27 r
  U2657/ZN (NAND3HDV4)                          0.00      0.05       0.32 f
  U3787/ZN (CLKNHDV4)                           0.00      0.03       0.35 r
  U2709/ZN (INHDV8)                             0.01      0.02       0.37 f
  U2804/ZN (NAND2HDV4)                          0.00      0.03       0.39 r
  U2805/ZN (INHDV8)                             0.01      0.02       0.42 f
  U3591/ZN (NAND2HDV0)                          0.00      0.02       0.44 r
  U2593/ZN (OAI211HDV2)                         0.00      0.04       0.48 f
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U2843/ZN (NOR2HDV4)                           0.01      0.05       0.28 r
  U1875/ZN (CLKNAND2HDV4)                       0.00      0.03       0.31 f
  U2844/ZN (NAND2HDV4)                          0.00      0.03       0.34 r
  U2685/Z (CLKAND2HDV4)                         0.01      0.06       0.40 r
  U2773/ZN (CLKNAND2HDV0)                       0.00      0.03       0.43 f
  U3791/ZN (OAI211HDV2)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2855/ZN (NAND3HDV4)                          0.00      0.05       0.31 f
  U2856/ZN (NAND2HDV4)                          0.00      0.03       0.34 r
  U1700/ZN (NAND2HDV8)                          0.01      0.04       0.38 f
  U1704/ZN (NOR2HDV0)                           0.00      0.04       0.43 r
  U3542/ZN (NOR2HDV1)                           0.00      0.02       0.45 f
  U3545/ZN (NAND2HDV1)                          0.00      0.02       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2777/ZN (INHDV8)                             0.01      0.03       0.21 f
  U2706/ZN (INHDV12)                            0.01      0.02       0.24 r
  U2918/ZN (CLKNAND2HDV4)                       0.00      0.02       0.26 f
  U2742/ZN (CLKNHDV3)                           0.00      0.02       0.27 r
  U2920/ZN (CLKNAND2HDV4)                       0.00      0.03       0.30 f
  U2925/ZN (MUX2NHDV4)                          0.01      0.08       0.38 r
  U3644/ZN (CLKNAND2HDV0)                       0.00      0.05       0.43 f
  U3580/ZN (OAI211HDV1)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2777/ZN (INHDV8)                             0.01      0.03       0.21 f
  U2706/ZN (INHDV12)                            0.01      0.02       0.24 r
  U2918/ZN (CLKNAND2HDV4)                       0.00      0.02       0.26 f
  U2742/ZN (CLKNHDV3)                           0.00      0.02       0.27 r
  U2920/ZN (CLKNAND2HDV4)                       0.00      0.03       0.30 f
  U2925/ZN (MUX2NHDV4)                          0.01      0.08       0.38 r
  U3632/ZN (CLKNAND2HDV0)                       0.00      0.05       0.43 f
  U3577/ZN (OAI211HDV1)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2777/ZN (INHDV8)                             0.01      0.03       0.21 f
  U2706/ZN (INHDV12)                            0.01      0.02       0.24 r
  U2918/ZN (CLKNAND2HDV4)                       0.00      0.02       0.26 f
  U2742/ZN (CLKNHDV3)                           0.00      0.02       0.27 r
  U2920/ZN (CLKNAND2HDV4)                       0.00      0.03       0.30 f
  U2925/ZN (MUX2NHDV4)                          0.01      0.08       0.38 r
  U3645/ZN (CLKNAND2HDV0)                       0.00      0.05       0.43 f
  U3584/ZN (OAI211HDV1)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2845/ZN (NAND2HDV4)                          0.01      0.05       0.31 f
  U2922/ZN (NAND2HDV4)                          0.00      0.03       0.34 r
  U2749/ZN (NAND2HDV8)                          0.01      0.04       0.39 f
  U3093/ZN (CLKNHDV10)                          0.01      0.03       0.41 r
  U3541/ZN (CLKNAND2HDV1)                       0.00      0.02       0.44 f
  U1814/ZN (OAI211HDV2)                         0.00      0.02       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2845/ZN (NAND2HDV4)                          0.01      0.05       0.31 f
  U2922/ZN (NAND2HDV4)                          0.00      0.03       0.34 r
  U2749/ZN (NAND2HDV8)                          0.01      0.04       0.39 f
  U3093/ZN (CLKNHDV10)                          0.01      0.03       0.41 r
  U3520/ZN (CLKNAND2HDV1)                       0.00      0.02       0.44 f
  U2924/ZN (OAI211HDV2)                         0.00      0.02       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2845/ZN (NAND2HDV4)                          0.01      0.05       0.31 f
  U2922/ZN (NAND2HDV4)                          0.00      0.03       0.34 r
  U2749/ZN (NAND2HDV8)                          0.01      0.04       0.39 f
  U3093/ZN (CLKNHDV10)                          0.01      0.03       0.41 r
  U2695/ZN (CLKNAND2HDV1)                       0.00      0.02       0.44 f
  U2694/ZN (OAI211HDV1)                         0.00      0.02       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2845/ZN (NAND2HDV4)                          0.01      0.05       0.31 f
  U2922/ZN (NAND2HDV4)                          0.00      0.03       0.34 r
  U2749/ZN (NAND2HDV8)                          0.01      0.04       0.39 f
  U3093/ZN (CLKNHDV10)                          0.01      0.03       0.41 r
  U2691/ZN (CLKNAND2HDV1)                       0.00      0.02       0.44 f
  U2690/ZN (OAI211HDV1)                         0.00      0.02       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2845/ZN (NAND2HDV4)                          0.01      0.05       0.31 f
  U2922/ZN (NAND2HDV4)                          0.00      0.03       0.34 r
  U2749/ZN (NAND2HDV8)                          0.01      0.04       0.39 f
  U3093/ZN (CLKNHDV10)                          0.01      0.03       0.41 r
  U2727/ZN (CLKNAND2HDV1)                       0.00      0.02       0.44 f
  U2715/ZN (OAI211HDV1)                         0.00      0.02       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2855/ZN (NAND3HDV4)                          0.00      0.05       0.31 f
  U2856/ZN (NAND2HDV4)                          0.00      0.03       0.34 r
  U1700/ZN (NAND2HDV8)                          0.01      0.04       0.38 f
  U2770/ZN (NOR2HDV0)                           0.00      0.04       0.43 r
  U2887/ZN (INAND2HDV2)                         0.00      0.04       0.47 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2692/ZN (NOR2HDV12)                          0.01      0.05       0.18 r
  U2777/ZN (INHDV8)                             0.01      0.03       0.21 f
  U2706/ZN (INHDV12)                            0.01      0.02       0.24 r
  U2918/ZN (CLKNAND2HDV4)                       0.00      0.02       0.26 f
  U2742/ZN (CLKNHDV3)                           0.00      0.02       0.27 r
  U2920/ZN (CLKNAND2HDV4)                       0.00      0.03       0.30 f
  U2925/ZN (MUX2NHDV4)                          0.01      0.08       0.38 r
  U3626/ZN (CLKNAND2HDV0)                       0.00      0.05       0.43 f
  U2935/ZN (OAI211HDV2)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2834/ZN (INHDV1)                             0.00      0.02       0.28 f
  U2929/ZN (CLKNHDV3)                           0.00      0.02       0.30 r
  U2931/ZN (AOAI211HDV4)                        0.00      0.05       0.35 f
  U2932/Z (BUFHDV12)                            0.01      0.06       0.41 f
  U1952/ZN (OAI211HDV1)                         0.00      0.05       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.43


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2605/ZN (INHDV6)                             0.01      0.04       0.18 r
  U3532/ZN (NAND2HDV8)                          0.01      0.04       0.22 f
  U3537/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U3539/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2767/ZN (AOI21HDV2)                          0.00      0.05       0.34 r
  U2762/Z (BUFHDV8)                             0.01      0.06       0.40 r
  U3610/ZN (CLKNAND2HDV1)                       0.00      0.03       0.43 f
  U2684/ZN (OAI211HDV0)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2605/ZN (INHDV6)                             0.01      0.04       0.18 r
  U3532/ZN (NAND2HDV8)                          0.01      0.04       0.22 f
  U3537/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U3539/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U2767/ZN (AOI21HDV2)                          0.00      0.05       0.34 r
  U2762/Z (BUFHDV8)                             0.01      0.06       0.40 r
  U3708/ZN (CLKNAND2HDV0)                       0.00      0.03       0.43 f
  U3552/ZN (OAI211HDV2)                         0.00      0.03       0.46 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.46 r
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: multa_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_10_/CK (DRNQHDV4)                             0.00       0.00 r
  multa_reg_10_/Q (DRNQHDV4)                    0.01      0.14       0.14 f
  U2798/ZN (NOR2HDV12)                          0.01      0.04       0.19 r
  U2799/ZN (NAND2HDV12)                         0.01      0.03       0.22 f
  U2854/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U2858/ZN (NAND3HDV4)                          0.00      0.05       0.31 f
  U2752/Z (BUFHDV4)                             0.00      0.06       0.36 f
  U1700/ZN (NAND2HDV8)                          0.01      0.03       0.40 r
  U2683/ZN (CLKNHDV3)                           0.00      0.03       0.43 f
  U1841/ZN (IOA21HDV1)                          0.00      0.06       0.48 f
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: multa_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_10_/CK (DRNQHDV4)                             0.00       0.00 r
  multa_reg_10_/Q (DRNQHDV4)                    0.01      0.14       0.14 f
  U2798/ZN (NOR2HDV12)                          0.01      0.04       0.19 r
  U2799/ZN (NAND2HDV12)                         0.01      0.03       0.22 f
  U2854/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U2858/ZN (NAND3HDV4)                          0.00      0.05       0.31 f
  U2752/Z (BUFHDV4)                             0.00      0.06       0.36 f
  U1700/ZN (NAND2HDV8)                          0.01      0.03       0.40 r
  U2683/ZN (CLKNHDV3)                           0.00      0.03       0.43 f
  U1753/ZN (IOA21HDV1)                          0.00      0.06       0.48 f
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: multa_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_10_/CK (DRNQHDV4)                             0.00       0.00 r
  multa_reg_10_/Q (DRNQHDV4)                    0.01      0.14       0.14 f
  U2798/ZN (NOR2HDV12)                          0.01      0.04       0.19 r
  U2799/ZN (NAND2HDV12)                         0.01      0.03       0.22 f
  U2854/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U2858/ZN (NAND3HDV4)                          0.00      0.05       0.31 f
  U2752/Z (BUFHDV4)                             0.00      0.06       0.36 f
  U1700/ZN (NAND2HDV8)                          0.01      0.03       0.40 r
  U2683/ZN (CLKNHDV3)                           0.00      0.03       0.43 f
  U1831/ZN (IOA21HDV1)                          0.00      0.06       0.48 f
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: multa_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_10_/CK (DRNQHDV4)                             0.00       0.00 r
  multa_reg_10_/Q (DRNQHDV4)                    0.01      0.14       0.14 f
  U2798/ZN (NOR2HDV12)                          0.01      0.04       0.19 r
  U2799/ZN (NAND2HDV12)                         0.01      0.03       0.22 f
  U2854/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U2858/ZN (NAND3HDV4)                          0.00      0.05       0.31 f
  U2752/Z (BUFHDV4)                             0.00      0.06       0.36 f
  U1700/ZN (NAND2HDV8)                          0.01      0.03       0.40 r
  U2683/ZN (CLKNHDV3)                           0.00      0.03       0.43 f
  U1836/ZN (IOA21HDV1)                          0.00      0.06       0.48 f
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: multa_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_10_/CK (DRNQHDV4)                             0.00       0.00 r
  multa_reg_10_/Q (DRNQHDV4)                    0.01      0.14       0.14 f
  U2798/ZN (NOR2HDV12)                          0.01      0.04       0.19 r
  U2799/ZN (NAND2HDV12)                         0.01      0.03       0.22 f
  U2854/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U2930/ZN (CLKNAND2HDV4)                       0.00      0.04       0.30 f
  U3596/ZN (MUX2NHDV4)                          0.00      0.05       0.35 f
  U2937/Z (BUFHDV12)                            0.01      0.06       0.40 f
  U3581/ZN (NAND2HDV0)                          0.00      0.02       0.43 r
  U2662/ZN (OAI211HDV0)                         0.00      0.05       0.48 f
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U2843/ZN (NOR2HDV4)                           0.01      0.05       0.28 r
  U1875/ZN (CLKNAND2HDV4)                       0.00      0.03       0.31 f
  U2844/ZN (NAND2HDV4)                          0.00      0.03       0.34 r
  U2685/Z (CLKAND2HDV4)                         0.01      0.06       0.40 r
  U3519/ZN (CLKNAND2HDV1)                       0.00      0.03       0.43 f
  U3505/ZN (OAI211HDV0)                         0.00      0.03       0.45 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.45 r
  data arrival time                                                  0.45

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2855/ZN (NAND3HDV4)                          0.00      0.05       0.31 f
  U2883/ZN (OAI211HDV4)                         0.00      0.04       0.35 r
  U3107/ZN (CLKNHDV8)                           0.01      0.04       0.39 f
  U2668/ZN (AOI21HDV0)                          0.00      0.05       0.44 r
  U3585/ZN (OAI21HDV0)                          0.00      0.04       0.48 f
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_14_/D (DRNQHDV1)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_14_/CK (DRNQHDV1)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U2843/ZN (NOR2HDV4)                           0.01      0.05       0.28 r
  U1875/ZN (CLKNAND2HDV4)                       0.00      0.03       0.31 f
  U2844/ZN (NAND2HDV4)                          0.00      0.03       0.34 r
  U2685/Z (CLKAND2HDV4)                         0.01      0.06       0.40 r
  U3615/ZN (CLKNAND2HDV1)                       0.00      0.03       0.43 f
  U1750/ZN (OAI211HDV2)                         0.00      0.02       0.45 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.45 r
  data arrival time                                                  0.45

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: multa_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_11_/CK (DRNQHDV4)                             0.00       0.00 r
  multa_reg_11_/Q (DRNQHDV4)                    0.02      0.18       0.18 r
  U3782/ZN (CLKNHDV10)                          0.01      0.03       0.21 f
  U2799/ZN (NAND2HDV12)                         0.01      0.03       0.24 r
  U2854/ZN (NOR2HDV8)                           0.01      0.02       0.26 f
  U2930/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 r
  U3596/ZN (MUX2NHDV4)                          0.00      0.05       0.34 r
  U2937/Z (BUFHDV12)                            0.01      0.06       0.39 r
  U3653/ZN (NAND2HDV0)                          0.00      0.03       0.43 f
  U1834/ZN (OAI211HDV2)                         0.00      0.03       0.45 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.45 r
  data arrival time                                                  0.45

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2855/ZN (NAND3HDV4)                          0.00      0.05       0.31 f
  U2883/ZN (OAI211HDV4)                         0.00      0.04       0.35 r
  U3107/ZN (CLKNHDV8)                           0.01      0.04       0.39 f
  U1977/ZN (INHDV6)                             0.01      0.03       0.43 r
  U1835/ZN (OAI211HDV2)                         0.00      0.05       0.47 f
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2855/ZN (NAND3HDV4)                          0.00      0.05       0.31 f
  U2883/ZN (OAI211HDV4)                         0.00      0.04       0.35 r
  U3107/ZN (CLKNHDV8)                           0.01      0.04       0.39 f
  U1977/ZN (INHDV6)                             0.01      0.03       0.43 r
  U1845/ZN (OAI211HDV2)                         0.00      0.05       0.47 f
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2855/ZN (NAND3HDV4)                          0.00      0.05       0.31 f
  U2883/ZN (OAI211HDV4)                         0.00      0.04       0.35 r
  U3107/ZN (CLKNHDV8)                           0.01      0.04       0.39 f
  U1977/ZN (INHDV6)                             0.01      0.03       0.43 r
  U1702/ZN (OAI211HDV2)                         0.00      0.05       0.47 f
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2855/ZN (NAND3HDV4)                          0.00      0.05       0.31 f
  U2883/ZN (OAI211HDV4)                         0.00      0.04       0.35 r
  U3107/ZN (CLKNHDV8)                           0.01      0.04       0.39 f
  U1977/ZN (INHDV6)                             0.01      0.03       0.43 r
  U1833/ZN (OAI211HDV2)                         0.00      0.05       0.47 f
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2855/ZN (NAND3HDV4)                          0.00      0.05       0.31 f
  U2883/ZN (OAI211HDV4)                         0.00      0.04       0.35 r
  U3107/ZN (CLKNHDV8)                           0.01      0.04       0.39 f
  U1977/ZN (INHDV6)                             0.01      0.03       0.43 r
  U1837/ZN (OAI211HDV2)                         0.00      0.05       0.47 f
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: multa_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_3_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U1715/ZN (NOR2HDV8)                           0.01      0.04       0.18 r
  U3118/ZN (NAND2HDV12)                         0.01      0.04       0.22 f
  U3800/ZN (NOR2HDV20)                          0.01      0.04       0.26 r
  U2855/ZN (NAND3HDV4)                          0.00      0.05       0.31 f
  U2883/ZN (OAI211HDV4)                         0.00      0.04       0.35 r
  U3107/ZN (CLKNHDV8)                           0.01      0.04       0.39 f
  U1977/ZN (INHDV6)                             0.01      0.03       0.43 r
  U1840/ZN (OAI211HDV2)                         0.00      0.05       0.47 f
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.15       0.15 r
  U3228/Z (BUFHDV4)                             0.00      0.05       0.20 r
  U1695/ZN (INHDV6)                             0.01      0.03       0.22 f
  U1697/ZN (INHDV6)                             0.01      0.03       0.25 r
  U3518/ZN (NAND2HDV2)                          0.00      0.04       0.29 f
  U3444/ZN (INHDV4)                             0.00      0.03       0.32 r
  U3339/ZN (NOR2HDV12)                          0.01      0.03       0.35 f
  U3736/ZN (AOI22HDV0)                          0.00      0.05       0.40 r
  U1677/ZN (OAI211HDV0)                         0.00      0.06       0.46 f
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_2_/D (DRNQHDV2)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.15       0.15 r
  U3228/Z (BUFHDV4)                             0.00      0.05       0.20 r
  U1695/ZN (INHDV6)                             0.01      0.03       0.22 f
  U1697/ZN (INHDV6)                             0.01      0.03       0.25 r
  U3518/ZN (NAND2HDV2)                          0.00      0.04       0.29 f
  U3444/ZN (INHDV4)                             0.00      0.03       0.32 r
  U3339/ZN (NOR2HDV12)                          0.01      0.03       0.35 f
  U3801/ZN (AOI22HDV0)                          0.00      0.05       0.40 r
  U1709/ZN (OAI211HDV0)                         0.00      0.06       0.46 f
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_2_/D (DRNQHDV2)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: multa_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_11_/CK (DRNQHDV4)                             0.00       0.00 r
  multa_reg_11_/Q (DRNQHDV4)                    0.02      0.18       0.18 r
  U3782/ZN (CLKNHDV10)                          0.01      0.03       0.21 f
  U2799/ZN (NAND2HDV12)                         0.01      0.03       0.24 r
  U2854/ZN (NOR2HDV8)                           0.01      0.02       0.26 f
  U2930/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 r
  U3596/ZN (MUX2NHDV4)                          0.00      0.05       0.34 r
  U2937/Z (BUFHDV12)                            0.01      0.06       0.39 r
  U3746/ZN (NAND2HDV0)                          0.00      0.03       0.43 f
  U1832/ZN (OAI211HDV2)                         0.00      0.03       0.45 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.45 r
  data arrival time                                                  0.45

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.15       0.15 r
  U3228/Z (BUFHDV4)                             0.00      0.05       0.20 r
  U1695/ZN (INHDV6)                             0.01      0.03       0.22 f
  U1697/ZN (INHDV6)                             0.01      0.03       0.25 r
  U3518/ZN (NAND2HDV2)                          0.00      0.04       0.29 f
  U3444/ZN (INHDV4)                             0.00      0.03       0.32 r
  U3339/ZN (NOR2HDV12)                          0.01      0.03       0.35 f
  U3805/ZN (AOI22HDV0)                          0.00      0.05       0.40 r
  U3806/ZN (OAI211HDV0)                         0.00      0.06       0.46 f
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.15       0.15 r
  U3228/Z (BUFHDV4)                             0.00      0.05       0.20 r
  U1695/ZN (INHDV6)                             0.01      0.03       0.22 f
  U1697/ZN (INHDV6)                             0.01      0.03       0.25 r
  U3518/ZN (NAND2HDV2)                          0.00      0.04       0.29 f
  U3444/ZN (INHDV4)                             0.00      0.03       0.32 r
  U3339/ZN (NOR2HDV12)                          0.01      0.03       0.35 f
  U3535/ZN (AOI22HDV0)                          0.00      0.05       0.40 r
  U3536/ZN (OAI211HDV0)                         0.00      0.06       0.46 f
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.15       0.15 r
  U3228/Z (BUFHDV4)                             0.00      0.05       0.20 r
  U1695/ZN (INHDV6)                             0.01      0.03       0.22 f
  U1697/ZN (INHDV6)                             0.01      0.03       0.25 r
  U3518/ZN (NAND2HDV2)                          0.00      0.04       0.29 f
  U3444/ZN (INHDV4)                             0.00      0.03       0.32 r
  U3339/ZN (NOR2HDV12)                          0.01      0.03       0.35 f
  U3715/ZN (AOI22HDV0)                          0.00      0.05       0.40 r
  U3716/ZN (OAI211HDV0)                         0.00      0.06       0.46 f
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_2_/D (DRNQHDV1)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_2_/CK (DRNQHDV1)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.15       0.15 r
  U3228/Z (BUFHDV4)                             0.00      0.05       0.20 r
  U1695/ZN (INHDV6)                             0.01      0.03       0.22 f
  U1697/ZN (INHDV6)                             0.01      0.03       0.25 r
  U3518/ZN (NAND2HDV2)                          0.00      0.04       0.29 f
  U3444/ZN (INHDV4)                             0.00      0.03       0.32 r
  U3339/ZN (NOR2HDV12)                          0.01      0.03       0.35 f
  U3786/ZN (AOI22HDV0)                          0.00      0.05       0.40 r
  U3156/ZN (OAI211HDV1)                         0.00      0.06       0.46 f
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_2_/D (DRNQHDV1)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_2_/CK (DRNQHDV1)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.15       0.15 r
  U3228/Z (BUFHDV4)                             0.00      0.05       0.20 r
  U1695/ZN (INHDV6)                             0.01      0.03       0.22 f
  U1697/ZN (INHDV6)                             0.01      0.03       0.25 r
  U3518/ZN (NAND2HDV2)                          0.00      0.04       0.29 f
  U3444/ZN (INHDV4)                             0.00      0.03       0.32 r
  U3339/ZN (NOR2HDV12)                          0.01      0.03       0.35 f
  U3814/ZN (AOI22HDV0)                          0.00      0.05       0.40 r
  U1754/ZN (OAI211HDV1)                         0.00      0.06       0.46 f
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_2_/D (DRNQHDV1)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_2_/CK (DRNQHDV1)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.41


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.15       0.15 r
  U3228/Z (BUFHDV4)                             0.00      0.05       0.20 r
  U1695/ZN (INHDV6)                             0.01      0.03       0.22 f
  U1697/ZN (INHDV6)                             0.01      0.03       0.25 r
  U3518/ZN (NAND2HDV2)                          0.00      0.04       0.29 f
  U3444/ZN (INHDV4)                             0.00      0.03       0.32 r
  U3339/ZN (NOR2HDV12)                          0.01      0.03       0.35 f
  U2648/ZN (IAO22HDV0)                          0.00      0.05       0.40 r
  U3766/ZN (OAI211HDV0)                         0.00      0.06       0.46 f
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.00      0.14       0.14 r
  U1684/Z (BUFHDV8)                             0.01      0.05       0.20 r
  U1680/ZN (INHDV4)                             0.01      0.04       0.24 f
  U3539/ZN (CLKNAND2HDV4)                       0.00      0.03       0.27 r
  U3540/ZN (OAI21HDV4)                          0.01      0.06       0.33 f
  U3466/ZN (INHDV6)                             0.01      0.04       0.37 r
  U3419/ZN (CLKNAND2HDV0)                       0.00      0.03       0.40 f
  U3761/ZN (OAI211HDV0)                         0.00      0.03       0.43 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_4_/D (DRNQHDV1)
                                                          0.00       0.43 r
  data arrival time                                                  0.43

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_4_/CK (DRNQHDV1)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2605/ZN (INHDV6)                             0.01      0.04       0.18 r
  U3532/ZN (NAND2HDV8)                          0.01      0.04       0.22 f
  U3537/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U3539/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U3540/ZN (OAI21HDV4)                          0.01      0.05       0.33 r
  U3466/ZN (INHDV6)                             0.01      0.04       0.37 f
  U3440/ZN (CLKNAND2HDV0)                       0.00      0.03       0.40 r
  U3480/ZN (OAI211HDV0)                         0.00      0.05       0.45 f
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2605/ZN (INHDV6)                             0.01      0.04       0.18 r
  U3532/ZN (NAND2HDV8)                          0.01      0.04       0.22 f
  U3537/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U3539/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U3540/ZN (OAI21HDV4)                          0.01      0.05       0.33 r
  U3466/ZN (INHDV6)                             0.01      0.04       0.37 f
  U3403/ZN (CLKNAND2HDV0)                       0.00      0.03       0.40 r
  U1963/ZN (OAI211HDV1)                         0.00      0.05       0.45 f
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2605/ZN (INHDV6)                             0.01      0.04       0.18 r
  U3532/ZN (NAND2HDV8)                          0.01      0.04       0.22 f
  U3537/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U3539/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U3540/ZN (OAI21HDV4)                          0.01      0.05       0.33 r
  U3466/ZN (INHDV6)                             0.01      0.04       0.37 f
  U3430/ZN (CLKNAND2HDV0)                       0.00      0.03       0.40 r
  U3694/ZN (OAI211HDV1)                         0.00      0.05       0.45 f
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2605/ZN (INHDV6)                             0.01      0.04       0.18 r
  U3532/ZN (NAND2HDV8)                          0.01      0.04       0.22 f
  U3537/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U3539/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U3540/ZN (OAI21HDV4)                          0.01      0.05       0.33 r
  U3466/ZN (INHDV6)                             0.01      0.04       0.37 f
  U3399/ZN (CLKNAND2HDV0)                       0.00      0.03       0.40 r
  U1968/ZN (OAI211HDV1)                         0.00      0.05       0.45 f
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.40


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U3228/Z (BUFHDV4)                             0.00      0.05       0.19 f
  U1695/ZN (INHDV6)                             0.01      0.03       0.22 r
  U1697/ZN (INHDV6)                             0.01      0.03       0.25 f
  U3518/ZN (NAND2HDV2)                          0.00      0.03       0.28 r
  U3444/ZN (INHDV4)                             0.00      0.02       0.30 f
  U3339/ZN (NOR2HDV12)                          0.01      0.05       0.35 r
  U2647/ZN (CLKNAND2HDV0)                       0.00      0.04       0.39 f
  U3795/ZN (OAI211HDV0)                         0.00      0.03       0.42 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_1_/D (DRNQHDV2)
                                                          0.00       0.42 r
  data arrival time                                                  0.42

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNQHDV4)                             0.00       0.00 r
  multb_reg_17_/Q (DRNQHDV4)                    0.00      0.13       0.13 f
  U2819/ZN (INHDV2)                             0.01      0.05       0.18 r
  U1917/ZN (CLKNAND2HDV1)                       0.00      0.04       0.23 f
  U2820/ZN (NOR2HDV4)                           0.01      0.09       0.32 r
  U3538/ZN (AOI22HDV0)                          0.00      0.07       0.39 f
  U2633/ZN (OAI211HDV1)                         0.00      0.04       0.43 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.43 r
  data arrival time                                                  0.43

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2605/ZN (INHDV6)                             0.01      0.04       0.18 r
  U3532/ZN (NAND2HDV8)                          0.01      0.04       0.22 f
  U3537/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U3539/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U3540/ZN (OAI21HDV4)                          0.01      0.05       0.33 r
  U3466/ZN (INHDV6)                             0.01      0.04       0.37 f
  U3361/ZN (CLKNAND2HDV0)                       0.00      0.03       0.41 r
  U1749/ZN (OAI211HDV2)                         0.00      0.04       0.45 f
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2605/ZN (INHDV6)                             0.01      0.04       0.18 r
  U3532/ZN (NAND2HDV8)                          0.01      0.04       0.22 f
  U3537/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U3539/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U3540/ZN (OAI21HDV4)                          0.01      0.05       0.33 r
  U3466/ZN (INHDV6)                             0.01      0.04       0.37 f
  U3347/ZN (CLKNAND2HDV0)                       0.00      0.03       0.41 r
  U1838/ZN (OAI211HDV2)                         0.00      0.04       0.45 f
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2605/ZN (INHDV6)                             0.01      0.04       0.18 r
  U3532/ZN (NAND2HDV8)                          0.01      0.04       0.22 f
  U3537/ZN (NOR2HDV8)                           0.01      0.04       0.26 r
  U3539/ZN (CLKNAND2HDV4)                       0.00      0.03       0.29 f
  U3540/ZN (OAI21HDV4)                          0.01      0.05       0.33 r
  U3466/ZN (INHDV6)                             0.01      0.04       0.37 f
  U2643/ZN (CLKNAND2HDV0)                       0.00      0.03       0.41 r
  U1830/ZN (OAI211HDV2)                         0.00      0.04       0.45 f
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U3228/Z (BUFHDV4)                             0.00      0.05       0.19 f
  U1695/ZN (INHDV6)                             0.01      0.03       0.22 r
  U1697/ZN (INHDV6)                             0.01      0.03       0.25 f
  U3518/ZN (NAND2HDV2)                          0.00      0.03       0.28 r
  U3444/ZN (INHDV4)                             0.00      0.02       0.30 f
  U3339/ZN (NOR2HDV12)                          0.01      0.05       0.35 r
  U2654/ZN (AOI22HDV0)                          0.00      0.04       0.39 f
  U2642/ZN (OAI21HDV0)                          0.00      0.03       0.43 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_2_/D (DRNQHDV2)
                                                          0.00       0.43 r
  data arrival time                                                  0.43

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/Q (DRNQHDV4)
                                                0.01      0.14       0.14 f
  U2919/ZN (NOR2HDV12)                          0.01      0.04       0.18 r
  U2954/ZN (OAI21HDV4)                          0.00      0.03       0.21 f
  U1745/ZN (AOI21HDV4)                          0.00      0.05       0.26 r
  U3829/ZN (OAI21HDV4)                          0.00      0.04       0.30 f
  U3071/Z (BUFHDV4)                             0.01      0.06       0.36 f
  U2640/ZN (XNOR2HDV2)                          0.00      0.07       0.43 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_9_/D (DRNQHDV2)
                                                          0.00       0.43 r
  data arrival time                                                  0.43

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_9_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U3228/Z (BUFHDV4)                             0.00      0.05       0.19 f
  U1695/ZN (INHDV6)                             0.01      0.03       0.22 r
  U1697/ZN (INHDV6)                             0.01      0.03       0.25 f
  U3518/ZN (NAND2HDV2)                          0.00      0.03       0.28 r
  U3444/ZN (INHDV4)                             0.00      0.02       0.30 f
  U3339/ZN (NOR2HDV12)                          0.01      0.05       0.35 r
  U2659/ZN (CLKNAND2HDV0)                       0.00      0.04       0.39 f
  U1966/ZN (OAI211HDV2)                         0.00      0.03       0.42 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_1_/D (DRNQHDV2)
                                                          0.00       0.42 r
  data arrival time                                                  0.42

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: multb_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_5_/CK (DRNQHDV4)                              0.00       0.00 r
  multb_reg_5_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2553/ZN (INHDV4)                             0.01      0.04       0.18 r
  U2375/ZN (CLKNAND2HDV1)                       0.00      0.03       0.21 f
  U2167/ZN (INAND2HDV4)                         0.00      0.07       0.28 f
  U1648/ZN (INHDV4)                             0.01      0.05       0.33 r
  U3799/ZN (AOI22HDV0)                          0.00      0.06       0.39 f
  U2934/ZN (OAI211HDV1)                         0.00      0.04       0.42 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.42 r
  data arrival time                                                  0.42

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U3228/Z (BUFHDV4)                             0.00      0.05       0.19 f
  U1695/ZN (INHDV6)                             0.01      0.03       0.22 r
  U1697/ZN (INHDV6)                             0.01      0.03       0.25 f
  U3518/ZN (NAND2HDV2)                          0.00      0.03       0.28 r
  U3444/ZN (INHDV4)                             0.00      0.02       0.30 f
  U3339/ZN (NOR2HDV12)                          0.01      0.05       0.35 r
  U3460/ZN (CLKNAND2HDV0)                       0.00      0.04       0.39 f
  U3776/ZN (OAI211HDV1)                         0.00      0.03       0.42 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.42 r
  data arrival time                                                  0.42

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U3228/Z (BUFHDV4)                             0.00      0.05       0.19 f
  U1695/ZN (INHDV6)                             0.01      0.03       0.22 r
  U1697/ZN (INHDV6)                             0.01      0.03       0.25 f
  U3518/ZN (NAND2HDV2)                          0.00      0.03       0.28 r
  U3444/ZN (INHDV4)                             0.00      0.02       0.30 f
  U3339/ZN (NOR2HDV12)                          0.01      0.05       0.35 r
  U3456/ZN (CLKNAND2HDV0)                       0.00      0.04       0.39 f
  U3155/ZN (OAI211HDV0)                         0.00      0.03       0.42 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.42 r
  data arrival time                                                  0.42

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.39


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U3228/Z (BUFHDV4)                             0.00      0.05       0.19 f
  U1695/ZN (INHDV6)                             0.01      0.03       0.22 r
  U1697/ZN (INHDV6)                             0.01      0.03       0.25 f
  U3518/ZN (NAND2HDV2)                          0.00      0.03       0.28 r
  U3444/ZN (INHDV4)                             0.00      0.02       0.30 f
  U3339/ZN (NOR2HDV12)                          0.01      0.05       0.35 r
  U2649/ZN (CLKNAND2HDV0)                       0.00      0.04       0.39 f
  U1746/ZN (OAI211HDV2)                         0.00      0.03       0.42 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.42 r
  data arrival time                                                  0.42

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: multa_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_1_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_1_/Q (DRNQHDV4)                     0.01      0.15       0.15 r
  U2692/ZN (NOR2HDV12)                          0.01      0.03       0.18 f
  U2777/ZN (INHDV8)                             0.01      0.03       0.20 r
  U2706/ZN (INHDV12)                            0.01      0.02       0.22 f
  U3533/ZN (OAI21HDV4)                          0.00      0.05       0.27 r
  U2974/ZN (INHDV4)                             0.01      0.05       0.32 f
  U3797/ZN (AOI22HDV0)                          0.00      0.05       0.37 r
  U2639/ZN (OAI211HDV1)                         0.00      0.06       0.43 f
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_3_/D (DRNQHDV2)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U3228/Z (BUFHDV4)                             0.00      0.05       0.19 f
  U1695/ZN (INHDV6)                             0.01      0.03       0.22 r
  U1697/ZN (INHDV6)                             0.01      0.03       0.25 f
  U3518/ZN (NAND2HDV2)                          0.00      0.03       0.28 r
  U3444/ZN (INHDV4)                             0.00      0.02       0.30 f
  U3339/ZN (NOR2HDV12)                          0.01      0.05       0.35 r
  U2624/ZN (CLKNAND2HDV1)                       0.00      0.03       0.38 f
  U2615/ZN (OAI211HDV0)                         0.00      0.03       0.41 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_1_/D (DRNQHDV2)
                                                          0.00       0.41 r
  data arrival time                                                  0.41

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U3228/Z (BUFHDV4)                             0.00      0.05       0.19 f
  U1695/ZN (INHDV6)                             0.01      0.03       0.22 r
  U1697/ZN (INHDV6)                             0.01      0.03       0.25 f
  U3518/ZN (NAND2HDV2)                          0.00      0.03       0.28 r
  U3444/ZN (INHDV4)                             0.00      0.02       0.30 f
  U3339/ZN (NOR2HDV12)                          0.01      0.05       0.35 r
  U3450/ZN (CLKNAND2HDV0)                       0.00      0.04       0.39 f
  U1953/ZN (OAI211HDV1)                         0.00      0.03       0.42 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.42 r
  data arrival time                                                  0.42

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: multa_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_1_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_1_/Q (DRNQHDV4)                     0.01      0.15       0.15 r
  U2692/ZN (NOR2HDV12)                          0.01      0.03       0.18 f
  U2777/ZN (INHDV8)                             0.01      0.03       0.20 r
  U2706/ZN (INHDV12)                            0.01      0.02       0.22 f
  U3533/ZN (OAI21HDV4)                          0.00      0.05       0.27 r
  U2974/ZN (INHDV4)                             0.01      0.05       0.32 f
  U3727/ZN (AOI22HDV0)                          0.00      0.06       0.37 r
  U1824/ZN (OAI211HDV2)                         0.00      0.06       0.43 f
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_3_/D (DRNQHDV2)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U3228/Z (BUFHDV4)                             0.00      0.05       0.19 f
  U1695/ZN (INHDV6)                             0.01      0.03       0.22 r
  U1697/ZN (INHDV6)                             0.01      0.03       0.25 f
  U3518/ZN (NAND2HDV2)                          0.00      0.03       0.28 r
  U3444/ZN (INHDV4)                             0.00      0.02       0.30 f
  U3339/ZN (NOR2HDV12)                          0.01      0.05       0.35 r
  U2631/ZN (CLKNAND2HDV1)                       0.00      0.03       0.38 f
  U2629/ZN (OAI211HDV0)                         0.00      0.03       0.41 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.41 r
  data arrival time                                                  0.41

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_2_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_2_/Q (DRNQHDV4)
                                                0.00      0.13       0.13 f
  U3206/ZN (NOR2HDV4)                           0.00      0.04       0.17 r
  U2943/ZN (OAI21HDV4)                          0.00      0.04       0.20 f
  U1742/ZN (AOI21HDV4)                          0.00      0.05       0.26 r
  U3828/ZN (INHDV0)                             0.00      0.05       0.31 f
  U3090/ZN (AOI21HDV2)                          0.00      0.06       0.36 r
  U3193/Z (XOR2HDV1)                            0.00      0.08       0.44 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_2_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_2_/Q (DRNQHDV4)
                                                0.00      0.13       0.13 f
  U3206/ZN (NOR2HDV4)                           0.00      0.04       0.17 r
  U2943/ZN (OAI21HDV4)                          0.00      0.04       0.20 f
  U1742/ZN (AOI21HDV4)                          0.00      0.05       0.26 r
  U3828/ZN (INHDV0)                             0.00      0.05       0.31 f
  U3098/ZN (AOI21HDV2)                          0.00      0.06       0.36 r
  U3192/Z (XOR2HDV1)                            0.00      0.08       0.44 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_2_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_2_/Q (DRNQHDV4)
                                                0.00      0.13       0.13 f
  U3206/ZN (NOR2HDV4)                           0.00      0.04       0.17 r
  U2943/ZN (OAI21HDV4)                          0.00      0.04       0.20 f
  U1742/ZN (AOI21HDV4)                          0.00      0.05       0.26 r
  U3828/ZN (INHDV0)                             0.00      0.05       0.31 f
  U3094/ZN (AOI21HDV2)                          0.00      0.06       0.36 r
  U3103/Z (XOR2HDV1)                            0.00      0.08       0.44 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: multa_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_15_/CK (DRNQHDV4)                             0.00       0.00 r
  multa_reg_15_/Q (DRNQHDV4)                    0.02      0.18       0.18 r
  U1691/ZN (CLKNHDV6)                           0.00      0.03       0.21 f
  U2802/ZN (NAND3HDV4)                          0.00      0.02       0.24 r
  U3112/ZN (NOR2HDV4)                           0.00      0.02       0.26 f
  U2657/ZN (NAND3HDV4)                          0.00      0.02       0.28 r
  U3787/ZN (CLKNHDV4)                           0.00      0.02       0.31 f
  U2709/ZN (INHDV8)                             0.01      0.03       0.33 r
  U2804/ZN (NAND2HDV4)                          0.00      0.03       0.37 f
  U2812/ZN (OAI21HDV2)                          0.00      0.04       0.41 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/D (DRNQHDV2)
                                                          0.00       0.41 r
  data arrival time                                                  0.41

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U3228/Z (BUFHDV4)                             0.00      0.05       0.19 f
  U1695/ZN (INHDV6)                             0.01      0.03       0.22 r
  U1697/ZN (INHDV6)                             0.01      0.03       0.25 f
  U3518/ZN (NAND2HDV2)                          0.00      0.03       0.28 r
  U3444/ZN (INHDV4)                             0.00      0.02       0.30 f
  U3339/ZN (NOR2HDV12)                          0.01      0.05       0.35 r
  U2627/ZN (CLKNAND2HDV1)                       0.00      0.03       0.38 f
  U3157/ZN (OAI211HDV0)                         0.00      0.03       0.41 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.41 r
  data arrival time                                                  0.41

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: multa_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_1_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_1_/Q (DRNQHDV4)                     0.01      0.15       0.15 r
  U2692/ZN (NOR2HDV12)                          0.01      0.03       0.18 f
  U2777/ZN (INHDV8)                             0.01      0.03       0.20 r
  U2706/ZN (INHDV12)                            0.01      0.02       0.22 f
  U3533/ZN (OAI21HDV4)                          0.00      0.05       0.27 r
  U2974/ZN (INHDV4)                             0.01      0.05       0.32 f
  U3751/ZN (AOI22HDV0)                          0.00      0.05       0.37 r
  U1978/ZN (OAI211HDV1)                         0.00      0.06       0.43 f
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: multa_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_1_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_1_/Q (DRNQHDV4)                     0.01      0.15       0.15 r
  U2692/ZN (NOR2HDV12)                          0.01      0.03       0.18 f
  U2777/ZN (INHDV8)                             0.01      0.03       0.20 r
  U2706/ZN (INHDV12)                            0.01      0.02       0.22 f
  U3533/ZN (OAI21HDV4)                          0.00      0.05       0.27 r
  U2974/ZN (INHDV4)                             0.01      0.05       0.32 f
  U3810/ZN (AOI22HDV0)                          0.00      0.05       0.37 r
  U1974/ZN (OAI211HDV1)                         0.00      0.06       0.43 f
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_3_/D (DRNQHDV1)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_3_/CK (DRNQHDV1)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.38


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2605/ZN (INHDV6)                             0.01      0.04       0.18 r
  U3532/ZN (NAND2HDV8)                          0.01      0.04       0.22 f
  U1773/ZN (NAND2HDV1)                          0.00      0.03       0.24 r
  U2981/ZN (INHDV2)                             0.00      0.03       0.27 f
  U1862/ZN (NOR2HDV8)                           0.01      0.06       0.33 r
  U3771/ZN (CLKNAND2HDV0)                       0.00      0.04       0.38 f
  U3831/ZN (OAI211HDV2)                         0.00      0.03       0.41 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_3_/D (DRNQHDV1)
                                                          0.00       0.41 r
  data arrival time                                                  0.41

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_3_/CK (DRNQHDV1)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


  Startpoint: multa_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_1_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_1_/Q (DRNQHDV4)                     0.01      0.15       0.15 r
  U2692/ZN (NOR2HDV12)                          0.01      0.03       0.18 f
  U2777/ZN (INHDV8)                             0.01      0.03       0.20 r
  U2706/ZN (INHDV12)                            0.01      0.02       0.22 f
  U3533/ZN (OAI21HDV4)                          0.00      0.05       0.27 r
  U2974/ZN (INHDV4)                             0.01      0.05       0.32 f
  U3704/ZN (AOI22HDV0)                          0.00      0.06       0.37 r
  U1970/ZN (OAI211HDV2)                         0.00      0.06       0.43 f
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_3_/D (DRNQHDV1)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_3_/CK (DRNQHDV1)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2605/ZN (INHDV6)                             0.01      0.04       0.18 r
  U3532/ZN (NAND2HDV8)                          0.01      0.04       0.22 f
  U1773/ZN (NAND2HDV1)                          0.00      0.03       0.24 r
  U2981/ZN (INHDV2)                             0.00      0.03       0.27 f
  U1862/ZN (NOR2HDV8)                           0.01      0.06       0.33 r
  U3817/ZN (CLKNAND2HDV0)                       0.00      0.04       0.37 f
  U2602/ZN (OAI211HDV0)                         0.00      0.03       0.40 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_3_/D (DRNQHDV2)
                                                          0.00       0.40 r
  data arrival time                                                  0.40

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


  Startpoint: multa_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_2_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_2_/Q (DRNQHDV4)                     0.01      0.14       0.14 f
  U2605/ZN (INHDV6)                             0.01      0.04       0.18 r
  U3532/ZN (NAND2HDV8)                          0.01      0.04       0.22 f
  U1773/ZN (NAND2HDV1)                          0.00      0.03       0.24 r
  U2981/ZN (INHDV2)                             0.00      0.03       0.27 f
  U1862/ZN (NOR2HDV8)                           0.01      0.06       0.33 r
  U3556/ZN (AOI22HDV0)                          0.00      0.05       0.38 f
  U3557/ZN (OAI21HDV0)                          0.00      0.03       0.41 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.41 r
  data arrival time                                                  0.41

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.37


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_1_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_1_/Q (DRNQHDV4)
                                                0.00      0.13       0.13 r
  U2591/ZN (CLKNAND2HDV4)                       0.00      0.03       0.16 f
  U2677/Z (BUFHDV2)                             0.00      0.05       0.21 f
  U2710/Z (OA21HDV2)                            0.00      0.08       0.30 f
  U3102/ZN (OAI21HDV2)                          0.00      0.05       0.35 r
  U1860/ZN (XNOR2HDV1)                          0.00      0.08       0.43 f
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.36


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_2_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_2_/Q (DRNQHDV4)
                                                0.00      0.13       0.13 f
  U3206/ZN (NOR2HDV4)                           0.00      0.04       0.17 r
  U2943/ZN (OAI21HDV4)                          0.00      0.04       0.20 f
  U1742/ZN (AOI21HDV4)                          0.00      0.05       0.26 r
  U3828/ZN (INHDV0)                             0.00      0.05       0.31 f
  U1763/ZN (XNOR2HDV1)                          0.00      0.08       0.38 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_5_/D (DRNQHDV2)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.35


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_1_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_1_/Q (DRNQHDV4)
                                                0.00      0.13       0.13 r
  U2591/ZN (CLKNAND2HDV4)                       0.00      0.03       0.16 f
  U2677/Z (BUFHDV2)                             0.00      0.05       0.21 f
  U2710/Z (OA21HDV2)                            0.00      0.08       0.30 f
  U3106/Z (XOR2HDV1)                            0.00      0.07       0.37 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV2)
                                                0.00      0.14       0.14 f
  U3594/ZN (NAND2HDV4)                          0.01      0.04       0.19 r
  U3595/ZN (OAI21HDV4)                          0.01      0.08       0.27 f
  U2160/ZN (XNOR2HDV0)                          0.00      0.09       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_24_/D (DRNQHDV2)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_24_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/Q (DRNQHDV1)
                                                0.00      0.16       0.16 r
  U2568/ZN (INHDV2)                             0.00      0.03       0.19 f
  U2358/ZN (NAND2HDV2)                          0.00      0.03       0.22 r
  U1899/ZN (CLKNAND2HDV1)                       0.00      0.06       0.28 f
  U2071/ZN (XNOR2HDV1)                          0.00      0.08       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/Q (DRNQHDV1)
                                                0.00      0.16       0.16 r
  U2568/ZN (INHDV2)                             0.00      0.03       0.19 f
  U2358/ZN (NAND2HDV2)                          0.00      0.03       0.22 r
  U1899/ZN (CLKNAND2HDV1)                       0.00      0.06       0.28 f
  U1998/ZN (XNOR2HDV1)                          0.00      0.08       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/Q (DRNQHDV1)
                                                0.00      0.16       0.16 r
  U2568/ZN (INHDV2)                             0.00      0.03       0.19 f
  U2358/ZN (NAND2HDV2)                          0.00      0.03       0.22 r
  U1899/ZN (CLKNAND2HDV1)                       0.00      0.06       0.28 f
  U2052/ZN (XNOR2HDV1)                          0.00      0.08       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV2)
                                                0.00      0.14       0.14 f
  U3594/ZN (NAND2HDV4)                          0.01      0.04       0.19 r
  U3595/ZN (OAI21HDV4)                          0.01      0.08       0.27 f
  U2587/ZN (XNOR2HDV2)                          0.00      0.09       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/D (DRNQHDV2)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.32


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV2)
                                                0.00      0.14       0.14 f
  U3594/ZN (NAND2HDV4)                          0.01      0.04       0.19 r
  U3595/ZN (OAI21HDV4)                          0.01      0.08       0.27 f
  U2586/ZN (XNOR2HDV2)                          0.00      0.09       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_28_/D (DRNQHDV0)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_28_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV2)
                                                0.00      0.14       0.14 f
  U3594/ZN (NAND2HDV4)                          0.01      0.04       0.19 r
  U3595/ZN (OAI21HDV4)                          0.01      0.08       0.27 f
  U2585/ZN (XNOR2HDV2)                          0.00      0.09       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/D (DRNQHDV0)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV2)
                                                0.00      0.14       0.14 f
  U3594/ZN (NAND2HDV4)                          0.01      0.04       0.19 r
  U3595/ZN (OAI21HDV4)                          0.01      0.08       0.27 f
  U2584/ZN (XNOR2HDV2)                          0.00      0.09       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_26_/D (DRNQHDV0)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV2)
                                                0.00      0.14       0.14 f
  U3594/ZN (NAND2HDV4)                          0.01      0.04       0.19 r
  U3595/ZN (OAI21HDV4)                          0.01      0.08       0.27 f
  U2583/ZN (XNOR2HDV2)                          0.00      0.09       0.36 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_25_/D (DRNQHDV0)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/Q (DRNQHDV1)
                                                0.01      0.16       0.16 f
  U2543/ZN (NOR2HDV0)                           0.00      0.06       0.22 r
  U2364/ZN (INAND3HDV2)                         0.00      0.05       0.28 r
  U2180/ZN (CLKNAND2HDV1)                       0.00      0.03       0.31 f
  U1984/ZN (IOA22HDV2)                          0.00      0.04       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/Q (DRNQHDV1)
                                                0.01      0.16       0.16 f
  U2544/ZN (NOR2HDV0)                           0.00      0.06       0.22 r
  U2361/ZN (INAND3HDV2)                         0.00      0.05       0.28 r
  U2174/ZN (CLKNAND2HDV1)                       0.00      0.03       0.31 f
  U1983/ZN (IOA22HDV2)                          0.00      0.04       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_31_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/Q (DRNQHDV2)
                                                0.00      0.14       0.14 r
  U2451/ZN (INHDV1)                             0.00      0.03       0.17 f
  U1907/ZN (NAND2HDV2)                          0.00      0.04       0.21 r
  U1780/ZN (CLKNAND2HDV1)                       0.00      0.05       0.26 f
  U2036/ZN (MUX2NHDV0)                          0.00      0.05       0.31 f
  U3606/ZN (NOR2HDV1)                           0.00      0.04       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_31_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_31_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.31


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/Q (DRNQHDV1)
                                                0.00      0.16       0.16 f
  U2576/ZN (NOR2HDV1)                           0.00      0.06       0.21 r
  U2371/ZN (INAND3HDV2)                         0.00      0.05       0.27 r
  U1897/ZN (CLKNAND2HDV1)                       0.00      0.03       0.30 f
  U2149/ZN (IOA22HDV2)                          0.00      0.04       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/Q (DRNQHDV2)
                                                0.01      0.15       0.15 f
  U2548/ZN (NOR2HDV0)                           0.00      0.06       0.21 r
  U2362/ZN (INAND3HDV2)                         0.00      0.05       0.26 r
  U1895/ZN (CLKNAND2HDV1)                       0.00      0.03       0.29 f
  U2009/ZN (IOA22HDV2)                          0.00      0.04       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_19_/D (DRNQHDV2)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_19_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/Q (DRNQHDV1)
                                                0.01      0.16       0.16 f
  U3586/ZN (NAND2HDV2)                          0.00      0.05       0.21 r
  U3587/ZN (OAI21HDV4)                          0.01      0.06       0.27 f
  U2315/ZN (XNOR2HDV1)                          0.00      0.08       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/Q (DRNQHDV1)
                                                0.01      0.16       0.16 f
  U3586/ZN (NAND2HDV2)                          0.00      0.05       0.21 r
  U3587/ZN (OAI21HDV4)                          0.01      0.06       0.27 f
  U2327/ZN (XNOR2HDV1)                          0.00      0.08       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/Q (DRNQHDV1)
                                                0.01      0.16       0.16 f
  U3586/ZN (NAND2HDV2)                          0.00      0.05       0.21 r
  U3587/ZN (OAI21HDV4)                          0.01      0.06       0.27 f
  U2215/ZN (XNOR2HDV1)                          0.00      0.08       0.35 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.35 r
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV2)
                                                0.00      0.14       0.14 f
  U3594/ZN (NAND2HDV4)                          0.01      0.04       0.19 r
  U3595/ZN (OAI21HDV4)                          0.01      0.08       0.27 f
  U2581/ZN (OAI21HDV0)                          0.00      0.06       0.33 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_27_/D (DRNQHDV0)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_29_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV2)
                                                0.00      0.14       0.14 f
  U3594/ZN (NAND2HDV4)                          0.01      0.04       0.19 r
  U3595/ZN (OAI21HDV4)                          0.01      0.08       0.27 f
  U2580/ZN (OAI21HDV0)                          0.00      0.06       0.33 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_29_/D (DRNQHDV0)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV2)
                                                0.00      0.14       0.14 f
  U3594/ZN (NAND2HDV4)                          0.01      0.04       0.19 r
  U3595/ZN (OAI21HDV4)                          0.01      0.08       0.27 f
  U2579/ZN (OAI21HDV0)                          0.00      0.06       0.33 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_28_/D (DRNQHDV0)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_28_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV2)
                                                0.00      0.14       0.14 f
  U3594/ZN (NAND2HDV4)                          0.01      0.04       0.19 r
  U3595/ZN (OAI21HDV4)                          0.01      0.08       0.27 f
  U2578/ZN (OAI21HDV0)                          0.00      0.06       0.33 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_26_/D (DRNQHDV0)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV2)
                                                0.00      0.14       0.14 f
  U3594/ZN (NAND2HDV4)                          0.01      0.04       0.19 r
  U3595/ZN (OAI21HDV4)                          0.01      0.08       0.27 f
  U2577/ZN (OAI21HDV0)                          0.00      0.06       0.33 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_25_/D (DRNQHDV0)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV2)
                                                0.00      0.14       0.14 f
  U3594/ZN (NAND2HDV4)                          0.01      0.04       0.19 r
  U3595/ZN (OAI21HDV4)                          0.01      0.08       0.27 f
  U2582/ZN (OAI21HDV0)                          0.00      0.06       0.33 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_24_/D (DRNQHDV0)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV2)
                                                0.00      0.14       0.14 f
  U2475/ZN (NOR2HDV0)                           0.00      0.06       0.20 r
  U2355/ZN (INAND3HDV2)                         0.00      0.05       0.26 r
  U1882/ZN (CLKNAND2HDV1)                       0.00      0.03       0.29 f
  U2008/ZN (IOA22HDV2)                          0.00      0.04       0.33 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_23_/D (DRNQHDV2)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_23_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/Q (DRNQHDV2)
                                                0.01      0.15       0.15 f
  U2556/ZN (NOR2HDV0)                           0.00      0.06       0.21 r
  U2356/ZN (INAND3HDV2)                         0.00      0.05       0.26 r
  U1900/ZN (CLKNAND2HDV1)                       0.00      0.03       0.29 f
  U2058/ZN (IOA22HDV2)                          0.00      0.04       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.30


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/Q (DRNQHDV2)
                                                0.01      0.15       0.15 r
  U3592/ZN (NAND2HDV2)                          0.00      0.06       0.21 f
  U3593/ZN (OAI21HDV4)                          0.01      0.05       0.26 r
  U2572/ZN (XNOR2HDV0)                          0.00      0.09       0.35 f
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/D (DRNQHDV2)
                                                          0.00       0.35 f
  data arrival time                                                  0.35

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/Q (DRNQHDV1)
                                                0.00      0.16       0.16 r
  U2573/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2380/ZN (XNOR2HDV1)                          0.00      0.07       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_30_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/Q (DRNQHDV2)
                                                0.00      0.14       0.14 r
  U2451/ZN (INHDV1)                             0.00      0.03       0.17 f
  U1907/ZN (NAND2HDV2)                          0.00      0.04       0.21 r
  U1780/ZN (CLKNAND2HDV1)                       0.00      0.05       0.26 f
  U2082/ZN (XNOR2HDV1)                          0.00      0.08       0.34 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_30_/D (DRNQHDV0)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_30_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/Q (DRNQHDV4)
                                                0.01      0.16       0.16 r
  U2560/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2549/ZN (XNOR2HDV2)                          0.00      0.07       0.33 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_27_/D (DRNQHDV0)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/Q (DRNQHDV4)
                                                0.01      0.16       0.16 r
  U2559/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2546/ZN (XNOR2HDV2)                          0.00      0.07       0.33 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_26_/D (DRNQHDV0)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/Q (DRNQHDV4)
                                                0.01      0.16       0.16 r
  U2561/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2545/ZN (XNOR2HDV2)                          0.00      0.07       0.33 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_25_/D (DRNQHDV0)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/Q (DRNQHDV4)
                                                0.01      0.16       0.16 r
  U2562/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2552/ZN (XNOR2HDV2)                          0.00      0.07       0.33 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_24_/D (DRNQHDV0)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/Q (DRNQHDV4)
                                                0.01      0.16       0.16 r
  U2563/ZN (XNOR2HDV2)                          0.00      0.11       0.27 f
  U2551/ZN (XNOR2HDV2)                          0.00      0.07       0.33 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/Q (DRNQHDV1)
                                                0.01      0.16       0.16 f
  U3586/ZN (NAND2HDV2)                          0.00      0.05       0.21 r
  U3587/ZN (OAI21HDV4)                          0.01      0.06       0.27 f
  U2566/ZN (OAI21HDV0)                          0.00      0.05       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/D (DRNQHDV4)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2470/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3435/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2395/ZN (NAND2HDV1)                          0.00      0.04       0.28 f
  U2114/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_6_/D (DRNQHDV2)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/Q (DRNQHDV1)
                                                0.01      0.16       0.16 f
  U3586/ZN (NAND2HDV2)                          0.00      0.05       0.21 r
  U3587/ZN (OAI21HDV4)                          0.01      0.06       0.27 f
  U2564/ZN (OAI21HDV0)                          0.00      0.05       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_22_/D (DRNQHDV2)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_22_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/Q (DRNQHDV1)
                                                0.01      0.16       0.16 f
  U3586/ZN (NAND2HDV2)                          0.00      0.05       0.21 r
  U3587/ZN (OAI21HDV4)                          0.01      0.06       0.27 f
  U2565/ZN (OAI21HDV0)                          0.00      0.05       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_/D (DRNQHDV2)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/Q (DRNQHDV2)
                                                0.01      0.15       0.15 f
  U3592/ZN (NAND2HDV2)                          0.00      0.05       0.20 r
  U3593/ZN (OAI21HDV4)                          0.01      0.06       0.25 f
  U2175/ZN (XNOR2HDV1)                          0.00      0.08       0.33 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/Q (DRNQHDV2)
                                                0.01      0.15       0.15 f
  U3592/ZN (NAND2HDV2)                          0.00      0.05       0.20 r
  U3593/ZN (OAI21HDV4)                          0.01      0.06       0.25 f
  U2340/ZN (XNOR2HDV1)                          0.00      0.08       0.33 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.33 r
  data arrival time                                                  0.33

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_18_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2525/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3465/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U1935/ZN (NAND2HDV1)                          0.00      0.04       0.28 f
  U2127/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_18_/D (DRNQHDV2)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_18_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2532/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3429/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U1713/ZN (NAND2HDV1)                          0.00      0.04       0.28 f
  U2005/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_4_/D (DRNQHDV2)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_4_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_22_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_22_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2477/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3477/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2319/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2034/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_22_/D (DRNQHDV2)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_22_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2473/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3499/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2305/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2076/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_21_/D (DRNQHDV2)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_21_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_20_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_20_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2472/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3487/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2341/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2074/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_20_/D (DRNQHDV2)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_20_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2499/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3427/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2273/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2078/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_7_/D (DRNQHDV2)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2524/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3514/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2268/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2104/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_17_/D (DRNQHDV2)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_17_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2523/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3479/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2229/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2132/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_15_/D (DRNQHDV2)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2527/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3504/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2271/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2140/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_13_/D (DRNQHDV2)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_13_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2521/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3485/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2164/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2024/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_12_/D (DRNQHDV2)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2526/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3433/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2216/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2061/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_11_/D (DRNQHDV2)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_11_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2483/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3508/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2317/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2040/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_10_/D (DRNQHDV2)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_10_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2528/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3516/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2306/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2139/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_8_/D (DRNQHDV2)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_8_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2540/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3500/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2293/ZN (CLKNAND2HDV1)                       0.00      0.03       0.27 f
  U1993/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_9_/D (DRNQHDV2)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_9_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2522/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3443/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2252/ZN (CLKNAND2HDV1)                       0.00      0.03       0.27 f
  U2101/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_16_/D (DRNQHDV2)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2471/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3418/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2206/ZN (CLKNAND2HDV1)                       0.00      0.03       0.27 f
  U2099/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_5_/D (DRNQHDV2)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2536/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3414/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2292/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2100/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2533/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3412/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2309/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2122/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_25_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_25_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2516/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3372/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2242/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2042/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_25_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_26_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_26_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2517/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3383/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2269/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2070/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_26_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2518/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3330/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2159/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2051/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_27_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_28_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_28_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_28_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2520/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3319/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2333/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2003/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_28_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_28_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2503/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3324/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2202/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2018/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2491/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3381/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2176/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2068/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2490/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3368/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2227/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2028/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2493/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3356/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2238/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U1991/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2508/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3344/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2262/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2142/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2502/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3342/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2173/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2084/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2497/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3320/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2330/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2087/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2509/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3246/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2328/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2043/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2501/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3410/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2310/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2020/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2505/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3408/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2350/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2044/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2500/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3312/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2289/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2053/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2506/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3308/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2321/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2064/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2498/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3302/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2300/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2060/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2513/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3297/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2332/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2038/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2512/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3295/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2198/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2026/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2484/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3293/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2163/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U1985/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2486/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3288/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2250/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2000/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2531/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3274/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2337/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U1995/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2530/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3300/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2219/ZN (CLKNAND2HDV1)                       0.00      0.03       0.28 f
  U2094/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2535/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3267/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2201/ZN (CLKNAND2HDV1)                       0.00      0.03       0.27 f
  U2014/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2539/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3377/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2192/ZN (CLKNAND2HDV1)                       0.00      0.03       0.27 f
  U2126/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2537/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3291/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2288/ZN (CLKNAND2HDV1)                       0.00      0.03       0.27 f
  U2001/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2534/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3272/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2165/ZN (CLKNAND2HDV1)                       0.00      0.03       0.27 f
  U2091/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2515/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3257/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2191/ZN (CLKNAND2HDV1)                       0.00      0.03       0.27 f
  U2002/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2504/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3254/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2226/ZN (CLKNAND2HDV1)                       0.00      0.03       0.27 f
  U2138/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 f
  U2514/ZN (NOR2HDV2)                           0.00      0.05       0.19 r
  U3277/ZN (INAND3HDV2)                         0.00      0.05       0.24 r
  U2254/ZN (CLKNAND2HDV1)                       0.00      0.03       0.27 f
  U2141/ZN (IOA22HDV2)                          0.00      0.04       0.32 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.32 r
  data arrival time                                                  0.32

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/Q (DRNQHDV1)
                                                0.01      0.16       0.16 r
  U2543/ZN (NOR2HDV0)                           0.00      0.04       0.20 f
  U2364/ZN (INAND3HDV2)                         0.00      0.07       0.27 f
  U2180/ZN (CLKNAND2HDV1)                       0.00      0.04       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_20_/D (DRNQHDV2)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_20_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_19_/Q (DRNQHDV1)
                                                0.01      0.16       0.16 r
  U2544/ZN (NOR2HDV0)                           0.00      0.04       0.20 f
  U2361/ZN (INAND3HDV2)                         0.00      0.07       0.27 f
  U2174/ZN (CLKNAND2HDV1)                       0.00      0.04       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_19_/D (DRNQHDV2)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_19_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/Q (DRNQHDV2)
                                                0.01      0.15       0.15 f
  U3592/ZN (NAND2HDV2)                          0.00      0.05       0.20 r
  U3593/ZN (OAI21HDV4)                          0.01      0.06       0.25 f
  U2558/ZN (OAI21HDV0)                          0.00      0.05       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_23_/D (DRNQHDV2)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_23_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_13_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_13_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2431/ZN (NOR2HDV2)                           0.00      0.05       0.18 r
  U3451/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2108/ZN (NAND2HDV1)                          0.00      0.04       0.26 f
  U2079/ZN (IOA22HDV2)                          0.00      0.04       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_14_/D (DRNQHDV2)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_3_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2194/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3431/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U1698/ZN (NAND2HDV1)                          0.00      0.04       0.26 f
  U2033/ZN (IOA22HDV2)                          0.00      0.04       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_11_/D (DRNQHDV2)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_11_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_9_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_9_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2217/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3469/ZN (INAND3HDV2)                         0.00      0.05       0.22 r
  U2297/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U1712/ZN (IOA22HDV0)                          0.00      0.05       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_17_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_17_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/Q (DRNQHDV2)
                                                0.01      0.15       0.15 f
  U3592/ZN (NAND2HDV2)                          0.00      0.05       0.20 r
  U3593/ZN (OAI21HDV4)                          0.01      0.06       0.25 f
  U2554/ZN (OAI21HDV0)                          0.00      0.05       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/Q (DRNQHDV2)
                                                0.01      0.15       0.15 f
  U3592/ZN (NAND2HDV2)                          0.00      0.05       0.20 r
  U3593/ZN (OAI21HDV4)                          0.01      0.06       0.25 f
  U2555/ZN (OAI21HDV0)                          0.00      0.05       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_29_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/Q (DRNQHDV2)
                                                0.00      0.14       0.14 r
  U1799/ZN (XNOR2HDV1)                          0.00      0.10       0.24 f
  U2360/ZN (XNOR2HDV1)                          0.00      0.07       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_29_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_3_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2411/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3404/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2284/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2153/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_21_/D (DRNQHDV4)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_21_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_4_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_4_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2412/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3400/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2237/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2085/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_22_/D (DRNQHDV4)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_22_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_2_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2414/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3512/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2286/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2041/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_20_/D (DRNQHDV4)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_20_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_1_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2407/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3402/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2267/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2054/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_19_/D (DRNQHDV4)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_19_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_0_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2406/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3398/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2222/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2119/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_18_/D (DRNQHDV4)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_18_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_5_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2409/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3424/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2243/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U1990/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_23_/D (DRNQHDV4)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_23_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_6_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2410/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3439/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2169/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U3188/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_24_/D (DRNQHDV4)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_24_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_8_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_8_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2405/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3455/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2281/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2035/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_26_/D (DRNQHDV4)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_26_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_18_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_18_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2417/ZN (NOR2HDV2)                           0.00      0.05       0.18 r
  U3489/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2352/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2066/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_19_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_19_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_17_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_17_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2416/ZN (NOR2HDV2)                           0.00      0.05       0.18 r
  U3467/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2154/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2148/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_18_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_18_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_16_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2415/ZN (NOR2HDV2)                           0.00      0.05       0.18 r
  U3461/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2279/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2111/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_17_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_17_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_15_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2434/ZN (NOR2HDV2)                           0.00      0.05       0.18 r
  U3445/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2261/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2086/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_16_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_14_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2433/ZN (NOR2HDV2)                           0.00      0.05       0.18 r
  U3481/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2230/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2120/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_15_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_12_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2432/ZN (NOR2HDV2)                           0.00      0.05       0.18 r
  U3483/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2264/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2125/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_13_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_13_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_11_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_11_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2428/ZN (NOR2HDV2)                           0.00      0.05       0.18 r
  U3441/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2155/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U1987/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_12_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_10_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_10_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2427/ZN (NOR2HDV2)                           0.00      0.05       0.18 r
  U3420/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2207/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2057/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_11_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_11_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_9_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_9_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2426/ZN (NOR2HDV2)                           0.00      0.05       0.18 r
  U3502/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2294/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2059/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_10_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_10_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_8_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_8_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2425/ZN (NOR2HDV2)                           0.00      0.05       0.18 r
  U3506/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2326/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2012/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_9_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_9_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_7_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2423/ZN (NOR2HDV2)                           0.00      0.05       0.18 r
  U3457/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2346/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2150/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_8_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_8_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_10_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_10_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2400/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3422/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2308/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U1992/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_28_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_28_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_29_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_11_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_11_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2402/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3426/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2314/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2131/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_29_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_29_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_30_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_12_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2404/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3437/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2178/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2093/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_30_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_30_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_7_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2403/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3406/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2166/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2112/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_25_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_25_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_32_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_14_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2398/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3394/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2224/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2023/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_32_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_32_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_9_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_9_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2396/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3463/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2193/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2037/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_27_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_27_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_31_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_13_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_13_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2397/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3510/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2256/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2016/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_31_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_31_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_6_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2421/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3495/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2162/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2092/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_7_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_12_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2496/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3416/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2241/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2088/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_14_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_8_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_8_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2195/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3497/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2282/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2107/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_16_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_4_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_4_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2189/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3491/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2280/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2129/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_12_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_6_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2235/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3449/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2171/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2096/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_14_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_2_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2185/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3447/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2347/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2075/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_5_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2214/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3473/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2251/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2098/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_13_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_13_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_0_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2182/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3459/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2318/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2010/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_8_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_8_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_7_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2200/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3475/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2244/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2137/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_15_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_1_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2188/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3493/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2336/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2029/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_9_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_9_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_6_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2418/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3471/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2190/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2105/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_7_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_5_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2420/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3453/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2170/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2143/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_6_/D (DRNQHDV2)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: multa_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_11_/CK (DRNQHDV4)                             0.00       0.00 r
  multa_reg_11_/Q (DRNQHDV4)                    0.02      0.18       0.18 r
  U3782/ZN (CLKNHDV10)                          0.01      0.03       0.21 f
  U1665/Z (BUFHDV2)                             0.00      0.05       0.26 f
  U2272/ZN (NOR2HDV0)                           0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.15       0.15 r
  U3228/Z (BUFHDV4)                             0.00      0.05       0.20 r
  U1695/ZN (INHDV6)                             0.01      0.03       0.22 f
  U1697/ZN (INHDV6)                             0.01      0.03       0.25 r
  U3232/Z (AND2HDV0)                            0.00      0.06       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.27


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/Q (DRNQHDV1)
                                                0.00      0.16       0.16 r
  U2576/ZN (NOR2HDV1)                           0.00      0.04       0.20 f
  U2371/ZN (INAND3HDV2)                         0.00      0.07       0.27 f
  U1897/ZN (CLKNAND2HDV1)                       0.00      0.04       0.31 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.31 r
  data arrival time                                                  0.31

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_26_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_34_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_26_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_26_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2394/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U2793/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2794/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2046/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_34_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_34_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_33_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_15_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2391/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3396/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2290/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U1999/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_33_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_33_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_34_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_16_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2393/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3395/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2177/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2062/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_34_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_34_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_6_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2203/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3276/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2249/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2121/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_7_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2208/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3279/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2223/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2080/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_2_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2212/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3287/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2255/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2144/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_7_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2435/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3340/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2335/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2006/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_8_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_8_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_8_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2437/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3334/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2344/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2025/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_9_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_9_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2438/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3354/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2313/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2072/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_10_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_10_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2439/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3374/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2196/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2050/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_11_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_11_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2441/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3391/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2156/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U1994/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_12_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2442/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3316/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2259/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2116/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_13_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_13_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2443/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3285/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2225/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2083/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_14_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2444/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3265/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2239/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2134/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_3_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2236/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3244/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2247/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2110/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_15_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2445/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3256/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2258/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2077/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_10_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_10_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2265/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3259/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2209/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2039/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_16_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2446/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3261/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2312/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2067/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_11_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_11_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2266/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3250/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2323/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2031/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_11_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_17_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_17_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2448/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3281/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2302/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2022/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_10_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_10_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2287/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3269/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2301/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2015/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_12_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2295/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3290/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2334/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2152/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_12_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_18_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_18_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2450/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3310/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2304/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2117/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_11_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_11_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2320/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3314/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2299/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2106/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_13_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_13_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2331/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3328/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2339/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2097/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_20_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_20_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_20_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2456/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3379/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2213/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2109/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_12_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2338/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3387/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2204/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2130/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_14_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2342/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3364/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2183/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2151/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_21_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_21_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2457/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3358/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2161/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2128/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_13_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_13_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2345/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3348/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2158/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2113/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_15_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2351/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3252/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2285/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2095/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_15_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_22_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_22_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_22_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2461/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3336/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2278/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2102/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_14_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2353/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3338/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2274/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2118/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_16_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2357/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3346/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2260/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U1996/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_16_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_23_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_23_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2462/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3350/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2253/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U1986/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_15_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2359/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3352/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2248/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2013/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_17_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_17_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2363/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3360/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2231/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U1989/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_24_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_24_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_24_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2463/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3362/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2228/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2007/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_24_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_16_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2365/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3366/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2221/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2017/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_24_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_18_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_18_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2366/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3370/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2232/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2032/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_17_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_17_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2370/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3376/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2246/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2048/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_25_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_19_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_19_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2465/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3389/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2263/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2069/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_18_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_18_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2379/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3393/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2277/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2073/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_26_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_20_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_20_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_20_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2467/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3332/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2168/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2056/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_19_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_19_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2381/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3326/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2184/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2045/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_27_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2468/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3322/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2210/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2011/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_20_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_20_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_20_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2382/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3318/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2325/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2004/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_28_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_28_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_22_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_22_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_22_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2469/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3306/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2343/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2123/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_22_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_29_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_21_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_21_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2385/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3299/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2291/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2124/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_29_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_22_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_30_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_22_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_22_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2386/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3283/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2186/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2081/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_30_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_30_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_24_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_32_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_24_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_24_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2388/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3271/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2245/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2147/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_32_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_32_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_25_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_33_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_25_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_25_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2389/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3263/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2296/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2135/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_33_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_33_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_31_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_23_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_23_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2390/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3248/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2234/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2021/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_31_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_31_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_12_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2488/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3385/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2257/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2065/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_12_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2507/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U3304/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2307/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U2055/ZN (IOA22HDV2)                          0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_14_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: multb_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_15_/CK (DRNQHDV4)                             0.00       0.00 r
  multb_reg_15_/Q (DRNQHDV4)                    0.01      0.15       0.15 r
  U2538/ZN (XNOR2HDV4)                          0.00      0.12       0.26 f
  U2220/ZN (NOR2HDV0)                           0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp9_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: multb_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_3_/CK (DRNQHDV4)                              0.00       0.00 r
  multb_reg_3_/Q (DRNQHDV4)                     0.01      0.15       0.15 r
  U2492/ZN (XNOR2HDV4)                          0.00      0.11       0.26 f
  U2181/ZN (NOR2HDV0)                           0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp3_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_1_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_1_/Q (DRNQHDV4)
                                                0.00      0.13       0.13 r
  U2591/ZN (CLKNAND2HDV4)                       0.00      0.03       0.16 f
  U2677/Z (BUFHDV2)                             0.00      0.05       0.21 f
  U2592/Z (XOR2HDV2)                            0.00      0.09       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/Q (DRNQHDV2)
                                                0.01      0.15       0.15 r
  U2556/ZN (NOR2HDV0)                           0.00      0.04       0.19 f
  U2356/ZN (INAND3HDV2)                         0.00      0.07       0.26 f
  U1900/ZN (CLKNAND2HDV1)                       0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_19_/Q (DRNQHDV2)
                                                0.01      0.15       0.15 r
  U2548/ZN (NOR2HDV0)                           0.00      0.04       0.19 f
  U2362/ZN (INAND3HDV2)                         0.00      0.07       0.26 f
  U1895/ZN (CLKNAND2HDV1)                       0.00      0.04       0.30 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_19_/D (DRNQHDV0)
                                                          0.00       0.30 r
  data arrival time                                                  0.30

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_23_/Q (DRNQHDV2)
                                                0.00      0.15       0.15 r
  U2475/ZN (NOR2HDV0)                           0.00      0.04       0.19 f
  U2355/ZN (INAND3HDV2)                         0.00      0.07       0.26 f
  U1882/ZN (CLKNAND2HDV1)                       0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_23_/D (DRNQHDV2)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_23_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: multa_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_6_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_6_/Q (DRNQHDV4)                     0.01      0.15       0.15 r
  U2848/Z (BUFHDV4)                             0.01      0.07       0.22 r
  U3732/ZN (INHDV8)                             0.01      0.03       0.25 f
  U2187/ZN (NOR2HDV0)                           0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_6_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: multb_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_13_/CK (DRNQHDV4)                             0.00       0.00 r
  multb_reg_13_/Q (DRNQHDV4)                    0.00      0.14       0.14 r
  U2419/ZN (XNOR2HDV4)                          0.01      0.11       0.25 f
  U2240/ZN (NOR2HDV0)                           0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_0_/D (DRNQHDV2)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.26


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_8_/CK (DRNHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_8_/Q (DRNHDV1)
                                                0.00      0.16       0.16 r
  U2528/ZN (NOR2HDV2)                           0.00      0.03       0.19 f
  U3516/ZN (INAND3HDV2)                         0.00      0.07       0.25 f
  U2306/ZN (CLKNAND2HDV1)                       0.00      0.04       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_8_/D (DRNQHDV2)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_8_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: multb_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_7_/CK (DRNQHDV4)                              0.00       0.00 r
  multb_reg_7_/Q (DRNQHDV4)                     0.00      0.14       0.14 r
  U2696/ZN (XNOR2HDV4)                          0.00      0.11       0.24 f
  U1693/ZN (NOR2HDV0)                           0.00      0.04       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_0_/D (DRNQHDV2)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.25


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_7_/CK (DRNHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_7_/Q (DRNHDV2)
                                                0.00      0.15       0.15 r
  U2537/ZN (NOR2HDV2)                           0.00      0.03       0.18 f
  U3291/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2288/ZN (CLKNAND2HDV1)                       0.00      0.04       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_9_/D (DRNQHDV2)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_9_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_7_/CK (DRNHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_7_/Q (DRNHDV2)
                                                0.00      0.15       0.15 r
  U2540/ZN (NOR2HDV2)                           0.00      0.03       0.18 f
  U3500/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2293/ZN (CLKNAND2HDV1)                       0.00      0.04       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_9_/D (DRNQHDV2)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_9_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_7_/CK (DRNHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_7_/Q (DRNHDV2)
                                                0.00      0.15       0.15 r
  U2539/ZN (NOR2HDV2)                           0.00      0.03       0.18 f
  U3377/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2192/ZN (CLKNAND2HDV1)                       0.00      0.04       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_9_/D (DRNQHDV2)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_9_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_22_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_22_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_22_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U2063/ZN (XNOR2HDV2)                          0.00      0.09       0.22 f
  U1912/ZN (XNOR2HDV0)                          0.00      0.07       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_28_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_28_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_7_/CK (DRNHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_7_/Q (DRNHDV2)
                                                0.00      0.15       0.15 r
  U2530/ZN (NOR2HDV2)                           0.00      0.03       0.18 f
  U3300/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2219/ZN (CLKNAND2HDV1)                       0.00      0.04       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_7_/D (DRNQHDV2)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_7_/CK (DRNHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_7_/Q (DRNHDV2)
                                                0.00      0.15       0.15 r
  U2531/ZN (NOR2HDV2)                           0.00      0.03       0.18 f
  U3274/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2337/ZN (CLKNAND2HDV1)                       0.00      0.04       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_7_/D (DRNQHDV2)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: multa_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_13_/CK (DRNQHDV4)                             0.00       0.00 r
  multa_reg_13_/Q (DRNQHDV4)                    0.01      0.16       0.16 r
  U1737/ZN (INHDV2)                             0.01      0.07       0.23 f
  U2373/ZN (NOR2HDV0)                           0.00      0.05       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_13_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/Q (DRNQHDV1)
                                                0.00      0.16       0.16 r
  U2568/ZN (INHDV2)                             0.00      0.03       0.19 f
  U2358/ZN (NAND2HDV2)                          0.00      0.03       0.22 r
  U2157/ZN (CLKNAND2HDV0)                       0.00      0.03       0.26 f
  U3241/ZN (NAND2HDV0)                          0.00      0.02       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_22_/D (DRNQHDV2)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_22_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_34_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_35_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_34_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_34_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U1981/ZN (XNOR2HDV2)                          0.00      0.09       0.22 f
  U1979/ZN (XNOR2HDV2)                          0.00      0.07       0.29 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_35_/D (DRNQHDV0)
                                                          0.00       0.29 r
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_35_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_34_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_35_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_34_/CK (DSNHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_34_/QN (DSNHDV2)
                                                0.00      0.12       0.12 r
  U1975/ZN (XNOR2HDV2)                          0.00      0.10       0.22 f
  U1910/ZN (XNOR2HDV1)                          0.00      0.07       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_35_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_35_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: multa_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_4_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_4_/Q (DRNQHDV4)                     0.00      0.14       0.14 r
  U1684/Z (BUFHDV8)                             0.01      0.05       0.20 r
  U1680/ZN (INHDV4)                             0.01      0.04       0.24 f
  U2205/ZN (NOR2HDV0)                           0.00      0.04       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: multa_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_10_/CK (DRNQHDV4)                             0.00       0.00 r
  multa_reg_10_/Q (DRNQHDV4)                    0.01      0.15       0.15 r
  U2923/Z (BUFHDV20)                            0.01      0.05       0.21 r
  U1653/ZN (CLKNHDV2)                           0.00      0.03       0.24 f
  U2283/ZN (NOR2HDV0)                           0.00      0.04       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_10_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2486/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3288/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2250/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_8_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_8_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2484/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3293/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2163/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_10_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_10_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2512/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3295/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2198/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_11_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_11_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2513/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3297/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2332/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_12_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2498/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3302/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2300/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_13_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_13_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2506/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3308/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2321/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_15_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2500/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3312/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2289/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_16_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2505/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3408/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2350/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_17_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_17_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2501/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3410/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2310/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_18_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_18_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2499/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3427/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2273/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_7_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2483/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3508/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2317/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_10_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_10_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2526/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3433/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2216/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_11_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_11_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2521/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3485/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2164/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_12_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2527/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3504/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2271/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_13_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_13_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2523/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3479/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2229/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_15_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2524/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3514/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2268/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_17_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_17_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_22_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_22_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2477/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3477/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2319/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_22_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_22_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_21_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2473/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3499/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2305/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_21_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_21_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_20_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_20_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2472/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3487/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2341/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_20_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_20_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2509/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3246/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2328/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_6_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2497/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3320/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2330/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_8_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_8_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2502/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3342/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2173/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_10_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_10_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2508/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3344/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2262/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_11_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_11_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2493/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3356/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2238/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_12_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2490/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3368/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2227/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_13_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_13_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_25_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_25_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2516/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3372/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2242/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_25_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_25_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_26_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_26_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2517/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3383/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2269/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_26_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_26_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2491/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3381/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2176/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_15_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_27_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2518/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3330/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2159/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_27_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_27_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2503/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3324/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2202/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_16_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_28_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_28_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_28_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2520/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3319/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2333/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_28_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_28_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/Q (DRNQHDV1)
                                                0.00      0.16       0.16 r
  U2568/ZN (INHDV2)                             0.00      0.03       0.19 f
  U2358/ZN (NAND2HDV2)                          0.00      0.03       0.22 r
  U3154/ZN (CLKNAND2HDV0)                       0.00      0.03       0.26 f
  U3240/ZN (NAND2HDV0)                          0.00      0.02       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_21_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_30_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/Q (DRNQHDV2)
                                                0.00      0.14       0.14 f
  U2451/ZN (INHDV1)                             0.00      0.03       0.17 r
  U1907/ZN (NAND2HDV2)                          0.00      0.06       0.22 f
  U2211/ZN (CLKNAND2HDV0)                       0.00      0.04       0.26 r
  U3235/ZN (NAND2HDV0)                          0.00      0.03       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_30_/D (DRNQHDV2)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_30_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_31_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/Q (DRNQHDV2)
                                                0.00      0.14       0.14 f
  U2451/ZN (INHDV1)                             0.00      0.03       0.17 r
  U1907/ZN (NAND2HDV2)                          0.00      0.06       0.22 f
  U2233/ZN (CLKNAND2HDV0)                       0.00      0.04       0.26 r
  U3237/ZN (NAND2HDV0)                          0.00      0.03       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_31_/D (DRNQHDV2)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_31_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_32_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/Q (DRNQHDV2)
                                                0.00      0.14       0.14 f
  U2451/ZN (INHDV1)                             0.00      0.03       0.17 r
  U1907/ZN (NAND2HDV2)                          0.00      0.06       0.22 f
  U2349/ZN (CLKNAND2HDV0)                       0.00      0.04       0.26 r
  U3236/ZN (NAND2HDV0)                          0.00      0.03       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_32_/D (DRNQHDV2)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_32_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_33_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/Q (DRNQHDV2)
                                                0.00      0.14       0.14 f
  U2451/ZN (INHDV1)                             0.00      0.03       0.17 r
  U1907/ZN (NAND2HDV2)                          0.00      0.06       0.22 f
  U2199/ZN (CLKNAND2HDV0)                       0.00      0.04       0.26 r
  U3238/ZN (NAND2HDV0)                          0.00      0.03       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_33_/D (DRNQHDV2)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_33_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_34_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_29_/Q (DRNQHDV2)
                                                0.00      0.14       0.14 f
  U2451/ZN (INHDV1)                             0.00      0.03       0.17 r
  U1907/ZN (NAND2HDV2)                          0.00      0.06       0.22 f
  U2275/ZN (CLKNAND2HDV0)                       0.00      0.04       0.26 r
  U3239/ZN (NAND2HDV0)                          0.00      0.03       0.29 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_34_/D (DRNQHDV2)
                                                          0.00       0.29 f
  data arrival time                                                  0.29

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_34_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: multb_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_10_/CK (DRNQHDV2)                             0.00       0.00 r
  multb_reg_10_/Q (DRNQHDV2)                    0.00      0.13       0.13 r
  U1932/ZN (XNOR2HDV4)                          0.00      0.11       0.24 f
  U2276/ZN (NOR2HDV0)                           0.00      0.04       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp6_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: multb_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_2_/CK (DRNQHDV2)                              0.00       0.00 r
  multb_reg_2_/Q (DRNQHDV2)                     0.00      0.13       0.13 r
  U3608/ZN (XNOR2HDV4)                          0.00      0.11       0.23 f
  U1694/ZN (NOR2HDV0)                           0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_0_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2514/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3277/ZN (INAND3HDV2)                         0.00      0.07       0.23 f
  U2254/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_6_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2471/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3418/ZN (INAND3HDV2)                         0.00      0.07       0.23 f
  U2206/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_5_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2522/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3443/ZN (INAND3HDV2)                         0.00      0.07       0.23 f
  U2252/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_16_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2504/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3254/ZN (INAND3HDV2)                         0.00      0.07       0.23 f
  U2226/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_4_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_4_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2515/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3257/ZN (INAND3HDV2)                         0.00      0.07       0.23 f
  U2191/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_5_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2534/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3272/ZN (INAND3HDV2)                         0.00      0.07       0.23 f
  U2165/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_5_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.24


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2470/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3435/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2395/ZN (NAND2HDV1)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_6_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2533/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3412/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2309/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_17_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2536/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3414/ZN (INAND3HDV2)                         0.00      0.07       0.24 f
  U2292/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_18_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: multa_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_7_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_7_/Q (DRNQHDV4)                     0.01      0.15       0.15 r
  U2849/Z (BUFHDV12)                            0.01      0.06       0.21 r
  U1784/ZN (INHDV1)                             0.00      0.02       0.23 f
  U2179/ZN (NOR2HDV0)                           0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_7_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_18_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2525/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3465/ZN (INAND3HDV2)                         0.00      0.07       0.23 f
  U1935/ZN (NAND2HDV1)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_18_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_18_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2532/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3429/ZN (INAND3HDV2)                         0.00      0.07       0.23 f
  U1713/ZN (NAND2HDV1)                          0.00      0.03       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_4_/D (DRNQHDV2)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_4_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_26_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_34_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_26_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_26_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2394/ZN (NOR2HDV2)                           0.00      0.05       0.17 r
  U2793/ZN (INAND3HDV2)                         0.00      0.05       0.23 r
  U2794/ZN (CLKNAND2HDV1)                       0.00      0.03       0.26 f
  U3161/ZN (CLKNHDV0)                           0.00      0.02       0.28 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_34_/D (DSNHDV2)
                                                          0.00       0.28 r
  data arrival time                                                  0.28

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_34_/CK (DSNHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.14       0.14 r
  U2535/ZN (NOR2HDV2)                           0.00      0.03       0.17 f
  U3267/ZN (INAND3HDV2)                         0.00      0.07       0.23 f
  U2201/ZN (CLKNAND2HDV1)                       0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNQHDV4)                             0.00       0.00 r
  multb_reg_17_/Q (DRNQHDV4)                    0.00      0.14       0.14 r
  U1800/ZN (CLKNAND2HDV4)                       0.01      0.07       0.21 f
  U2369/ZN (NOR2HDV0)                           0.00      0.05       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_8_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_8_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNQHDV4)                             0.00       0.00 r
  multb_reg_17_/Q (DRNQHDV4)                    0.00      0.14       0.14 r
  U1800/ZN (CLKNAND2HDV4)                       0.01      0.07       0.21 f
  U2374/ZN (NOR2HDV0)                           0.00      0.05       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_12_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNQHDV4)                             0.00       0.00 r
  multb_reg_17_/Q (DRNQHDV4)                    0.00      0.14       0.14 r
  U1800/ZN (CLKNAND2HDV4)                       0.01      0.07       0.21 f
  U1957/ZN (NOR2HDV0)                           0.00      0.05       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_15_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: multa_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_9_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_9_/Q (DRNQHDV4)                     0.01      0.15       0.15 r
  U1936/Z (BUFHDV12)                            0.02      0.06       0.21 r
  U1919/ZN (INHDV4)                             0.00      0.02       0.23 f
  U2172/ZN (NOR2HDV0)                           0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_9_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNQHDV4)                             0.00       0.00 r
  multb_reg_17_/Q (DRNQHDV4)                    0.00      0.14       0.14 r
  U1800/ZN (CLKNAND2HDV4)                       0.01      0.07       0.21 f
  U2354/ZN (NOR2HDV0)                           0.00      0.05       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_1_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNQHDV4)                             0.00       0.00 r
  multb_reg_17_/Q (DRNQHDV4)                    0.00      0.14       0.14 r
  U1800/ZN (CLKNAND2HDV4)                       0.01      0.07       0.21 f
  U3162/ZN (NOR2HDV0)                           0.00      0.05       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_2_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNQHDV4)                             0.00       0.00 r
  multb_reg_17_/Q (DRNQHDV4)                    0.00      0.14       0.14 r
  U1800/ZN (CLKNAND2HDV4)                       0.01      0.07       0.21 f
  U2376/ZN (NOR2HDV0)                           0.00      0.05       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_3_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNQHDV4)                             0.00       0.00 r
  multb_reg_17_/Q (DRNQHDV4)                    0.00      0.14       0.14 r
  U1800/ZN (CLKNAND2HDV4)                       0.01      0.07       0.21 f
  U3567/ZN (NOR2HDV0)                           0.00      0.05       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_14_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNQHDV4)                             0.00       0.00 r
  multb_reg_17_/Q (DRNQHDV4)                    0.00      0.14       0.14 r
  U1800/ZN (CLKNAND2HDV4)                       0.01      0.07       0.21 f
  U1906/ZN (NOR2HDV0)                           0.00      0.05       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_16_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: multb_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_17_/CK (DRNQHDV4)                             0.00       0.00 r
  multb_reg_17_/Q (DRNQHDV4)                    0.00      0.14       0.14 r
  U1800/ZN (CLKNAND2HDV4)                       0.01      0.07       0.21 f
  U2675/ZN (NOR2HDV0)                           0.00      0.05       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_17_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_17_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: multb_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_12_/CK (DRNQHDV2)                             0.00       0.00 r
  multb_reg_12_/Q (DRNQHDV2)                    0.00      0.13       0.13 r
  U2601/ZN (XNOR2HDV2)                          0.00      0.10       0.23 f
  U2218/ZN (NOR2HDV0)                           0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: multb_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multb_reg_6_/CK (DRNQHDV2)                              0.00       0.00 r
  multb_reg_6_/Q (DRNQHDV2)                     0.00      0.13       0.13 r
  U2603/ZN (XNOR2HDV2)                          0.00      0.10       0.23 f
  U2316/ZN (NOR2HDV0)                           0.00      0.04       0.27 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.27 r
  data arrival time                                                  0.27

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: multa_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_5_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_5_/Q (DRNQHDV4)                     0.00      0.14       0.14 r
  U2466/Z (BUFHDV8)                             0.01      0.06       0.20 r
  U1913/ZN (INHDV0)                             0.00      0.02       0.23 f
  U2197/ZN (NOR2HDV0)                           0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: multa_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  multa_reg_0_/CK (DRNQHDV4)                              0.00       0.00 r
  multa_reg_0_/Q (DRNQHDV4)                     0.01      0.15       0.15 r
  U3228/Z (BUFHDV4)                             0.00      0.05       0.20 r
  U1695/ZN (INHDV6)                             0.01      0.03       0.22 f
  U2298/ZN (NOR2HDV0)                           0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.23


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_7_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2423/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3457/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2346/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_8_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_8_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_8_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_8_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2425/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3506/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2326/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_9_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_9_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_9_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_9_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2426/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3502/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2294/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_10_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_10_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_10_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_10_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2427/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3420/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2207/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_11_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_11_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_11_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_11_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2428/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3441/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2155/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_12_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_12_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2432/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3483/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2264/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_13_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_13_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_14_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2433/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3481/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2230/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_15_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_15_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2434/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3445/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2261/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_16_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_16_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2415/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3461/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2279/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_17_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_17_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_17_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_17_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2416/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3467/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2154/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_18_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_18_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_18_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_18_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2417/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3489/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2352/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_19_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_19_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_2_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2414/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3512/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2286/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_20_/D (DRNQHDV4)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_20_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_3_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2411/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3404/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2284/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_21_/D (DRNQHDV4)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_21_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_0_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2406/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3398/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2222/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_18_/D (DRNQHDV4)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_18_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_1_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2407/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3402/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2267/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_19_/D (DRNQHDV4)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_19_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_6_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2410/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3439/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2169/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_24_/D (DRNQHDV4)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_24_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_4_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_4_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2412/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3400/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2237/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_22_/D (DRNQHDV4)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_22_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_29_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_11_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_11_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2402/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3426/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2314/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_29_/D (DRNQHDV4)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_29_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_30_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_12_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2404/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3437/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2178/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_30_/D (DRNQHDV4)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_30_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_7_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2403/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3406/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2166/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_25_/D (DRNQHDV4)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_25_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_5_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2409/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3424/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2243/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_23_/D (DRNQHDV4)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_23_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_10_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_10_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2400/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3422/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2308/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_28_/D (DRNQHDV4)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_28_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_6_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2203/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3276/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2249/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_6_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_7_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2208/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3279/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2223/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_7_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_2_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2212/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3287/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2255/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_8_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_8_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_12_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2507/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3304/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2307/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_14_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_5_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2420/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3453/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2170/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_6_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_6_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2421/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3495/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2162/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_7_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_6_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2418/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3471/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2190/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_7_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_7_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2435/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3340/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2335/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_8_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_8_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_0_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2182/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3459/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2318/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_8_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_8_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_8_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_8_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2437/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3334/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2344/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_9_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_9_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_1_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2188/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3493/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2336/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_9_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_9_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_9_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_9_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2438/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3354/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2313/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_10_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_10_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_2_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2185/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3447/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2347/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_10_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_10_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_10_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_10_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2439/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3374/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2196/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_11_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_11_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_11_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_11_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2441/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3391/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2156/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_12_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_4_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_4_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2189/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3491/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2280/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_12_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_12_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2442/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3316/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2259/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_13_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_13_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_5_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2214/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3473/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2251/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_13_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_13_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_12_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2496/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3416/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2241/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_14_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_13_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_13_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2443/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3285/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2225/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_14_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_6_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2235/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3449/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2171/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_14_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_14_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2444/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3265/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2239/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_15_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_7_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2200/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3475/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2244/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_15_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_3_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2236/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3244/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2247/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_9_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_9_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_15_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2445/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3256/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2258/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_16_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_8_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_8_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2195/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3497/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2282/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_16_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_10_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_10_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2265/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3259/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2209/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_10_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_10_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_16_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2446/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3261/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2312/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_17_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_17_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_11_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_11_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2266/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3250/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2323/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_11_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_11_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_17_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_17_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2448/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3281/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2302/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_18_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_18_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_10_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_10_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2287/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3269/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2301/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_18_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_18_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_12_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2295/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3290/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2334/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_12_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_18_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_18_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2450/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3310/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2304/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_19_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_19_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_11_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_11_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2320/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3314/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2299/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_19_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_19_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_13_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_13_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2331/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3328/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2339/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_13_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_13_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_20_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_20_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_20_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2456/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3379/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2213/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_20_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_20_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_12_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2338/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3387/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2204/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_20_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_20_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_14_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2342/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3364/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2183/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_14_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_21_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_21_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2457/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3358/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2161/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_21_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_21_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_13_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_13_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2345/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3348/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2158/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_21_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_21_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_15_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2351/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3252/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2285/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_15_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_22_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_22_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_22_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2461/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3336/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2278/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_22_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_22_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_14_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2353/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3338/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2274/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_22_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_22_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_16_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2357/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3346/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2260/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_16_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_23_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_23_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2462/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3350/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2253/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_23_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_23_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_15_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2359/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3352/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2248/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_23_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_23_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_17_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_17_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2363/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3360/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2231/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_17_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_17_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_24_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_24_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_24_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2463/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3362/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2228/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_24_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_24_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_16_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2365/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3366/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2221/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_24_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_24_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_18_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_18_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2366/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3370/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2232/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_18_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_18_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_17_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_17_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2370/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3376/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2246/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_25_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_25_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_12_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2488/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3385/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2257/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_14_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_19_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_19_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2465/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3389/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2263/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_19_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_19_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_18_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_18_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2379/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3393/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2277/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_26_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_26_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_20_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_20_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_20_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2467/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3332/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2168/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_20_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_20_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_19_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_19_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2381/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3326/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2184/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_27_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_27_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_21_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2468/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3322/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2210/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_21_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_21_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_20_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_28_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_20_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_20_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2382/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3318/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2325/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_28_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_28_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_22_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_22_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_22_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2469/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3306/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2343/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_22_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_22_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_29_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_21_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_21_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2385/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3299/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2291/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_29_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_29_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_22_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_30_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_22_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_22_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2386/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3283/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2186/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_30_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_30_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_24_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_32_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_24_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_24_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2388/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3271/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2245/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_32_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_32_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_25_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_33_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_25_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_25_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2389/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3263/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2296/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_33_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_33_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_31_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_23_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_23_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2390/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3248/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2234/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_31_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_31_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_9_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_9_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2396/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3463/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2193/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_27_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_27_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_31_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_13_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_13_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2397/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3510/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2256/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_31_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_31_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_8_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_8_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2405/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3455/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2281/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_26_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_26_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/Q (DRNQHDV4)
                                                0.01      0.16       0.16 r
  U3233/ZN (INHDV2)                             0.00      0.05       0.21 f
  U1918/ZN (OAI21HDV2)                          0.00      0.05       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_26_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_26_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/Q (DRNQHDV4)
                                                0.01      0.16       0.16 r
  U3233/ZN (INHDV2)                             0.00      0.05       0.21 f
  U1909/ZN (OAI21HDV2)                          0.00      0.05       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_27_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_27_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_9_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_9_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2217/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3469/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2297/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_17_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_17_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_13_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_13_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2431/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3451/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2108/ZN (NAND2HDV1)                          0.00      0.03       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_14_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_3_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2194/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3431/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U1698/ZN (NAND2HDV1)                          0.00      0.03       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_11_/D (DRNQHDV2)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_11_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_33_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_15_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2391/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3396/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2290/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_33_/D (DRNQHDV0)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_33_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_34_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_16_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2393/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3395/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2177/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_34_/D (DRNQHDV0)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_34_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_32_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_14_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2398/ZN (NOR2HDV2)                           0.00      0.03       0.16 f
  U3394/ZN (INAND3HDV2)                         0.00      0.07       0.22 f
  U2224/ZN (CLKNAND2HDV1)                       0.00      0.04       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_32_/D (DRNQHDV0)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_32_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/Q (DRNQHDV4)
                                                0.01      0.16       0.16 r
  U3233/ZN (INHDV2)                             0.00      0.05       0.21 f
  U1916/ZN (OAI21HDV2)                          0.00      0.05       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_25_/D (DRNQHDV0)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/Q (DRNQHDV4)
                                                0.01      0.16       0.16 r
  U3233/ZN (INHDV2)                             0.00      0.05       0.21 f
  U1915/ZN (OAI21HDV2)                          0.00      0.05       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_24_/D (DRNQHDV0)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/CK (DRNQHDV4)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_23_/Q (DRNQHDV4)
                                                0.01      0.16       0.16 r
  U3233/ZN (INHDV2)                             0.00      0.05       0.21 f
  U1914/ZN (OAI21HDV2)                          0.00      0.05       0.26 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_23_/D (DRNQHDV0)
                                                          0.00       0.26 r
  data arrival time                                                  0.26

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.22


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_0_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U2591/ZN (CLKNAND2HDV4)                       0.00      0.02       0.16 r
  U2677/Z (BUFHDV2)                             0.00      0.05       0.20 r
  U1768/Z (CLKAND2HDV2)                         0.00      0.05       0.25 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_1_/D (DRNQHDV2)
                                                          0.00       0.25 r
  data arrival time                                                  0.25

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/CK (DRNQHDV1)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_19_/Q (DRNQHDV1)
                                                0.00      0.16       0.16 r
  U2568/ZN (INHDV2)                             0.00      0.03       0.19 f
  U2567/ZN (OAI21HDV0)                          0.00      0.05       0.24 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_20_/D (DRNQHDV0)
                                                          0.00       0.24 r
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.20


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_28_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_29_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_28_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_28_/Q (DRNQHDV0)
                                                0.00      0.15       0.15 f
  U2460/ZN (OAI21HDV0)                          0.00      0.05       0.20 r
  U2570/ZN (OAI21HDV0)                          0.00      0.04       0.24 f
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_29_/D (DRNQHDV2)
                                                          0.00       0.24 f
  data arrival time                                                  0.24

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_29_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.19


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_17_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_17_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1925/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_17_/D (DRNQHDV4)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_17_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_6_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1809/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_6_/D (DRNQHDV4)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_6_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_10_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1884/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_10_/D (DRNQHDV4)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_10_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_4_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_4_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1813/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_4_/D (DRNQHDV4)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_4_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_11_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_11_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1886/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_11_/D (DRNQHDV4)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_11_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_14_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1894/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_14_/D (DRNQHDV4)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_14_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_2_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1815/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_2_/D (DRNQHDV4)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_2_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_12_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1905/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_12_/D (DRNQHDV4)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_12_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_16_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1911/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_16_/D (DRNQHDV4)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_16_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_0_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1807/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_1_/D (DRNQHDV4)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_1_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_8_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_8_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1874/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_8_/D (DRNQHDV4)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_8_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_13_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_13_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1878/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_13_/D (DRNQHDV4)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_13_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_0_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1714/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_1_/D (DRNQHDV2)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_0_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1723/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_1_/D (DRNQHDV2)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_0_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1725/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_1_/D (DRNQHDV2)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_2_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1829/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_2_/D (DRNQHDV2)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_1_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_1_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1728/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_2_/D (DRNQHDV2)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_2_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1740/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_2_/D (DRNQHDV2)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_2_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1747/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_2_/D (DRNQHDV2)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_3_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1851/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_3_/D (DRNQHDV2)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_3_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1751/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_3_/D (DRNQHDV2)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_3_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1755/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_3_/D (DRNQHDV2)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_3_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1757/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_3_/D (DRNQHDV2)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_3_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1758/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_3_/D (DRNQHDV2)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_4_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_4_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1855/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_4_/D (DRNQHDV2)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_4_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_4_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_4_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1761/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_4_/D (DRNQHDV2)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_4_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_4_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_4_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1765/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_4_/D (DRNQHDV2)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_4_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_5_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1856/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_5_/D (DRNQHDV2)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_5_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1767/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_5_/D (DRNQHDV2)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_5_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1770/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_5_/D (DRNQHDV2)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_6_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1859/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_6_/D (DRNQHDV2)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_6_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1782/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_6_/D (DRNQHDV2)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_7_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1864/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_7_/D (DRNQHDV2)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_9_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_9_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1867/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_9_/D (DRNQHDV2)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_9_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_5_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1783/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_5_/D (DRNQHDV2)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_7_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1789/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_7_/D (DRNQHDV2)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_15_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1873/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_15_/D (DRNQHDV2)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_2_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1699/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_3_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1703/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_2_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1817/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_3_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1820/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_5_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1823/Z (XOR2HDV2)                            0.00      0.09       0.22 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_5_/D (DRNQHDV0)
                                                          0.00       0.22 r
  data arrival time                                                  0.22

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.17


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_12_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1879/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_13_/D (DRNQHDV4)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_13_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_1_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1816/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_2_/D (DRNQHDV4)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_2_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_2_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1759/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_3_/D (DRNQHDV4)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_3_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_4_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_4_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1785/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/D (DRNQHDV4)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_5_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_8_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_8_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1871/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/D (DRNQHDV4)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_9_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_1_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1804/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_1_/D (DRNQHDV4)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_1_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_6_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1791/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_7_/D (DRNQHDV4)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_7_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_9_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_9_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1880/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_10_/D (DRNQHDV4)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_10_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_10_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_10_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1887/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_11_/D (DRNQHDV4)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_11_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_11_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_11_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1908/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_12_/D (DRNQHDV4)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_12_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_5_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1810/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_6_/D (DRNQHDV4)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_6_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_3_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1812/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_4_/D (DRNQHDV4)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_4_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_13_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_13_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1888/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_14_/D (DRNQHDV4)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_14_/CK (DRNQHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_0_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2103/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_2_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp8_ff_reg_1_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U2136/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_3_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c3_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_0_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1818/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_2_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp5_ff_reg_1_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1819/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_3_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_0_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1821/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_5_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_1_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1722/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_1_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_1_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1724/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_1_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_1_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1726/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_1_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_0_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1825/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_2_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_2_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1734/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_2_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_1_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1743/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_2_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_1_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1744/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_2_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp2_ff_reg_1_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1842/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_3_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_2_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1748/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_3_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_2_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1752/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_3_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_2_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1756/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_3_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_3_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1854/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_4_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_4_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_3_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1760/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_4_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_4_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_3_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1762/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_4_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_4_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_4_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c1_ff_reg_4_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1857/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_5_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_4_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_4_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1769/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_5_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_4_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_4_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1774/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_5_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c1_ff_reg_5_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1858/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_6_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_5_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1781/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_6_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_c1_ff_reg_6_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1866/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_7_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_7_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1877/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_8_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_8_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_14_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1872/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_15_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_15_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 r
  U1921/Z (CLKAND2HDV2)                         0.00      0.05       0.18 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_16_/D (DRNQHDV2)
                                                          0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.14


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_c1_ff_reg_16_/Q (DRNQHDV2)
                                                0.00      0.13       0.13 f
  U1928/ZN (CLKNAND2HDV1)                       0.00      0.03       0.16 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_17_/D (DSNHDV4)
                                                          0.00       0.16 r
  data arrival time                                                  0.16

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_c1_ff_reg_17_/CK (DSNHDV4)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_0_/D (DRNQHDV2)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_0_/D (DRNQHDV2)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp1_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_1_/D (DRNQHDV2)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_0_/D (DRNQHDV2)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_4_/D (DRNQHDV2)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_4_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_5_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_5_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_5_/D (DRNQHDV2)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_6_/D (DRNQHDV2)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_7_/D (DRNQHDV2)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_9_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_9_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_9_/D (DRNQHDV2)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_9_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_10_/D (DRNQHDV2)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_10_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_11_/D (DRNQHDV2)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_11_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_13_/D (DRNQHDV2)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_13_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_23_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_23_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_23_/D (DRNQHDV2)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_23_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_24_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_24_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_24_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_24_/D (DRNQHDV2)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_24_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_25_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_25_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_25_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_25_/D (DRNQHDV2)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_25_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_27_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_27_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_27_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_27_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 f
  U2458/ZN (CLKNHDV0)                           0.00      0.02       0.14 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_27_/D (DSNHDV2)
                                                          0.00       0.14 r
  data arrival time                                                  0.14

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_27_/CK (DSNHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp7_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s3_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_0_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp4_ff_reg_1_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg1_s2_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_4_/D (DRNQHDV0)
                                                          0.00       0.13 r
  data arrival time                                                  0.13

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_35_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[35]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_35_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_35_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3120/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[35] (out)                                     0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_34_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[34]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_34_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_34_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3273/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[34] (out)                                     0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_32_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[32]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_32_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_32_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3111/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[32] (out)                                     0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_31_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[31]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_31_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_31_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3195/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[31] (out)                                     0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_30_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[30]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_30_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_30_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3113/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[30] (out)                                     0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_29_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[29]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_29_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_29_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3196/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[29] (out)                                     0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_28_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[28]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_28_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_28_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3115/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[28] (out)                                     0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_27_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[27]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_27_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_27_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3201/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[27] (out)                                     0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_26_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[26]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_26_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_26_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3200/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[26] (out)                                     0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_25_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[25]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_25_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_25_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3221/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[25] (out)                                     0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_24_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[24]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_24_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_24_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3198/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[24] (out)                                     0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_23_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[23]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_23_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_23_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3124/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[23] (out)                                     0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_22_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[22]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_22_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_22_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3212/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[22] (out)                                     0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[21]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_21_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_21_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3165/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[21] (out)                                     0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_20_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[20]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_20_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_20_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3203/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[20] (out)                                     0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[19]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_19_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_19_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3216/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[19] (out)                                     0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[18]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_18_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_18_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3122/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[18] (out)                                     0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[16]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_16_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_16_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3136/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[16] (out)                                     0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[15]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_15_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_15_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3138/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[15] (out)                                     0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[14]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_14_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_14_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3128/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[14] (out)                                     0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[13]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_13_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_13_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3119/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[13] (out)                                     0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[12]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_12_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_12_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3144/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[12] (out)                                     0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[11]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_11_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_11_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3125/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[11] (out)                                     0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[10]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_10_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_10_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3143/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[10] (out)                                     0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[8]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_8_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_8_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3141/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[8] (out)                                      0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[7]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_7_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_7_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3140/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[7] (out)                                      0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[6]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_6_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_6_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3164/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[6] (out)                                      0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_4_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[4]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_4_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_4_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3135/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[4] (out)                                      0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[3]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_3_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3132/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[3] (out)                                      0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: o_product[2]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_2_/Q (DRNQHDV0)
                                                0.00      0.13       0.13 r
  U3131/Z (AND2HDV0)                            0.00      0.05       0.18 r
  o_product[2] (out)                                      0.00       0.18 r
  data arrival time                                                  0.18

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  output external delay                                  -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.09


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_0_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_0_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg6_s_ff_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_0_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_0_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_1_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_1_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_1_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_2_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_2_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_2_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_3_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_3_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_3_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_4_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_4_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_4_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_4_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_4_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_5_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_5_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_5_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_5_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_6_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_6_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_6_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_6_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_7_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_7_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_7_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_7_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_8_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_8_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_8_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_8_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_s1_ff_reg_0_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_0_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s1_ff_reg_0_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_0_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg3_s1_ff_reg_0_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_0_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_0_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg4_s1_ff_reg_0_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_0_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg5_s1_ff_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_1_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_1_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_1_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_2_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_2_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_3_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_3_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_8_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_8_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_8_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_8_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_8_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_12_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_12_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_14_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_14_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_15_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_15_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_16_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_16_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_9_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_9_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_9_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_9_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_9_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_10_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_10_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_10_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_10_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_10_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_11_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_11_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_11_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_11_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_11_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_12_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_12_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_12_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_12_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_13_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_13_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_13_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_13_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_13_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_14_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_14_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_14_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_14_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_15_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_15_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_15_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_15_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_16_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_16_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_16_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_16_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_17_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_17_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_17_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_17_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_18_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_18_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_18_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_18_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_18_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_18_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_19_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_19_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_19_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_19_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_19_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_19_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_20_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_20_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_20_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_20_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_20_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_20_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_21_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_21_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_21_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_21_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_21_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_21_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_22_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_22_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_22_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_22_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_22_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_22_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_26_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_26_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_26_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff_reg_26_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_26_/D (DRNQHDV2)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_c2_ff2_reg_26_/CK (DRNQHDV2)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: product_reg_33_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[33]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_33_/CK (DRNQHDV2)            0.00       0.00 r
  product_reg_33_/Q (DRNQHDV2)
                                 0.00      0.12       0.12 r
  U3110/Z (AND2HDV0)             0.00      0.05       0.17 r
  o_product[33] (out)                      0.00       0.17 r
  data arrival time                                   0.17

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  output external delay                   -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.08


  Startpoint: product_reg_17_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[17]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_17_/CK (DRNQHDV2)            0.00       0.00 r
  product_reg_17_/Q (DRNQHDV2)
                                 0.00      0.12       0.12 r
  U3220/Z (AND2HDV0)             0.00      0.05       0.17 r
  o_product[17] (out)                      0.00       0.17 r
  data arrival time                                   0.17

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  output external delay                   -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.08


  Startpoint: product_reg_9_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[9]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_9_/CK (DRNQHDV2)             0.00       0.00 r
  product_reg_9_/Q (DRNQHDV2)
                                 0.00      0.12       0.12 r
  U3134/Z (AND2HDV0)             0.00      0.05       0.17 r
  o_product[9] (out)                       0.00       0.17 r
  data arrival time                                   0.17

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  output external delay                   -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.08


  Startpoint: product_reg_5_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[5]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_5_/CK (DRNQHDV2)             0.00       0.00 r
  product_reg_5_/Q (DRNQHDV2)
                                 0.00      0.12       0.12 r
  U3142/Z (AND2HDV0)             0.00      0.05       0.17 r
  o_product[5] (out)                       0.00       0.17 r
  data arrival time                                   0.17

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  output external delay                   -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.08


  Startpoint: product_reg_1_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[1]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_1_/CK (DRNQHDV2)             0.00       0.00 r
  product_reg_1_/Q (DRNQHDV2)
                                 0.00      0.12       0.12 r
  U3130/Z (AND2HDV0)             0.00      0.05       0.17 r
  o_product[1] (out)                       0.00       0.17 r
  data arrival time                                   0.17

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  output external delay                   -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.08


  Startpoint: product_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: o_product[0]
            (output port clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  product_reg_0_/CK (DRNQHDV2)             0.00       0.00 r
  product_reg_0_/Q (DRNQHDV2)
                                 0.00      0.12       0.12 r
  U3163/Z (AND2HDV0)             0.00      0.05       0.17 r
  o_product[0] (out)                       0.00       0.17 r
  data arrival time                                   0.17

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  output external delay                   -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_0_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_0_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_0_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_0_/D (DRNQHDV0)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_0_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_1_/CK
              (internal path startpoint clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_1_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_1_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_1_/D (DRNQHDV0)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_1_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_2_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_2_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_2_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_2_/D (DRNQHDV0)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_2_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_3_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_3_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_stg1_c2_ff_reg_3_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_3_/D (DRNQHDV0)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_stg2_s2_ff_reg_3_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_17_
              (rising edge-triggered flip-flop clocked by i_clk)
  Endpoint: U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                                          Cap      Incr       Path
  --------------------------------------------------------------------------
  clock i_clk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_17_/CK (DRNQHDV2)
                                                          0.00       0.00 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff_reg_17_/Q (DRNQHDV2)
                                                0.00      0.12       0.12 r
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_17_/D (DRNQHDV0)
                                                          0.00       0.12 r
  data arrival time                                                  0.12

  clock i_clk (rise edge)                                 0.10       0.10
  clock network delay (ideal)                             0.00       0.10
  U_MULT_TOP_U_WALLACE_TREE_pp10_ff2_reg_17_/CK (DRNQHDV0)
                                                          0.00       0.10 r
  library setup time                                     -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.08


  Startpoint: i_multa[12]
              (input port clocked by i_clk)
  Endpoint: multa_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  i_multa[12] (in)               0.00      0.00       0.01 f
  U2588/ZN (CLKNHDV0)            0.00      0.01       0.02 r
  multa_reg_12_/D (DSNHDV4)                0.00       0.02 r
  data arrival time                                   0.02

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multa_reg_12_/CK (DSNHDV4)               0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.02
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: i_multa[16]
              (input port clocked by i_clk)
  Endpoint: multb_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  i_multa[16] (in)               0.00      0.00       0.01 f
  U2669/ZN (CLKNHDV0)            0.00      0.01       0.02 r
  multb_reg_16_/D (DSNHDV2)                0.00       0.02 r
  data arrival time                                   0.02

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multb_reg_16_/CK (DSNHDV2)               0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.02
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: i_multa[12]
              (input port clocked by i_clk)
  Endpoint: multb_reg_12_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[12] (in)               0.00      0.00       0.01 r
  multb_reg_12_/D (DRNQHDV2)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multb_reg_12_/CK (DRNQHDV2)              0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[10]
              (input port clocked by i_clk)
  Endpoint: multb_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[10] (in)               0.00      0.00       0.01 r
  multb_reg_10_/D (DRNQHDV2)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multb_reg_10_/CK (DRNQHDV2)              0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[2] (input port clocked by i_clk)
  Endpoint: multb_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[2] (in)                0.00      0.00       0.01 r
  multb_reg_2_/D (DRNQHDV2)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multb_reg_2_/CK (DRNQHDV2)               0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[6] (input port clocked by i_clk)
  Endpoint: multb_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[6] (in)                0.00      0.00       0.01 r
  multb_reg_6_/D (DRNQHDV2)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multb_reg_6_/CK (DRNQHDV2)               0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[17]
              (input port clocked by i_clk)
  Endpoint: multb_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[17] (in)               0.00      0.00       0.01 r
  multb_reg_17_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multb_reg_17_/CK (DRNQHDV4)              0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[13]
              (input port clocked by i_clk)
  Endpoint: multb_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[13] (in)               0.00      0.00       0.01 r
  multb_reg_13_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multb_reg_13_/CK (DRNQHDV4)              0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[11]
              (input port clocked by i_clk)
  Endpoint: multb_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[11] (in)               0.00      0.00       0.01 r
  multb_reg_11_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multb_reg_11_/CK (DRNQHDV4)              0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[9] (input port clocked by i_clk)
  Endpoint: multb_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[9] (in)                0.00      0.00       0.01 r
  multb_reg_9_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multb_reg_9_/CK (DRNQHDV4)               0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[7] (input port clocked by i_clk)
  Endpoint: multb_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[7] (in)                0.00      0.00       0.01 r
  multb_reg_7_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multb_reg_7_/CK (DRNQHDV4)               0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[5] (input port clocked by i_clk)
  Endpoint: multb_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[5] (in)                0.00      0.00       0.01 r
  multb_reg_5_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multb_reg_5_/CK (DRNQHDV4)               0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[3] (input port clocked by i_clk)
  Endpoint: multb_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[3] (in)                0.00      0.00       0.01 r
  multb_reg_3_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multb_reg_3_/CK (DRNQHDV4)               0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[10]
              (input port clocked by i_clk)
  Endpoint: multa_reg_10_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[10] (in)               0.00      0.00       0.01 r
  multa_reg_10_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multa_reg_10_/CK (DRNQHDV4)              0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[9] (input port clocked by i_clk)
  Endpoint: multa_reg_9_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[9] (in)                0.00      0.00       0.01 r
  multa_reg_9_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multa_reg_9_/CK (DRNQHDV4)               0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[4] (input port clocked by i_clk)
  Endpoint: multa_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[4] (in)                0.00      0.00       0.01 r
  multa_reg_4_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multa_reg_4_/CK (DRNQHDV4)               0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[3] (input port clocked by i_clk)
  Endpoint: multa_reg_3_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[3] (in)                0.00      0.00       0.01 r
  multa_reg_3_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multa_reg_3_/CK (DRNQHDV4)               0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[11]
              (input port clocked by i_clk)
  Endpoint: multa_reg_11_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[11] (in)               0.00      0.00       0.01 r
  multa_reg_11_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multa_reg_11_/CK (DRNQHDV4)              0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[5] (input port clocked by i_clk)
  Endpoint: multa_reg_5_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[5] (in)                0.00      0.00       0.01 r
  multa_reg_5_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multa_reg_5_/CK (DRNQHDV4)               0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[17]
              (input port clocked by i_clk)
  Endpoint: multa_reg_17_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[17] (in)               0.00      0.00       0.01 r
  multa_reg_17_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multa_reg_17_/CK (DRNQHDV4)              0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[15]
              (input port clocked by i_clk)
  Endpoint: multa_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[15] (in)               0.00      0.00       0.01 r
  multa_reg_15_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multa_reg_15_/CK (DRNQHDV4)              0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[14]
              (input port clocked by i_clk)
  Endpoint: multa_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[14] (in)               0.00      0.00       0.01 r
  multa_reg_14_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multa_reg_14_/CK (DRNQHDV4)              0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[13]
              (input port clocked by i_clk)
  Endpoint: multa_reg_13_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[13] (in)               0.00      0.00       0.01 r
  multa_reg_13_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multa_reg_13_/CK (DRNQHDV4)              0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[7] (input port clocked by i_clk)
  Endpoint: multa_reg_7_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[7] (in)                0.00      0.00       0.01 r
  multa_reg_7_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multa_reg_7_/CK (DRNQHDV4)               0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[6] (input port clocked by i_clk)
  Endpoint: multa_reg_6_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[6] (in)                0.00      0.00       0.01 r
  multa_reg_6_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multa_reg_6_/CK (DRNQHDV4)               0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[1] (input port clocked by i_clk)
  Endpoint: multa_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[1] (in)                0.00      0.00       0.01 r
  multa_reg_1_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multa_reg_1_/CK (DRNQHDV4)               0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[0] (input port clocked by i_clk)
  Endpoint: multa_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[0] (in)                0.00      0.00       0.01 r
  multa_reg_0_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multa_reg_0_/CK (DRNQHDV4)               0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[1] (input port clocked by i_clk)
  Endpoint: multb_reg_1_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[1] (in)                0.00      0.00       0.01 r
  multb_reg_1_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multb_reg_1_/CK (DRNQHDV4)               0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[16]
              (input port clocked by i_clk)
  Endpoint: multa_reg_16_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[16] (in)               0.00      0.00       0.01 r
  multa_reg_16_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multa_reg_16_/CK (DRNQHDV4)              0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[2] (input port clocked by i_clk)
  Endpoint: multa_reg_2_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[2] (in)                0.00      0.00       0.01 r
  multa_reg_2_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multa_reg_2_/CK (DRNQHDV4)               0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[4] (input port clocked by i_clk)
  Endpoint: multb_reg_4_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[4] (in)                0.00      0.00       0.01 r
  multb_reg_4_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multb_reg_4_/CK (DRNQHDV4)               0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[15]
              (input port clocked by i_clk)
  Endpoint: multb_reg_15_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[15] (in)               0.00      0.00       0.01 r
  multb_reg_15_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multb_reg_15_/CK (DRNQHDV4)              0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[8] (input port clocked by i_clk)
  Endpoint: multa_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[8] (in)                0.00      0.00       0.01 r
  multa_reg_8_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multa_reg_8_/CK (DRNQHDV4)               0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[14]
              (input port clocked by i_clk)
  Endpoint: multb_reg_14_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[14] (in)               0.00      0.00       0.01 r
  multb_reg_14_/D (DRNQHDV4)               0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multb_reg_14_/CK (DRNQHDV4)              0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[8] (input port clocked by i_clk)
  Endpoint: multb_reg_8_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[8] (in)                0.00      0.00       0.01 r
  multb_reg_8_/D (DRNQHDV4)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multb_reg_8_/CK (DRNQHDV4)               0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: i_multa[0] (input port clocked by i_clk)
  Endpoint: multb_reg_0_
            (rising edge-triggered flip-flop clocked by i_clk)
  Path Group: i_clk
  Path Type: max

  Point                           Cap      Incr       Path
  -----------------------------------------------------------
  clock i_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  i_multa[0] (in)                0.00      0.00       0.01 r
  multb_reg_0_/D (DRNQHDV0)                0.00       0.01 r
  data arrival time                                   0.01

  clock i_clk (rise edge)                  0.10       0.10
  clock network delay (ideal)              0.00       0.10
  multb_reg_0_/CK (DRNQHDV0)               0.00       0.10 r
  library setup time                      -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.01
  -----------------------------------------------------------
  slack (MET)                                         0.04


1
