

================================================================
== Vitis HLS Report for 'read_p_FT1'
================================================================
* Date:           Sat Jan  4 04:37:30 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp_slr1
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  2.559 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38|  0.173 us|  0.173 us|   38|   38|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_118_1  |       36|       36|        13|          1|          1|    25|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      175|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    16|      235|      246|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     3285|    -|
|Register             |        -|     -|     1643|      544|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    16|     1878|     4250|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_9ns_11ns_19_1_1_U2   |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U3   |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U4   |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U5   |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U6   |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U7   |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U8   |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U9   |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U10  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U11  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U12  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U13  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U14  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U15  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U16  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U17  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    6|    0|
    |urem_9ns_6ns_5_13_1_U1   |urem_9ns_6ns_5_13_1  |        0|   0|  235|  150|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                    |                     |        0|  16|  235|  246|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln118_fu_3082_p2              |         +|   0|  0|  16|           9|           5|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_986                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln118_fu_2912_p2             |      icmp|   0|  0|  16|           9|           8|
    |or_ln124_fu_3186_p2               |        or|   0|  0|   9|           9|           1|
    |or_ln126_fu_3258_p2               |        or|   0|  0|   9|           9|           2|
    |or_ln128_fu_3330_p2               |        or|   0|  0|   9|           9|           2|
    |or_ln130_fu_3402_p2               |        or|   0|  0|   9|           9|           3|
    |or_ln132_fu_3474_p2               |        or|   0|  0|   9|           9|           3|
    |or_ln134_fu_3546_p2               |        or|   0|  0|   9|           9|           3|
    |or_ln136_fu_3618_p2               |        or|   0|  0|   9|           9|           3|
    |or_ln138_fu_3690_p2               |        or|   0|  0|   9|           9|           4|
    |or_ln140_fu_3762_p2               |        or|   0|  0|   9|           9|           4|
    |or_ln142_fu_3834_p2               |        or|   0|  0|   9|           9|           4|
    |or_ln144_fu_3906_p2               |        or|   0|  0|   9|           9|           4|
    |or_ln146_fu_3978_p2               |        or|   0|  0|   9|           9|           4|
    |or_ln148_fu_4050_p2               |        or|   0|  0|   9|           9|           4|
    |or_ln150_fu_4122_p2               |        or|   0|  0|   9|           9|           4|
    |or_ln152_fu_4194_p2               |        or|   0|  0|   9|           9|           4|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 175|         157|          67|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_d0_3                   |   9|          2|    9|         18|
    |d0_fu_228                               |   9|          2|    9|         18|
    |fifo_p_from_off_chip_to_S3_TDATA_blk_n  |   9|          2|    1|          2|
    |p_0_address0                            |  81|         17|    5|         85|
    |p_0_d0                                  |  81|         17|   32|        544|
    |p_10_address0                           |  81|         17|    5|         85|
    |p_10_d0                                 |  81|         17|   32|        544|
    |p_11_address0                           |  81|         17|    5|         85|
    |p_11_d0                                 |  81|         17|   32|        544|
    |p_12_address0                           |  81|         17|    5|         85|
    |p_12_d0                                 |  81|         17|   32|        544|
    |p_13_address0                           |  81|         17|    5|         85|
    |p_13_d0                                 |  81|         17|   32|        544|
    |p_14_address0                           |  81|         17|    5|         85|
    |p_14_d0                                 |  81|         17|   32|        544|
    |p_15_address0                           |  81|         17|    5|         85|
    |p_15_d0                                 |  81|         17|   32|        544|
    |p_16_address0                           |  81|         17|    5|         85|
    |p_16_d0                                 |  81|         17|   32|        544|
    |p_17_address0                           |  81|         17|    5|         85|
    |p_17_d0                                 |  81|         17|   32|        544|
    |p_18_address0                           |  81|         17|    5|         85|
    |p_18_d0                                 |  81|         17|   32|        544|
    |p_19_address0                           |  81|         17|    5|         85|
    |p_19_d0                                 |  81|         17|   32|        544|
    |p_1_address0                            |  81|         17|    5|         85|
    |p_1_d0                                  |  81|         17|   32|        544|
    |p_2_address0                            |  81|         17|    5|         85|
    |p_2_d0                                  |  81|         17|   32|        544|
    |p_3_address0                            |  81|         17|    5|         85|
    |p_3_d0                                  |  81|         17|   32|        544|
    |p_4_address0                            |  81|         17|    5|         85|
    |p_4_d0                                  |  81|         17|   32|        544|
    |p_5_address0                            |  81|         17|    5|         85|
    |p_5_d0                                  |  81|         17|   32|        544|
    |p_6_address0                            |  81|         17|    5|         85|
    |p_6_d0                                  |  81|         17|   32|        544|
    |p_7_address0                            |  81|         17|    5|         85|
    |p_7_d0                                  |  81|         17|   32|        544|
    |p_8_address0                            |  81|         17|    5|         85|
    |p_8_d0                                  |  81|         17|   32|        544|
    |p_9_address0                            |  81|         17|    5|         85|
    |p_9_d0                                  |  81|         17|   32|        544|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |3285|        690|  761|      12622|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |d0_3_reg_4250                      |   9|   0|    9|          0|
    |d0_fu_228                          |   9|   0|    9|          0|
    |tmp_0_reg_4275                     |  32|   0|   32|          0|
    |tmp_10_reg_4325                    |  32|   0|   32|          0|
    |tmp_11_reg_4330                    |  32|   0|   32|          0|
    |tmp_12_reg_4335                    |  32|   0|   32|          0|
    |tmp_13_reg_4340                    |  32|   0|   32|          0|
    |tmp_14_reg_4345                    |  32|   0|   32|          0|
    |tmp_15_reg_4350                    |  32|   0|   32|          0|
    |tmp_1_reg_4280                     |  32|   0|   32|          0|
    |tmp_2_reg_4285                     |  32|   0|   32|          0|
    |tmp_3_reg_4290                     |  32|   0|   32|          0|
    |tmp_4_reg_4295                     |  32|   0|   32|          0|
    |tmp_5_reg_4300                     |  32|   0|   32|          0|
    |tmp_6_reg_4305                     |  32|   0|   32|          0|
    |tmp_7_reg_4310                     |  32|   0|   32|          0|
    |tmp_8_reg_4315                     |  32|   0|   32|          0|
    |tmp_9_reg_4320                     |  32|   0|   32|          0|
    |d0_3_reg_4250                      |  64|  32|    9|          0|
    |tmp_0_reg_4275                     |  64|  32|   32|          0|
    |tmp_10_reg_4325                    |  64|  32|   32|          0|
    |tmp_11_reg_4330                    |  64|  32|   32|          0|
    |tmp_12_reg_4335                    |  64|  32|   32|          0|
    |tmp_13_reg_4340                    |  64|  32|   32|          0|
    |tmp_14_reg_4345                    |  64|  32|   32|          0|
    |tmp_15_reg_4350                    |  64|  32|   32|          0|
    |tmp_1_reg_4280                     |  64|  32|   32|          0|
    |tmp_2_reg_4285                     |  64|  32|   32|          0|
    |tmp_3_reg_4290                     |  64|  32|   32|          0|
    |tmp_4_reg_4295                     |  64|  32|   32|          0|
    |tmp_5_reg_4300                     |  64|  32|   32|          0|
    |tmp_6_reg_4305                     |  64|  32|   32|          0|
    |tmp_7_reg_4310                     |  64|  32|   32|          0|
    |tmp_8_reg_4315                     |  64|  32|   32|          0|
    |tmp_9_reg_4320                     |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1643| 544| 1076|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+-------------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|                           read_p_FT1|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|                           read_p_FT1|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|                           read_p_FT1|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|                           read_p_FT1|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|                           read_p_FT1|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|                           read_p_FT1|  return value|
|fifo_p_from_off_chip_to_S3_TVALID  |   in|    1|        axis|  fifo_p_from_off_chip_to_S3_V_data_V|       pointer|
|fifo_p_from_off_chip_to_S3_TDATA   |   in|  512|        axis|  fifo_p_from_off_chip_to_S3_V_data_V|       pointer|
|p_0_address0                       |  out|    5|   ap_memory|                                  p_0|         array|
|p_0_ce0                            |  out|    1|   ap_memory|                                  p_0|         array|
|p_0_we0                            |  out|    1|   ap_memory|                                  p_0|         array|
|p_0_d0                             |  out|   32|   ap_memory|                                  p_0|         array|
|p_1_address0                       |  out|    5|   ap_memory|                                  p_1|         array|
|p_1_ce0                            |  out|    1|   ap_memory|                                  p_1|         array|
|p_1_we0                            |  out|    1|   ap_memory|                                  p_1|         array|
|p_1_d0                             |  out|   32|   ap_memory|                                  p_1|         array|
|p_2_address0                       |  out|    5|   ap_memory|                                  p_2|         array|
|p_2_ce0                            |  out|    1|   ap_memory|                                  p_2|         array|
|p_2_we0                            |  out|    1|   ap_memory|                                  p_2|         array|
|p_2_d0                             |  out|   32|   ap_memory|                                  p_2|         array|
|p_3_address0                       |  out|    5|   ap_memory|                                  p_3|         array|
|p_3_ce0                            |  out|    1|   ap_memory|                                  p_3|         array|
|p_3_we0                            |  out|    1|   ap_memory|                                  p_3|         array|
|p_3_d0                             |  out|   32|   ap_memory|                                  p_3|         array|
|p_4_address0                       |  out|    5|   ap_memory|                                  p_4|         array|
|p_4_ce0                            |  out|    1|   ap_memory|                                  p_4|         array|
|p_4_we0                            |  out|    1|   ap_memory|                                  p_4|         array|
|p_4_d0                             |  out|   32|   ap_memory|                                  p_4|         array|
|p_5_address0                       |  out|    5|   ap_memory|                                  p_5|         array|
|p_5_ce0                            |  out|    1|   ap_memory|                                  p_5|         array|
|p_5_we0                            |  out|    1|   ap_memory|                                  p_5|         array|
|p_5_d0                             |  out|   32|   ap_memory|                                  p_5|         array|
|p_6_address0                       |  out|    5|   ap_memory|                                  p_6|         array|
|p_6_ce0                            |  out|    1|   ap_memory|                                  p_6|         array|
|p_6_we0                            |  out|    1|   ap_memory|                                  p_6|         array|
|p_6_d0                             |  out|   32|   ap_memory|                                  p_6|         array|
|p_7_address0                       |  out|    5|   ap_memory|                                  p_7|         array|
|p_7_ce0                            |  out|    1|   ap_memory|                                  p_7|         array|
|p_7_we0                            |  out|    1|   ap_memory|                                  p_7|         array|
|p_7_d0                             |  out|   32|   ap_memory|                                  p_7|         array|
|p_8_address0                       |  out|    5|   ap_memory|                                  p_8|         array|
|p_8_ce0                            |  out|    1|   ap_memory|                                  p_8|         array|
|p_8_we0                            |  out|    1|   ap_memory|                                  p_8|         array|
|p_8_d0                             |  out|   32|   ap_memory|                                  p_8|         array|
|p_9_address0                       |  out|    5|   ap_memory|                                  p_9|         array|
|p_9_ce0                            |  out|    1|   ap_memory|                                  p_9|         array|
|p_9_we0                            |  out|    1|   ap_memory|                                  p_9|         array|
|p_9_d0                             |  out|   32|   ap_memory|                                  p_9|         array|
|p_10_address0                      |  out|    5|   ap_memory|                                 p_10|         array|
|p_10_ce0                           |  out|    1|   ap_memory|                                 p_10|         array|
|p_10_we0                           |  out|    1|   ap_memory|                                 p_10|         array|
|p_10_d0                            |  out|   32|   ap_memory|                                 p_10|         array|
|p_11_address0                      |  out|    5|   ap_memory|                                 p_11|         array|
|p_11_ce0                           |  out|    1|   ap_memory|                                 p_11|         array|
|p_11_we0                           |  out|    1|   ap_memory|                                 p_11|         array|
|p_11_d0                            |  out|   32|   ap_memory|                                 p_11|         array|
|p_12_address0                      |  out|    5|   ap_memory|                                 p_12|         array|
|p_12_ce0                           |  out|    1|   ap_memory|                                 p_12|         array|
|p_12_we0                           |  out|    1|   ap_memory|                                 p_12|         array|
|p_12_d0                            |  out|   32|   ap_memory|                                 p_12|         array|
|p_13_address0                      |  out|    5|   ap_memory|                                 p_13|         array|
|p_13_ce0                           |  out|    1|   ap_memory|                                 p_13|         array|
|p_13_we0                           |  out|    1|   ap_memory|                                 p_13|         array|
|p_13_d0                            |  out|   32|   ap_memory|                                 p_13|         array|
|p_14_address0                      |  out|    5|   ap_memory|                                 p_14|         array|
|p_14_ce0                           |  out|    1|   ap_memory|                                 p_14|         array|
|p_14_we0                           |  out|    1|   ap_memory|                                 p_14|         array|
|p_14_d0                            |  out|   32|   ap_memory|                                 p_14|         array|
|p_15_address0                      |  out|    5|   ap_memory|                                 p_15|         array|
|p_15_ce0                           |  out|    1|   ap_memory|                                 p_15|         array|
|p_15_we0                           |  out|    1|   ap_memory|                                 p_15|         array|
|p_15_d0                            |  out|   32|   ap_memory|                                 p_15|         array|
|p_16_address0                      |  out|    5|   ap_memory|                                 p_16|         array|
|p_16_ce0                           |  out|    1|   ap_memory|                                 p_16|         array|
|p_16_we0                           |  out|    1|   ap_memory|                                 p_16|         array|
|p_16_d0                            |  out|   32|   ap_memory|                                 p_16|         array|
|p_17_address0                      |  out|    5|   ap_memory|                                 p_17|         array|
|p_17_ce0                           |  out|    1|   ap_memory|                                 p_17|         array|
|p_17_we0                           |  out|    1|   ap_memory|                                 p_17|         array|
|p_17_d0                            |  out|   32|   ap_memory|                                 p_17|         array|
|p_18_address0                      |  out|    5|   ap_memory|                                 p_18|         array|
|p_18_ce0                           |  out|    1|   ap_memory|                                 p_18|         array|
|p_18_we0                           |  out|    1|   ap_memory|                                 p_18|         array|
|p_18_d0                            |  out|   32|   ap_memory|                                 p_18|         array|
|p_19_address0                      |  out|    5|   ap_memory|                                 p_19|         array|
|p_19_ce0                           |  out|    1|   ap_memory|                                 p_19|         array|
|p_19_we0                           |  out|    1|   ap_memory|                                 p_19|         array|
|p_19_d0                            |  out|   32|   ap_memory|                                 p_19|         array|
|fifo_p_from_off_chip_to_S3_TREADY  |  out|    1|        axis|  fifo_p_from_off_chip_to_S3_V_last_V|       pointer|
|fifo_p_from_off_chip_to_S3_TLAST   |   in|    1|        axis|  fifo_p_from_off_chip_to_S3_V_last_V|       pointer|
|fifo_p_from_off_chip_to_S3_TKEEP   |   in|   64|        axis|  fifo_p_from_off_chip_to_S3_V_keep_V|       pointer|
|fifo_p_from_off_chip_to_S3_TSTRB   |   in|   64|        axis|  fifo_p_from_off_chip_to_S3_V_strb_V|       pointer|
+-----------------------------------+-----+-----+------------+-------------------------------------+--------------+

