# Copyright (C) 2021 Xilinx, Inc
#
# SPDX-License-Identifier: BSD-3-Clause

overlay_name := base
version := 3.0

all: pynq_hls block_design bitstream check_timing
	@echo
	@tput setaf 2 ; echo "Built $(overlay_name) successfully!"; tput sgr0;
	@echo

pynq_hls:
	git submodule init && git submodule update
	make -C ../../pynq/boards/ZCU104/base/ hls_ip

block_design:
	vivado -mode batch -source $(overlay_name).tcl -notrace

bitstream:
	vivado -mode batch -source build_bitstream.tcl -notrace

check_timing:
	vivado -mode batch -source check_timing.tcl -notrace

clean:
	rm -rf *.jou *.log NA .Xil *.zip *.str

zip: dtbo
	zip kv260_$(overlay_name)_$(version).zip $(overlay_name).bit $(overlay_name).hwh $(overlay_name).dtbo LICENSE

dtbo:
	make -C dts/
	cp dts/$(overlay_name).dtbo .

distclean: clean
	rm -rf $(overlay_name) $(overlay_name).bit $(overlay_name).hwh $(overlay_name).xsa $(overlay_name).dtbo
