<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='pci32tlite_oc.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: pci32tlite_oc
    <br/>
    Created: Apr 29, 2005
    <br/>
    Updated: Aug 24, 2009
    <br/>
    SVN Updated: Apr 23, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     System controller
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    <br/>
    WishBone Compliant: Yes
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     The PCI32tLite IP core provides the funtionality of a PCI TARGET. The core has been designed to permit interface between a PCI Master and simple WHISBONE Slaves, and fitting into smallest FPGA (about 200 LC's in ALTERA CYCLONE II FPGA).
     <br/>
     Whisbone databus size and endianess configurable: "BIG"/"LITTLE",32/16/8 bits.
     <br/>
     PCI memory or I/O map configurable.
     <br/>
     Uses BAR0 register; occupies 32Mbytes on PCI memory map or 512Bytes on PCI I/O map.
     <br/>
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     Tested on HW:
     <br/>
     - ALTERA MAXII Kit.
     <br/>
     - XILINX Raggedstone1 board.
     <br/>
     - Other custom HW.
     <br/>
     PCI32TLITE_OC_HOWTO. Document to evaluate the PCI32TLITE IP Core creating "maxii_uart" project:
     <br/>
     - Project to create a UART 16550 PCI peripheral using IP Cores from www.opencores.com:
     <br/>
     - PCI32TLITE_OC(Peio Azkarate)
     <br/>
     - A_VHDL_16550_UART(Howard LeFrevre)
     <br/>
     - GH_VHDL_LIBRARY(George Huber and Howard LeFrevre)
     <br/>
     - Permits  easy evaluation of the IP on HW.
     <br/>
     - Using PCI32TLITE_OC UART with LINUX serial standard driver.
     <br/>
    </p>
   </div>
   <div id="d_Releases">
    <h2>
     
     
     Releases
    </h2>
    <p id="p_Releases">
     R02   2007-09-19:
     <br/>
     - "intb" and "serr" signals not defined as TRI. They have to be defined Opendrain in the FPGA (externally to the IP Core).
     <br/>
     - Small changes due to onalib.vhd improvement.
     <br/>
     - Removed TIMEOUT. Added wb_rty_i for Target termination with RETRY.
     <br/>
     - Support Burst Cicles.
     <br/>
     - Add Whisbone data bus configuration generics: WBSIZE and WBENDIAN
     <br/>
     - Add wb_adr_o(1..0) signals.
     <br/>
     - wb_dat_i,wb_dat_o,wb_sel_o size depends on WBSIZE.
     <br/>
     - Advice: Change WB to/from PCI databus routing for "BIG"/16 WB configuration and DWORD PCI transactions (DWORD is not recomended when WB 16 configuration).
     <br/>
     <br/>
     R03   2008-06-16:
     <br/>
     - PCI32TLITE_OC_HOWTO Document added and maxii_uart project
     <br/>
     - Add "1BARIO" configuration option for BARS generic.
     <br/>
     - fix bug with WBENDIAN generic in pciwbsequ.
     <br/>
     - Change PCI Burts to WB traslation behavior.
     <br/>
     - Add "classcode" generic.
     <br/>
     - Change BAR0 reset state to "0".
     <br/>
     - Fix pcidmux bug for LITTLE/8 configuration.
     <br/>
     <br/>
     R04 Next release.Not ready yet.
     <br/>
     - Add "pci_" prefix to PCI Bus signals names.
     <br/>
     - Change "rst" signal name to "pci_rst". And change from active High to active Low. Allowing straight-forward connection of the PCI32TLITE Core to PCI bus (without inverter on rst).
     <br/>
     - Add PCI Can Controller project. Uses PCI32TLITE (Peio Azkarate) and CAN (Igor Mohor) IP Cores from Opencores.
     <br/>
     - Add Linux driver for PCI Can Controller project.
     <br/>
     - Add basic Linux driver for PCI32TLITE IP Core.
     <br/>
     - Some suggestion or wishes contact me. Thanks.
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
