<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>DBGWCR&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">DBGWCR&lt;n&gt;, Debug Watchpoint Control Registers, n =
      0 - 15</h1><p>The DBGWCR&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
          <p>Holds control information for a watchpoint. Forms watchpoint n together with value register <a href="AArch32-dbgwvrn.html">DBGWVR&lt;n&gt;</a>.</p>
        <p>This 
        register
       is part of the Debug registers functional group.</p><h2>Configuration</h2>
        <p>There is one instance of this register that is used in both Secure and Non-secure states.</p>
      <p>AArch32 System register DBGWCR&lt;n&gt;
                is architecturally mapped to
              AArch64 System register <a href="AArch64-dbgwcrn_el1.html">DBGWCR&lt;n&gt;_EL1</a>.
          </p><p>AArch32 System register DBGWCR&lt;n&gt;
                is architecturally mapped to
              External register <a href="ext-dbgwcrn_el1.html">DBGWCR&lt;n&gt;_EL1</a>.
          </p>
          <p>If breakpoint n is not implemented then this register is unallocated.</p>
        <p>This register is in the Cold reset domain.
                  On a Cold reset
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              The register is not affected by a Warm reset.</p><h2>Attributes</h2>
          <p>DBGWCR&lt;n&gt; is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The DBGWCR&lt;n&gt; bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5"><a href="#MASK">MASK</a></td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#WT">WT</a></td><td class="lr" colspan="4"><a href="#LBN">LBN</a></td><td class="lr" colspan="2"><a href="#SSC">SSC</a></td><td class="lr" colspan="1"><a href="#HMC">HMC</a></td><td class="lr" colspan="8"><a href="#BAS">BAS</a></td><td class="lr" colspan="2"><a href="#LSC">LSC</a></td><td class="lr" colspan="2"><a href="#PAC">PAC</a></td><td class="lr" colspan="1"><a href="#E">E</a></td></tr></tbody></table><div class="text_before_fields">
            <p>When the E field is zero, all the other fields in the register are ignored.</p>
          </div><h4 id="0">
                Bits [31:29]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="MASK">MASK, bits [28:24]
                  </h4>
              <p>Address mask. Only objects up to 2GB can be watched using a single mask.</p>
            <table class="valuetable"><tr><th>MASK</th><th>Meaning</th></tr><tr><td class="bitfield">00000</td><td>
                  <p>No mask.</p>
                </td></tr><tr><td class="bitfield">00001</td><td>
                  <p>Reserved.</p>
                </td></tr><tr><td class="bitfield">00010</td><td>
                  <p>Reserved.</p>
                </td></tr></table>
              <p>If programmed with a reserved value, a watchpoint must behave as if either:</p>
            
              <ul>
                <li>
                  MASK has been programmed with a defined value, which might be 0 (no mask), other than for a direct read of DBGWCRn_EL1.
                </li>
                <li>
                  The watchpoint is disabled.
                </li>
              </ul>
            
              <p>Software must not rely on this property because the behavior of reserved values might change in a future revision of the architecture.</p>
            
              <p>Other values mask the corresponding number of address bits, from <span class="binarynumber">0b00011</span> masking 3 address bits (<span class="hexnumber">0x00000007</span> mask for address) to <span class="binarynumber">0b11111</span> masking 31 address bits (<span class="hexnumber">0x7FFFFFFF</span> mask for address).</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="0">
                Bits [23:21]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="WT">WT, bit [20]
              </h4>
              <p>Watchpoint type. Possible values are:</p>
            <table class="valuetable"><tr><th>WT</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Unlinked data address match.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Linked data address match.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="LBN">LBN, bits [19:16]
                  </h4>
              <p>Linked breakpoint number. For Linked data address watchpoints, this specifies the index of the Context-matching breakpoint linked to.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="SSC">SSC, bits [15:14]
                  </h4>
              <p>Security state control. Determines the Security states under which a Watchpoint debug event for watchpoint n is generated. This field must be interpreted along with the HMC and PAC fields.</p>
            
              <p>For more information on the operation of the SSC, HMC, and PAC fields, see <span class="xref">'Execution conditions for which a watchpoint generates Watchpoint exceptions' in the ARMv8 ARM, section G2 (AArch32 Self-hosted Debug)</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="HMC">HMC, bit [13]
              </h4>
              <p>Higher mode control. Determines the debug perspective for deciding when a Watchpoint debug event for watchpoint n is generated. This field must be interpreted along with the SSC and PAC fields.</p>
            
              <p>For more information on the operation of the SSC, HMC, and PAC fields, see <span class="xref">'Execution conditions for which a watchpoint generates Watchpoint exceptions' in the ARMv8 ARM, section G2 (AArch32 Self-hosted Debug)</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="BAS">BAS, bits [12:5]
                  </h4>
              <p>Byte address select. Each bit of this field selects whether a byte from within the word or double-word addressed by <a href="AArch32-dbgwvrn.html">DBGWVR&lt;n&gt;</a> is being watched.</p>
            
              <table class="valuetable">
                
                  <thead>
                    <tr>
                      <th>BAS</th>
                      <th>Description</th>
                    </tr>
                  </thead>
                  <tbody>
                    <tr>
                      <td>xxxxxxx1</td>
                      <td>Match byte at <a href="AArch32-dbgwvrn.html">DBGWVR&lt;n&gt;</a></td>
                    </tr>
                    <tr>
                      <td>xxxxxx1x</td>
                      <td>Match byte at <a href="AArch32-dbgwvrn.html">DBGWVR&lt;n&gt;</a>+1</td>
                    </tr>
                    <tr>
                      <td>xxxxx1xx</td>
                      <td>Match byte at <a href="AArch32-dbgwvrn.html">DBGWVR&lt;n&gt;</a>+2</td>
                    </tr>
                    <tr>
                      <td>xxxx1xxx</td>
                      <td>Match byte at <a href="AArch32-dbgwvrn.html">DBGWVR&lt;n&gt;</a>+3</td>
                    </tr>
                  </tbody>
                
              </table>
            
              <p>In cases where <a href="AArch32-dbgwvrn.html">DBGWVR&lt;n&gt;</a> addresses a double-word:</p>
            
              <table class="valuetable">
                
                  <thead>
                    <tr>
                      <th>BAS</th>
                      <th>Description, if <a href="AArch32-dbgwvrn.html">DBGWVR&lt;n&gt;</a>[2] == 0</th>
                    </tr>
                  </thead>
                  <tbody>
                    <tr>
                      <td>xxx1xxxx</td>
                      <td>Match byte at <a href="AArch32-dbgwvrn.html">DBGWVR&lt;n&gt;</a>+4</td>
                    </tr>
                    <tr>
                      <td>xx1xxxxx</td>
                      <td>Match byte at <a href="AArch32-dbgwvrn.html">DBGWVR&lt;n&gt;</a>+5</td>
                    </tr>
                    <tr>
                      <td>x1xxxxxx</td>
                      <td>Match byte at <a href="AArch32-dbgwvrn.html">DBGWVR&lt;n&gt;</a>+6</td>
                    </tr>
                    <tr>
                      <td>1xxxxxxx</td>
                      <td>Match byte at <a href="AArch32-dbgwvrn.html">DBGWVR&lt;n&gt;</a>+7</td>
                    </tr>
                  </tbody>
                
              </table>
            
              <p>If <a href="AArch32-dbgwvrn.html">DBGWVR&lt;n&gt;</a>[2] == 1, only BAS[3:0] are used and BAS[7:4] are ignored. ARM deprecates setting <a href="AArch32-dbgwvrn.html">DBGWVR&lt;n&gt;</a>[2] == 1.</p>
            
              <p>The valid values for BAS are non-zero binary numbers all of whose set bits are contiguous. All other values are reserved and must not be used by software. See  <span class="xref">'Reserved DBGWCR&lt;n&gt;.BAS values' in the ARMv8 ARM, section G2 (AArch32 Self-hosted Debug)</span></p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="LSC">LSC, bits [4:3]
                  </h4>
              <p>Load/store control. This field enables watchpoint matching on the type of access being made. Possible values of this field are:</p>
            <table class="valuetable"><tr><th>LSC</th><th>Meaning</th></tr><tr><td class="bitfield">01</td><td>
                  <p>Match instructions that load from a watchpointed address.</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Match instructions that store to a watchpointed address.</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Match instructions that load from or store to a watchpointed address.</p>
                </td></tr></table>
              <p>All other values are reserved, but must behave as if the watchpoint is disabled. Software must not rely on this property as the behavior of reserved values might change in a future revision of the architecture.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="PAC">PAC, bits [2:1]
                  </h4>
              <p>Privilege of access control. Determines the Exception level or levels at which a Watchpoint debug event for watchpoint n is generated. This field must be interpreted along with the SSC and HMC fields.</p>
            
              <p>For more information on the operation of the SSC, HMC, and PAC fields, see <span class="xref">'Execution conditions for which a watchpoint generates Watchpoint exceptions' in the ARMv8 ARM, section G2 (AArch32 Self-hosted Debug)</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="E">E, bit [0]
              </h4>
              <p>Enable watchpoint n. Possible values are:</p>
            <table class="valuetable"><tr><th>E</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Watchpoint disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Watchpoint enabled.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><div class="access_mechanisms"><h2>Accessing the DBGWCR&lt;n&gt;</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  &lt;syntax&gt;</p></div><div class="access_instruction"><p>This register can be written using MCR with the following syntax:</p><p class="asm-code">MCR  &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p14, 0, 
                &lt;Rt&gt;, c0, 
                &lt;CRm&gt;, 7</td><td>000</td><td>111</td><td>0000</td><td>1110</td><td>n&lt;3:0&gt;
      </td></tr></table><ul><li>&lt;CRm&gt; is in the range c0 - c15.</li></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RW</td><td>
        n/a
      </td><td>RW</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RW</td><td>RW</td><td>RW</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>RW</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
            In both Security states, and not dependent on other configuration bits:
          </p><ul><li><p>If <a href="ext-edscr.html">EDSCR</a>.TDA==1, and <a href="AArch32-dbgoslsr.html">DBGOSLSR</a>.OSLK==0, accesses to this register from PL1 and PL2 are trapped to Debug state.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch32
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-hdcr.html">HDCR</a>.TDA==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul><p>
        When
        EL3 is implemented and is using AArch64
        :
      </p><ul><li><p>If <a href="AArch64-mdcr_el3.html">MDCR_EL3</a>.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
