// Seed: 2270349562
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
  wire id_10;
  wire id_11;
  id_12(
      1'b0, id_6, 1'h0
  );
  always disable id_13;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output supply0 id_2,
    input uwire id_3,
    output logic id_4,
    input tri1 id_5,
    output tri id_6,
    input uwire id_7,
    input wand id_8,
    input uwire id_9,
    input wand id_10,
    input logic id_11,
    input wand id_12,
    input tri id_13,
    input wand id_14,
    output tri1 id_15
);
  wire id_17;
  wire id_18;
  always id_4 = #1 id_11;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_18,
      id_18,
      id_17,
      id_18,
      id_18
  );
endmodule
