Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/aniru/OneDrive/Desktop/Verilog HDL/async_fifo_1/async_fifo_1.srcs/sources_1/new/async_fifo_1.v" Line 3. Module async_fifo_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aniru/OneDrive/Desktop/Verilog HDL/async_fifo_1/async_fifo_1.srcs/sources_1/new/two_ff_sync.v" Line 3. Module two_ff_sync(SIZE=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aniru/OneDrive/Desktop/Verilog HDL/async_fifo_1/async_fifo_1.srcs/sources_1/new/two_ff_sync.v" Line 3. Module two_ff_sync(SIZE=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aniru/OneDrive/Desktop/Verilog HDL/async_fifo_1/async_fifo_1.srcs/sources_1/new/FIFO_memory.v" Line 2. Module FIFO_memory_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aniru/OneDrive/Desktop/Verilog HDL/async_fifo_1/async_fifo_1.srcs/sources_1/new/rptr_sync.v" Line 3. Module rptr_empty doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aniru/OneDrive/Desktop/Verilog HDL/async_fifo_1/async_fifo_1.srcs/sources_1/new/wptr_full.v" Line 2. Module wptr_full doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aniru/OneDrive/Desktop/Verilog HDL/async_fifo_1/async_fifo_1.srcs/sources_1/new/async_fifo_1.v" Line 3. Module async_fifo_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aniru/OneDrive/Desktop/Verilog HDL/async_fifo_1/async_fifo_1.srcs/sources_1/new/two_ff_sync.v" Line 3. Module two_ff_sync(SIZE=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aniru/OneDrive/Desktop/Verilog HDL/async_fifo_1/async_fifo_1.srcs/sources_1/new/two_ff_sync.v" Line 3. Module two_ff_sync(SIZE=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aniru/OneDrive/Desktop/Verilog HDL/async_fifo_1/async_fifo_1.srcs/sources_1/new/FIFO_memory.v" Line 2. Module FIFO_memory_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aniru/OneDrive/Desktop/Verilog HDL/async_fifo_1/async_fifo_1.srcs/sources_1/new/rptr_sync.v" Line 3. Module rptr_empty doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aniru/OneDrive/Desktop/Verilog HDL/async_fifo_1/async_fifo_1.srcs/sources_1/new/wptr_full.v" Line 2. Module wptr_full doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.two_ff_sync(SIZE=5)
Compiling module xil_defaultlib.FIFO_memory_default
Compiling module xil_defaultlib.rptr_empty
Compiling module xil_defaultlib.wptr_full
Compiling module xil_defaultlib.async_fifo_1
Compiling module xil_defaultlib.FIFO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIFO_tb_behav
