#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf5c980 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf5cb10 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0xf693a0 .functor NOT 1, L_0xf92ec0, C4<0>, C4<0>, C4<0>;
L_0xf92c50 .functor XOR 5, L_0xf92a80, L_0xf92bb0, C4<00000>, C4<00000>;
L_0xf92db0 .functor XOR 5, L_0xf92c50, L_0xf92d10, C4<00000>, C4<00000>;
v0xf90680_0 .net *"_ivl_10", 4 0, L_0xf92d10;  1 drivers
v0xf90780_0 .net *"_ivl_12", 4 0, L_0xf92db0;  1 drivers
v0xf90860_0 .net *"_ivl_2", 4 0, L_0xf929e0;  1 drivers
v0xf90920_0 .net *"_ivl_4", 4 0, L_0xf92a80;  1 drivers
v0xf90a00_0 .net *"_ivl_6", 4 0, L_0xf92bb0;  1 drivers
v0xf90b30_0 .net *"_ivl_8", 4 0, L_0xf92c50;  1 drivers
v0xf90c10_0 .var "clk", 0 0;
v0xf90cb0_0 .net "in", 0 0, v0xf8f850_0;  1 drivers
v0xf90d50_0 .net "next_state_dut", 3 0, v0xf90120_0;  1 drivers
v0xf90e80_0 .net "next_state_ref", 3 0, L_0xf923b0;  1 drivers
v0xf90f50_0 .net "out_dut", 0 0, L_0xf928f0;  1 drivers
v0xf91020_0 .net "out_ref", 0 0, L_0xf927f0;  1 drivers
v0xf910f0_0 .net "state", 3 0, v0xf8f9f0_0;  1 drivers
v0xf91190_0 .var/2u "stats1", 223 0;
v0xf91230_0 .var/2u "strobe", 0 0;
v0xf912f0_0 .net "tb_match", 0 0, L_0xf92ec0;  1 drivers
v0xf913c0_0 .net "tb_mismatch", 0 0, L_0xf693a0;  1 drivers
L_0xf929e0 .concat [ 1 4 0 0], L_0xf927f0, L_0xf923b0;
L_0xf92a80 .concat [ 1 4 0 0], L_0xf927f0, L_0xf923b0;
L_0xf92bb0 .concat [ 1 4 0 0], L_0xf928f0, v0xf90120_0;
L_0xf92d10 .concat [ 1 4 0 0], L_0xf927f0, L_0xf923b0;
L_0xf92ec0 .cmp/eeq 5, L_0xf929e0, L_0xf92db0;
S_0xf5cca0 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0xf5cb10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
P_0xf686d0 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0xf68710 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0xf68750 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0xf68790 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
L_0xf46f80 .functor OR 1, L_0xf915c0, L_0xf91660, C4<0>, C4<0>;
L_0xf5d650 .functor NOT 1, v0xf8f850_0, C4<0>, C4<0>, C4<0>;
L_0xf6b4d0 .functor AND 1, L_0xf46f80, L_0xf5d650, C4<1>, C4<1>;
L_0xf91a20 .functor OR 1, L_0xf918b0, L_0xf91950, C4<0>, C4<0>;
L_0xf91d40 .functor OR 1, L_0xf91a20, L_0xf91b90, C4<0>, C4<0>;
L_0xf91e50 .functor AND 1, L_0xf91d40, v0xf8f850_0, C4<1>, C4<1>;
L_0xf920d0 .functor OR 1, L_0xf91f50, L_0xf92030, C4<0>, C4<0>;
L_0xf921e0 .functor NOT 1, v0xf8f850_0, C4<0>, C4<0>, C4<0>;
L_0xf922a0 .functor AND 1, L_0xf920d0, L_0xf921e0, C4<1>, C4<1>;
L_0xf92680 .functor AND 1, L_0xf925e0, v0xf8f850_0, C4<1>, C4<1>;
v0xf69510_0 .net *"_ivl_10", 0 0, L_0xf6b4d0;  1 drivers
v0xf695b0_0 .net *"_ivl_15", 0 0, L_0xf918b0;  1 drivers
v0xf47090_0 .net *"_ivl_17", 0 0, L_0xf91950;  1 drivers
v0xf47160_0 .net *"_ivl_18", 0 0, L_0xf91a20;  1 drivers
v0xf8e2d0_0 .net *"_ivl_21", 0 0, L_0xf91b90;  1 drivers
v0xf8e400_0 .net *"_ivl_22", 0 0, L_0xf91d40;  1 drivers
v0xf8e4e0_0 .net *"_ivl_24", 0 0, L_0xf91e50;  1 drivers
v0xf8e5c0_0 .net *"_ivl_29", 0 0, L_0xf91f50;  1 drivers
v0xf8e6a0_0 .net *"_ivl_3", 0 0, L_0xf915c0;  1 drivers
v0xf8e810_0 .net *"_ivl_31", 0 0, L_0xf92030;  1 drivers
v0xf8e8f0_0 .net *"_ivl_32", 0 0, L_0xf920d0;  1 drivers
v0xf8e9d0_0 .net *"_ivl_34", 0 0, L_0xf921e0;  1 drivers
v0xf8eab0_0 .net *"_ivl_36", 0 0, L_0xf922a0;  1 drivers
v0xf8eb90_0 .net *"_ivl_42", 0 0, L_0xf925e0;  1 drivers
v0xf8ec70_0 .net *"_ivl_43", 0 0, L_0xf92680;  1 drivers
v0xf8ed50_0 .net *"_ivl_5", 0 0, L_0xf91660;  1 drivers
v0xf8ee30_0 .net *"_ivl_6", 0 0, L_0xf46f80;  1 drivers
v0xf8f020_0 .net *"_ivl_8", 0 0, L_0xf5d650;  1 drivers
v0xf8f100_0 .net "in", 0 0, v0xf8f850_0;  alias, 1 drivers
v0xf8f1c0_0 .net "next_state", 3 0, L_0xf923b0;  alias, 1 drivers
v0xf8f2a0_0 .net "out", 0 0, L_0xf927f0;  alias, 1 drivers
v0xf8f360_0 .net "state", 3 0, v0xf8f9f0_0;  alias, 1 drivers
L_0xf915c0 .part v0xf8f9f0_0, 0, 1;
L_0xf91660 .part v0xf8f9f0_0, 2, 1;
L_0xf918b0 .part v0xf8f9f0_0, 0, 1;
L_0xf91950 .part v0xf8f9f0_0, 1, 1;
L_0xf91b90 .part v0xf8f9f0_0, 3, 1;
L_0xf91f50 .part v0xf8f9f0_0, 1, 1;
L_0xf92030 .part v0xf8f9f0_0, 3, 1;
L_0xf923b0 .concat8 [ 1 1 1 1], L_0xf6b4d0, L_0xf91e50, L_0xf922a0, L_0xf92680;
L_0xf925e0 .part v0xf8f9f0_0, 2, 1;
L_0xf927f0 .part v0xf8f9f0_0, 3, 1;
S_0xf8f4c0 .scope module, "stim1" "stimulus_gen" 3 100, 3 22 0, S_0xf5cb10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 4 "state";
    .port_info 3 /INPUT 1 "tb_match";
v0xf8f690_0 .net "clk", 0 0, v0xf90c10_0;  1 drivers
v0xf8f770_0 .var/2s "errored1", 31 0;
v0xf8f850_0 .var "in", 0 0;
v0xf8f950_0 .var/2s "onehot_error", 31 0;
v0xf8f9f0_0 .var "state", 3 0;
v0xf8fb00_0 .net "tb_match", 0 0, L_0xf92ec0;  alias, 1 drivers
E_0xf562a0/0 .event negedge, v0xf8f690_0;
E_0xf562a0/1 .event posedge, v0xf8f690_0;
E_0xf562a0 .event/or E_0xf562a0/0, E_0xf562a0/1;
S_0xf8fc50 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0xf5cb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
L_0x7f802ea96018 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0xf8ff10_0 .net/2u *"_ivl_0", 3 0, L_0x7f802ea96018;  1 drivers
v0xf90010_0 .net "in", 0 0, v0xf8f850_0;  alias, 1 drivers
v0xf90120_0 .var "next_state", 3 0;
v0xf901c0_0 .net "out", 0 0, L_0xf928f0;  alias, 1 drivers
v0xf90280_0 .net "state", 3 0, v0xf8f9f0_0;  alias, 1 drivers
E_0xf56560 .event anyedge, v0xf8f360_0, v0xf8f100_0;
L_0xf928f0 .cmp/eq 4, v0xf8f9f0_0, L_0x7f802ea96018;
S_0xf90460 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0xf5cb10;
 .timescale -12 -12;
E_0xf55e30 .event anyedge, v0xf91230_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xf91230_0;
    %nor/r;
    %assign/vec4 v0xf91230_0, 0;
    %wait E_0xf55e30;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xf8f4c0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf8f770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf8f950_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0xf8f4c0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf562a0;
    %pushi/vec4 1, 0, 4;
    %vpi_func 3 35 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xf8f9f0_0, 0;
    %vpi_func 3 36 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xf8f850_0, 0;
    %load/vec4 v0xf8fb00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf8f950_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xf8f950_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf8f770_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf562a0;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0xf8f9f0_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xf8f850_0, 0;
    %load/vec4 v0xf8fb00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf8f770_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xf8f770_0, 0, 32;
T_2.6 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0xf8f950_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v0xf8f770_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_2.8 ;
    %load/vec4 v0xf8f950_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0xf8f770_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.11 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xf8fc50;
T_3 ;
    %wait E_0xf56560;
    %load/vec4 v0xf90280_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xf90120_0, 0, 4;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0xf90010_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xf90120_0, 0, 4;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xf90120_0, 0, 4;
T_3.7 ;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0xf90010_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0xf90120_0, 0, 4;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xf90120_0, 0, 4;
T_3.9 ;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0xf90010_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xf90120_0, 0, 4;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xf90120_0, 0, 4;
T_3.11 ;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0xf90010_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0xf90120_0, 0, 4;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xf90120_0, 0, 4;
T_3.13 ;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xf5cb10;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf90c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf91230_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xf5cb10;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xf90c10_0;
    %inv;
    %store/vec4 v0xf90c10_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xf5cb10;
T_6 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0xf8f690_0, v0xf913c0_0, v0xf90cb0_0, v0xf910f0_0, v0xf90e80_0, v0xf90d50_0, v0xf91020_0, v0xf90f50_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xf5cb10;
T_7 ;
    %load/vec4 v0xf91190_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xf91190_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf91190_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_7.1 ;
    %load/vec4 v0xf91190_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0xf91190_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xf91190_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.3 ;
    %load/vec4 v0xf91190_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf91190_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xf91190_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf91190_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xf5cb10;
T_8 ;
    %wait E_0xf562a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf91190_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf91190_0, 4, 32;
    %load/vec4 v0xf912f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xf91190_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf91190_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf91190_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf91190_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xf90e80_0;
    %load/vec4 v0xf90e80_0;
    %load/vec4 v0xf90d50_0;
    %xor;
    %load/vec4 v0xf90e80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xf91190_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf91190_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xf91190_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf91190_0, 4, 32;
T_8.4 ;
    %load/vec4 v0xf91020_0;
    %load/vec4 v0xf91020_0;
    %load/vec4 v0xf90f50_0;
    %xor;
    %load/vec4 v0xf91020_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0xf91190_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf91190_0, 4, 32;
T_8.10 ;
    %load/vec4 v0xf91190_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf91190_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm3onehot/fsm3onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/fsm3onehot/iter2/response3/top_module.sv";
