""" Core classes for modelling a bitstream back into verilog and routes.

There are 3 modelling elements:

 - Bel: A synthesizable element.
 - Site: A collection of Bel's, routing sinks and routing sources.
 - Module: The root container for all Sites

The modelling approach works as so:

BELs represent a particular tech library instance (e.g. LUT6 or FDRE).  These
BELs are connected into the routing fabric or internal site sources via the
Site methods:

 - Site.add_sink
 - Site.add_source
 - Site.add_output_from_internal
 - Site.connect_internal
 - Site.add_internal_source

BEL parameters should be on the BEL.

In cases where there is multiple instances of a BEL (e.g. LUT's), the
Bel.set_bel must be called to ensure that Vivado places the BEL in the exact
location.

"""

import functools
from .make_routes import make_routes, ONE_NET, ZERO_NET, prune_antennas
from .connection_db_utils import get_wire_pkey


def pin_to_wire_and_idx(pin):
    """ Break pin name into wire name and vector index.

    Arguments
    ---------
    pin : str
        Pin name, with optional vector index.

    Returns
    -------
    wire : str
        Wire name
    idx : int
        Vector index

    >>> pin_to_wire_and_idx('A')
    ('A', None)
    >>> pin_to_wire_and_idx('A[0]')
    ('A', 0)
    >>> pin_to_wire_and_idx('A[1]')
    ('A', 1)

    """
    idx = pin.find('[')
    if idx == -1:
        return (pin, None)
    else:
        assert pin[-1] == ']'
        return (pin[:idx], int(pin[idx + 1:-1]))


def make_bus(wires):
    """ Combine bus wires into a consecutive bus.

    Args:
        wires ([str]): Takes list of wire names.

    Returns list of (wire/bus name, max bus wire count).

    If the wire is NOT a bus, then max bus wire count will be None.
    If the wire was part of a bus, then max bus wire count will be the maximum
    observed bus index.  It is assumed that all buses will be sized as
    [max:0].

    >>> list(make_bus(['A', 'B']))
    [('A', None), ('B', None)]
    >>> list(make_bus(['A[0]', 'A[1]', 'B']))
    [('A', 1), ('B', None)]
    >>> list(make_bus(['A[0]', 'A[1]', 'B[0]']))
    [('A', 1), ('B', 0)]

    """
    output = {}
    buses = {}

    for w in wires:
        widx = w.rfind('[')
        if widx != -1 and w[-1] == ']':

            bus = w[0:widx]
            idx = int(w[widx + 1:-1])

            if bus not in buses:
                buses[bus] = []

            buses[bus].append(idx)
        else:
            output[w] = None

    for bus, values in buses.items():
        output[bus] = max(values)

    for name in sorted(output):
        yield name, output[name]


def escape_verilog_name(name):
    """ Transform net names into escaped id and bus selection (if any)

    Args:
        name (str): Net name

    Returns:
        Escape verilog name

    >>> escape_verilog_name(
    ...     '$abc$6513$auto$alumacc.cc:474:replace_alu$1259.B_buf[4]')
    '\\\\$abc$6513$auto$alumacc.cc:474:replace_alu$1259.B_buf [4]'
    >>> escape_verilog_name(
    ...     '$abc$6513$auto$alumacc.cc:474:replace_alu$1259.B_buf[4:0]')
    '\\\\$abc$6513$auto$alumacc.cc:474:replace_alu$1259.B_buf[4:0] '
    >>> escape_verilog_name(
    ...     '$abc$6513$auto$alumacc.cc:474:replace_alu$1259.B_buf[4:0][0]')
    '\\\\$abc$6513$auto$alumacc.cc:474:replace_alu$1259.B_buf[4:0] [0]'
    >>> escape_verilog_name(
    ...     'test')
    '\\\\test '
    """

    idx = name.rfind('[')
    bus_idx = None
    if idx != -1 and name[-1] == ']':
        try:
            bus_idx = int(name[idx + 1:-1])
        except ValueError:
            pass

    if bus_idx is None:
        # Escape whole name
        return '\\' + name + ' '

    return '\\' + name[:idx] + ' ' + name[idx:]


class ConnectionModel(object):
    """ Constant, Wire, Bus and NoConnect objects represent a small interface
    for Verilog module instance connection descriptions.
    """

    def to_string(self, net_map=None):
        """ Returns the string representing this models connection in verilog.

        Arguments
        ---------
        net_map : map of str to str
            Optional wire renaming map.  If present, leaf wires should be
            renamed through the map.

        Returns
        -------
        str representing valid Verilog to model the connect by this object.

        """
        pass

    def iter_wires(self):
        """ Iterates over wires present on this object.

        Yields
        ------
        Vector index : int
            Is None for scalar connections, otherwise an integer that
            represents the index into the vector.
        Connection : str
            Verilog representing this connection.

        """
        pass


class Constant(ConnectionModel):
    """ Represents a boolean constant, e.g. 1'b0 or 1'b1. """

    def __init__(self, value):
        assert value in [0, 1]
        self.value = value

    def to_string(self, net_map=None):
        return "1'b{}".format(self.value)

    def __repr__(self):
        return 'Constant({})'.format(self.value)

    def iter_wires(self):
        return iter([])


class Wire(ConnectionModel):
    """ Represents a single wire connection. """

    def __init__(self, wire):
        self.wire = wire

    def to_string(self, net_map=None):
        if net_map is None:
            return self.wire
        else:
            if self.wire in net_map:
                return net_map[self.wire]
            else:
                return self.wire

    def __repr__(self):
        return 'Wire({})'.format(repr(self.wire))

    def iter_wires(self):
        yield (None, self.wire)


class Bus(ConnectionModel):
    """ Represents a vector wire connection.

    Arguments
    ---------
    wires : list of Constant or Wire objects.

    """

    def __init__(self, wires):
        self.wires = wires

    def to_string(self, net_map=None):
        return '{' + ', '.join(
            wire.to_string(net_map=net_map) for wire in self.wires[::-1]
        ) + '}'

    def __repr__(self):
        return 'Bus({})'.format(repr(self.wires))

    def iter_wires(self):
        for idx, wire in enumerate(self.wires):
            for _, real_wire in wire.iter_wires():
                yield (idx, real_wire)


class NoConnect(ConnectionModel):
    """ Represents an unconnected port. """

    def __init__(self):
        pass

    def to_string(self, net_map=None):
        return ''

    def __repr__(self):
        return 'NoConnect()'

    def iter_wires(self):
        return iter([])


def flatten_wires(wire, wire_assigns, wire_name_net_map):
    """ Given a wire, return the source net name (or constant string).

    Arguments
    ---------
    wire : str
        Wire to translate to source
    wire_assigns : dict of str to str
        Map of wires to their parents.  Equivilant to assign statements in
        verilog.  Example:

        assign A = B;

        would be represented as:

        {
            'A': 'B'
        }
    wire_name_net_map : dict of str to str
        Some wires have net names that originate from the post-synth eblif.
        This maps programatic net names (e.g. CLBLL_L_X12Y110_SLICE_X16Y110_BO5)
        to these post-synth eblif names.

    """

    while True:
        if wire not in wire_assigns:
            break

        wires = wire_assigns[wire]
        assert len(wires) == 1, wires
        wire = wires[0]

    if wire in wire_name_net_map:
        return wire_name_net_map[wire]
    else:
        if wire in [0, 1]:
            return "1'b{}".format(wire)
        else:
            return wire


class Bel(object):
    """ Object to model a BEL. """

    def __init__(self, module, name=None, keep=True, priority=0):
        """ Construct Bel object.

        module (str): Exact tech library name to instance during synthesis.
            Example "LUT6_2" or "FDRE".
        name (str): Optional name of this bel, used to disambiguate multiple
            instances of the same module in a site.  If there are multiple
            instances of the same module in a site, name must be specified and
            unique.
        keep (bool): Controls if KEEP, DONT_TOUCH constraints are added to this
            instance.
        priority (int): Priority for assigning LOC attributes.  Lower priority
            means LOC is set first.  LOC priority should be set to allow
            assignment without blocking later elements.

        """
        self.module = module
        if name is None:
            self.name = module
        else:
            self.name = name
        self.connections = {}
        self.unused_connections = set()
        self.parameters = {}
        self.outputs = set()
        self.prefix = None
        self.site = None
        self.keep = keep
        self.bel = None
        self.nets = None
        self.net_names = {}
        self.priority = priority

    def set_prefix(self, prefix):
        """ Set the prefix used for wire and BEL naming.

        This is method is typically called automatically during
        Site.integrate_site. """
        self.prefix = prefix

    def set_site(self, site):
        """ Sets the site string used to set the LOC constraint.

        This is method is typically called automatically during
        Site.integrate_site. """
        self.site = site

    def set_bel(self, bel):
        """ Sets the BEL constraint.

        This method should be called if the parent site has multiple instances
        of the BEL (e.g. LUT6 in a SLICE).
        """
        self.bel = bel

    def _prefix_things(self, s):
        """ Apply the prefix (if any) to the input string. """
        if self.prefix is not None:
            return '{}_{}'.format(self.prefix, s)
        else:
            return s

    def get_prefixed_name(self):
        return self._prefix_things(self.name)

    def get_cell(self, top):
        """ Get the cell name of this BEL.

        Should only be called after set_prefix has been invoked (if set_prefix
        will be called)."""

        # The .cname property will be associated with some pin/net combinations
        # Use this name if present.

        eblif_cnames = set()
        for ((pin, idx), net) in self.net_names.items():
            cname = top.lookup_cname(pin, idx, net)
            if cname is not None:
                eblif_cnames.add(cname)

        if len(eblif_cnames) > 0:
            # Always post-fix with the programatic name to allow for easier
            # cell lookup via something like "*{name}"
            return escape_verilog_name(
                '_'.join(eblif_cnames) + self._prefix_things(self.name)
            )
        else:
            return self._prefix_things(self.name)

    def create_connections(self, top):
        """ Create connection model for this BEL.

        Returns
        -------
        dead_wires : list of str
            List of wires that represents unconnected input or output wires
            in vectors on this BEL.
        connections : map of str to ConnectionModel

        """
        connections = {}
        buses = {}
        bus_is_output = {}

        for wire, connection in self.connections.items():
            if top.is_top_level(connection):
                connection_wire = Wire(connection)
            elif connection in [0, 1]:
                connection_wire = Constant(connection)
            else:
                if connection is not None:
                    connection_wire = Wire(self._prefix_things(connection))
                else:
                    connection_wire = None

            if '[' in wire:
                bus_name, address = wire.split('[')
                assert address[-1] == ']', address

                wire_is_output = wire in self.outputs
                if bus_name not in buses:
                    buses[bus_name] = {}
                    bus_is_output[bus_name] = wire_is_output
                else:
                    assert bus_is_output[bus_name] == wire_is_output, (
                        bus_name,
                        wire,
                        bus_is_output[bus_name],
                        wire_is_output,
                    )

                if connection_wire is not None:
                    buses[bus_name][int(address[:-1])] = connection_wire
                else:
                    buses[bus_name][int(address[:-1])] = None
            else:
                if connection_wire is None:
                    connection_wire = NoConnect()
                connections[wire] = connection_wire

        dead_wires = []

        for bus_name, bus in buses.items():
            prefix_bus_name = self._prefix_things(bus_name)
            num_elements = max(bus.keys()) + 1
            bus_wires = [None for _ in range(num_elements)]
            for idx, wire in bus.items():
                bus_wires[idx] = wire

            for idx, wire in enumerate(bus_wires):
                if wire is None:
                    dead_wire = '_{}_{}_'.format(prefix_bus_name, idx)
                    dead_wires.append(dead_wire)
                    bus_wires[idx] = Wire(dead_wire)

            connections[bus_name] = Bus(bus_wires)

        for unused_connection in self.unused_connections:
            connections[unused_connection] = NoConnect()

        return dead_wires, connections

    def make_net_map(self, top, net_map):
        """ Create a mapping of programatic net names to VPR net names.

        By default nets are named:

        {tile}_{site}_{pin}{pin idx}

        For example:

        CLBLL_L_X12Y110_SLICE_X16Y110_BO5

        This scheme unambiguously names a connection in the design.  Initially
        all nets and BELs are defined using this scheme to provide a simple
        unambiguous way to refer to wires in the design.

        However the parent design maybe have assigned wires net names from the,
        e.g. "\$auto$alumacc.cc:474:replace_alu$1273.CO_CHAIN [1]". This
        function builds the association between these two schemes using the
        pin to net mapping created via Bel.add_net_name. Bel.add_net_name is
        called during site integration to associate Bel pins with net names
        via the wire primary key table in the connection database.

        During verilog output, the net map can be used to translate the
        programatic names back to the net names from the eblif used during
        place and route.

        """
        _, connections = self.create_connections(top)

        for pin, connection in connections.items():
            for idx, wire in connection.iter_wires():
                key = (pin, idx)

                if key in self.net_names:
                    if wire in net_map:
                        assert self.net_names[key] == net_map[wire], (
                            key, self.net_names[key], net_map[wire]
                        )
                    else:
                        net_map[wire] = self.net_names[key]

    def output_verilog(self, top, net_map, indent='  '):
        """ Output the Verilog to represent this BEL. """
        dead_wires, connections = self.create_connections(top)

        for dead_wire in dead_wires:
            yield '{indent}wire [0:0] {wire};'.format(
                indent=indent, wire=dead_wire
            )

        yield ''

        if self.site is not None:
            comment = []
            if self.keep:
                comment.append('KEEP')
                comment.append('DONT_TOUCH')

            if self.bel:
                comment.append('BEL = "{bel}"'.format(bel=self.bel))

            yield '{indent}(* {comment} *)'.format(
                indent=indent, comment=', '.join(comment)
            )

        yield '{indent}{site} #('.format(indent=indent, site=self.module)

        parameters = []
        for param, value in sorted(self.parameters.items(),
                                   key=lambda x: x[0]):
            parameters.append(
                '{indent}{indent}.{param}({value})'.format(
                    indent=indent, param=param, value=value
                )
            )

        if parameters:
            yield ',\n'.join(parameters)

        yield '{indent}) {name} ('.format(
            indent=indent, name=self.get_cell(top)
        )

        if connections:
            yield ',\n'.join(
                '.{}({})'.format(port, connections[port].to_string(net_map))
                for port in sorted(connections)
            )

        yield '{indent});'.format(indent=indent)

    def add_net_name(self, pin, net_name):
        """ Add name of net attached to this pin ."""
        assert pin not in self.net_names
        key = pin_to_wire_and_idx(pin)
        self.net_names[key] = net_name


class Site(object):
    """ Object to model a Site.

    A site is a collection of BELs, and sources and sinks that connect the
    site to the routing fabric.  Sources and sinks exported by the Site will
    be used during routing formation.

    Wires that are not in the sources and sinks lists will be invisible to
    the routing formation step.  In particular, site connections that should
    be sources and sinks but are not specified will be ingored during routing
    formation, and likely end up as disconnected wires.

    On the flip side it is import that specified sinks are always connected
    to at least one BEL.  If this is not done, antenna nets may be emitted
    during routing formation, which will result in a DRC violation.

    Parameters
    ----------
    merged_site : bool
        Set to true if this site spans multiple sites (e.g. BRAM36 spans
        BRAM18_Y0 and BRAM18_Y1), versus a SLICEL, which stays within its
        SLICE_X0.

    """

    def __init__(self, features, site, tile=None, merged_site=False):
        self.bels = []
        self.sinks = {}
        self.sources = {}
        self.outputs = {}
        self.internal_sources = {}

        self.set_features = set()
        self.post_route_cleanup = None
        self.bel_map = {}

        self.site_wire_to_wire_pkey = {}

        aparts = features[0].feature.split('.')

        for f in features:
            if f.value == 0:
                continue

            if merged_site:
                parts = f.feature.split('.')
                assert parts[0] == aparts[0]
                self.set_features.add('.'.join(parts[1:]))
            else:
                parts = f.feature.split('.')
                assert parts[0] == aparts[0]
                assert parts[1] == aparts[1]
                self.set_features.add('.'.join(parts[2:]))

        if tile is None:
            self.tile = aparts[0]
        else:
            self.tile = tile

        self.site = site

    def has_feature(self, feature):
        """ Does this set have the specified feature set? """
        return feature in self.set_features

    def add_sink(self, bel, bel_pin, sink):
        """ Adds a sink.

        Attaches sink to the specified bel.

        bel (Bel): Bel object
        bel_pin (str): The exact tech library name for the relevant pin.  Can be
            a bus (e.g. A[5]).  The name must identically match the library
            name or an error will occur during synthesis.
        sink (str): The exact site pin name for this sink.  The name must
            identically match the site pin name, or an error will be generated
            when Site.integrate_site is invoked.

        """

        assert bel_pin not in bel.connections

        if sink not in self.sinks:
            self.sinks[sink] = []

        bel.connections[bel_pin] = sink
        self.sinks[sink].append((bel, bel_pin))

    def mask_sink(self, bel, bel_pin):
        """ Mark a BEL pin as not visible in the Verilog.

        This bel_pin is effectively removed from the Verilog output, but
        may still be routed too during FIXED_ROUTE emission.
        """
        assert bel_pin in bel.connections

        sink = bel.connections[bel_pin]

        sink_idx = None
        for idx, (a_bel, a_bel_pin) in enumerate(self.sinks[sink]):
            if a_bel is bel and bel_pin == a_bel_pin:
                assert sink_idx is None
                sink_idx = idx

        assert sink_idx is not None, (bel, bel_pin, sink)
        self.sinks[sink][sink_idx] = None
        del bel.connections[bel_pin]

    def rename_sink(self, bel, old_bel_pin, new_bel_pin):
        """ Rename a BEL sink from one pin name to another.

        new_bel_pin may be a mask'd sink BEL pin.

        """
        self.move_sink(bel, old_bel_pin, bel, new_bel_pin)

    def move_sink(self, old_bel, old_bel_pin, new_bel, new_bel_pin):
        """ Moves sink from one BEL in site to another BEL in site.

        new_bel_pin may be a mask'd sink BEL pin.

        """
        assert old_bel_pin in old_bel.connections
        assert new_bel_pin not in new_bel.connections

        new_bel.connections[new_bel_pin] = old_bel.connections[old_bel_pin]
        sink = old_bel.connections[old_bel_pin]
        del old_bel.connections[old_bel_pin]

        sink_idx = None
        for idx, (a_bel, a_bel_pin) in enumerate(self.sinks[sink]):
            if a_bel is old_bel and a_bel_pin == old_bel_pin:
                assert sink_idx is None
                sink_idx = idx

        assert sink_idx is not None, (old_bel, old_bel_pin, sink)
        self.sinks[sink][sink_idx] = (new_bel, new_bel_pin)

    def add_source(self, bel, bel_pin, source):
        """ Adds a source.

        Attaches source to bel.

        bel (Bel): Bel object
        bel_pin (str): The exact tech library name for the relevant pin.  Can be
            a bus (e.g. A[5]).  The name must identically match the library
            name or an error will occur during synthesis.
        source (str): The exact site pin name for this source.  The name must
            identically match the site pin name, or an error will be generated
            when Site.integrate_site is invoked.

        """
        assert source not in self.sources
        assert bel_pin not in bel.connections

        bel.connections[bel_pin] = source
        bel.outputs.add(bel_pin)
        self.sources[source] = (bel, bel_pin)

    def rename_source(self, bel, old_bel_pin, new_bel_pin):
        """ Rename a BEL source from one pin name to another.

        new_bel_pin may be a mask'd source BEL pin.

        """
        self.move_source(bel, old_bel_pin, bel, new_bel_pin)

    def move_source(self, old_bel, old_bel_pin, new_bel, new_bel_pin):
        """ Moves source from one BEL in site to another BEL in site.

        new_bel_pin may be a mask'd source BEL pin.

        """
        assert old_bel_pin in old_bel.connections
        assert new_bel_pin not in new_bel.connections

        source = old_bel.connections[old_bel_pin]
        a_bel, a_bel_pin = self.sources[source]
        assert a_bel is old_bel
        assert a_bel_pin == old_bel_pin

        self.sources[source] = (new_bel, new_bel_pin)

    def add_output_from_internal(self, source, internal_source):
        """ Adds a source from a site internal source.

        This is used to convert an internal_source wire to a site source.

        source (str): The exact site pin name for this source.  The name must
            identically match the site pin name, or an error will be generated
            when Site.integrate_site is invoked.
        internal_source (str): The internal_source must match the internal
            source name provided to Site.add_internal_source earlier.

        """
        assert source not in self.sources, source
        assert internal_source in self.internal_sources, internal_source

        self.outputs[source] = internal_source
        self.sources[source] = self.internal_sources[internal_source]

    def add_output_from_output(self, source, other_source):
        """ Adds an output wire from an existing source wire.

        The new output wire is not a source, but will participate in routing
        formation.

        source (str): The exact site pin name for this source.  The name must
            identically match the site pin name, or an error will be generated
            when Site.integrate_site is invoked.
        other_source (str): The name of an existing source generated from add_source.

        """
        assert source not in self.sources
        assert other_source in self.sources
        self.outputs[source] = other_source

    def add_internal_source(self, bel, bel_pin, wire_name):
        """ Adds a site internal source.

        Adds an internal source to the site.  This wire will not be used during
        routing formation, but can be connected to other BELs within the site.

        bel (Bel): Bel object
        bel_pin (str): The exact tech library name for the relevant pin.  Can be
            a bus (e.g. A[5]).  The name must identically match the library
            name or an error will occur during synthesis.
        wire_name (str): The name of the site wire.  This wire_name must be
            overlap with a source or sink site pin name.

        """
        bel.connections[bel_pin] = wire_name
        bel.outputs.add(bel_pin)

        assert wire_name not in self.internal_sources, wire_name
        self.internal_sources[wire_name] = (bel, bel_pin)

    def connect_internal(self, bel, bel_pin, source):
        """ Connect a BEL pin to an existing internal source.

        bel (Bel): Bel object
        bel_pin (str): The exact tech library name for the relevant pin.  Can be
            a bus (e.g. A[5]).  The name must identically match the library
            name or an error will occur during synthesis.
        source (str): Existing internal source wire added via
            add_internal_source.

        """
        assert source in self.internal_sources, source
        assert bel_pin not in bel.connections
        bel.connections[bel_pin] = source

    def add_bel(self, bel, name=None):
        """ Adds a BEL to the site.

        All BELs that use the add_sink, add_source, add_internal_source,
        and connect_internal must call add_bel with the relevant BEL.

        bel (Bel): Bel object
        name (str): Optional name to assign to the bel to enable retrival with
            the maybe_get_bel method.  This name is not used for any other
            reason.

        """

        self.bels.append(bel)
        if name is not None:
            assert name not in self.bel_map
            self.bel_map[name] = bel

    def set_post_route_cleanup_function(self, func):
        """ Set callback to be called on this site during routing formation.

        This callback is intended to enable sites that must perform decisions
        based on routed connections.

        func (function): Function that takes two arguments, the parent module
            and the site object to cleanup.

        """
        self.post_route_cleanup = func

    def integrate_site(self, conn, module):
        """ Integrates site so that it can be used with routing formation.

        This method is called automatically by Module.add_site.

        """
        self.check_site()

        prefix = '{}_{}'.format(self.tile, self.site.name)

        site_pin_map = make_site_pin_map(frozenset(self.site.site_pins))

        # Sanity check BEL connections
        for bel in self.bels:
            bel.set_prefix(prefix)
            bel.set_site(self.site.name)

            for wire in bel.connections.values():
                if wire == 0 or wire == 1:
                    continue

                assert wire in self.sinks or \
                       wire in self.sources or \
                       wire in self.internal_sources or \
                       module.is_top_level(wire), wire

        wires = set()
        unrouted_sinks = set()
        unrouted_sources = set()
        wire_pkey_to_wire = {}
        source_bels = {}
        wire_assigns = {}
        net_map = {}

        for wire in self.internal_sources:
            prefix_wire = prefix + '_' + wire
            wires.add(prefix_wire)

        for wire in self.sinks:
            if wire is module.is_top_level(wire):
                continue

            prefix_wire = prefix + '_' + wire
            wires.add(prefix_wire)
            wire_pkey = get_wire_pkey(conn, self.tile, site_pin_map[wire])
            wire_pkey_to_wire[wire_pkey] = prefix_wire
            self.site_wire_to_wire_pkey[wire] = wire_pkey
            unrouted_sinks.add(wire_pkey)

        for wire in self.sources:
            if wire is module.is_top_level(wire):
                continue

            prefix_wire = prefix + '_' + wire
            wires.add(prefix_wire)
            wire_pkey = get_wire_pkey(conn, self.tile, site_pin_map[wire])

            net_name = module.check_for_net_name(wire_pkey)
            if net_name:
                wires.add(net_name)
                net_map[prefix_wire] = net_name

            wire_pkey_to_wire[wire_pkey] = prefix_wire
            self.site_wire_to_wire_pkey[wire] = wire_pkey
            unrouted_sources.add(wire_pkey)

            source_bel = self.sources[wire]

            if source_bel is not None:
                source_bels[wire_pkey] = source_bel

                if net_name:
                    bel, bel_pin = source_bel
                    bel.add_net_name(bel_pin, net_name)

        shorted_nets = {}

        for source_wire, sink_wire in self.outputs.items():
            wire_source = prefix + '_' + sink_wire
            wire = prefix + '_' + source_wire
            wires.add(wire)
            wire_assigns[wire] = [wire_source]

            # If this is a passthrough wire, then indicate that allow the net
            # is be merged.
            if sink_wire not in site_pin_map:
                continue

            sink_wire_pkey = get_wire_pkey(
                conn, self.tile, site_pin_map[sink_wire]
            )
            source_wire_pkey = get_wire_pkey(
                conn, self.tile, site_pin_map[source_wire]
            )
            if sink_wire_pkey in unrouted_sinks:
                shorted_nets[source_wire_pkey] = sink_wire_pkey

                # Because this is being treated as a short, remove the
                # source and sink.
                unrouted_sources.remove(source_wire_pkey)
                unrouted_sinks.remove(sink_wire_pkey)

        return dict(
            wires=wires,
            unrouted_sinks=unrouted_sinks,
            unrouted_sources=unrouted_sources,
            wire_pkey_to_wire=wire_pkey_to_wire,
            source_bels=source_bels,
            wire_assigns=wire_assigns,
            shorted_nets=shorted_nets,
            net_map=net_map,
        )

    def check_site(self):
        """ Sanity checks that the site is internally consistent. """
        internal_sources = set(self.internal_sources.keys())
        sinks = set(self.sinks.keys())
        sources = set(self.sources.keys())

        assert len(internal_sources & sinks) == 0, (internal_sources & sinks)
        assert len(internal_sources & sources) == 0, (
            internal_sources & sources
        )

        bel_ids = set()
        for bel in self.bels:
            bel_ids.add(id(bel))

        for bel_pair in self.sources.values():
            if bel_pair is not None:
                bel, _ = bel_pair
                assert id(bel) in bel_ids

        for sinks in self.sinks.values():
            for bel, _ in sinks:
                assert id(bel) in bel_ids

        for bel_pair in self.internal_sources.values():
            if bel_pair is not None:
                bel, _ = bel_pair
                assert id(bel) in bel_ids

    def maybe_get_bel(self, name):
        """ Returns named BEL from site.

        name (str): Name given during Site.add_bel.

        Returns None if name is not found, otherwise Bel object.
        """
        if name in self.bel_map:
            return self.bel_map[name]
        else:
            return None

    def remove_bel(self, bel_to_remove):
        """ Attempts to remove BEL from site.

        It is an error to remove a BEL if any of its outputs are currently
        in use by the Site.  This method does NOT verify that the sources
        of the BEL are not currently in use.

        """
        bel_idx = None
        for idx, bel in enumerate(self.bels):
            if id(bel) == id(bel_to_remove):
                bel_idx = idx
                break

        assert bel_idx is not None

        # Make sure none of the BEL sources are in use
        for bel in self.bels:
            if id(bel) == id(bel_to_remove):
                continue

            for site_wire in bel.connections.values():
                assert site_wire not in bel_to_remove.outputs, site_wire

        # BEL is not used internal, preceed with removal.
        del self.bels[bel_idx]
        removed_sinks = []
        removed_sources = []

        for sink_wire, bels_using_sink in self.sinks.items():
            bel_idx = None
            for idx, (bel, _) in enumerate(bels_using_sink):
                if id(bel) == id(bel_to_remove):
                    bel_idx = idx
                    break

            if bel_idx is not None:
                del bels_using_sink[bel_idx]

            if len(bels_using_sink) == 0:
                removed_sinks.append(self.site_wire_to_wire_pkey[sink_wire])

        sources_to_remove = []
        for source_wire, (bel, _) in self.sources.items():
            if id(bel) == id(bel_to_remove):
                removed_sources.append(
                    self.site_wire_to_wire_pkey[source_wire]
                )
                sources_to_remove.append(source_wire)

        for wire in sources_to_remove:
            del self.sources[wire]

        return removed_sinks, removed_sources

    def find_internal_source(self, bel, internal_source):
        source_wire = bel.connections[internal_source]
        assert source_wire in self.internal_sources, (
            internal_source, source_wire
        )

        for source, (bel_source, bel_wire) in self.sources.items():
            if id(bel_source) != id(bel):
                continue

            if bel_wire == internal_source:
                continue

            return source

        return None

    def find_internal_sink(self, bel, internal_sink):
        sink_wire = bel.connections[internal_sink]
        assert sink_wire not in bel.outputs, (internal_sink, sink_wire)

        if sink_wire not in self.internal_sources:
            assert sink_wire in self.sinks
            return sink_wire

    def remove_internal_sink(self, bel, internal_sink):
        sink_wire = self.find_internal_sink(bel, internal_sink)
        bel.connections[internal_sink] = None
        if sink_wire is not None:
            idx_to_remove = []
            for idx, (other_bel,
                      other_internal_sink) in enumerate(self.sinks[sink_wire]):
                if id(bel) == id(other_bel):
                    assert other_internal_sink == internal_sink
                    idx_to_remove.append(idx)

            for idx in sorted(idx_to_remove)[::-1]:
                del self.sinks[sink_wire][idx]

            if len(self.sinks[sink_wire]) == 0:
                del self.sinks[sink_wire]
                return self.site_wire_to_wire_pkey[sink_wire]


@functools.lru_cache(maxsize=None)
def make_site_pin_map(site_pins):
    """ Create map of site pin names to tile wire names. """
    site_pin_map = {}

    for site_pin in site_pins:
        site_pin_map[site_pin.name] = site_pin.wire

    return site_pin_map


def merge_exclusive_sets(set_a, set_b):
    """ set_b into set_a after verifying that set_a and set_b are disjoint. """
    assert len(set_a & set_b) == 0, (set_a & set_b)

    set_a |= set_b


def merge_exclusive_dicts(dict_a, dict_b):
    """ dict_b into dict_a after verifying that dict_a and dict_b have disjoint keys. """
    assert len(set(dict_a.keys()) & set(dict_b.keys())) == 0

    dict_a.update(dict_b)


class Module(object):
    """ Object to model a design. """

    def __init__(self, db, grid, conn, name="top"):
        self.name = name
        self.iostandard_defs = {}
        self.db = db
        self.grid = grid
        self.conn = conn
        self.sites = []
        self.source_bels = {}

        # Map of source to sink.
        self.shorted_nets = {}

        # Map of wire_pkey to Verilog wire.
        self.wire_pkey_to_wire = {}

        # wire_pkey of sinks that are not connected to their routing.
        self.unrouted_sinks = set()

        # wire_pkey of sources that are not connected to their routing.
        self.unrouted_sources = set()

        # Known active pips, tuples of sink and source wire_pkey's.
        # The sink wire_pkey is a net with the source wire_pkey.
        self.active_pips = set()

        self.root_in = set()
        self.root_out = set()
        self.root_inout = set()

        self.wires = set()
        self.wire_assigns = {}

        # Optional map of site to signal names.
        # This was originally intended for IPAD and OPAD signal naming.
        self.site_to_signal = {}
        self.top_level_signal_nets = set()

        # Optional map of wire_pkey for site pin sources to net name.
        self.wire_pkey_net_map = {}
        self.wire_name_net_map = {}

        # Map of (subckt pin, vector index (None for scale), and net) to
        # .cname value.
        self.cname_map = {}

    def set_iostandard_defs(self, defs):
        self.iostandard_defs = defs

    def set_net_map(self, net_map):
        self.wire_pkey_net_map = net_map

    def check_for_net_name(self, wire_pkey):
        if wire_pkey in self.wire_pkey_net_map:
            # Top-level port names supress net names.
            name = self.wire_pkey_net_map[wire_pkey]
            if name in self.top_level_signal_nets:
                return None

            return escape_verilog_name(name)
        else:
            return None

    def set_site_to_signal(self, site_to_signal):
        """ Assing site to signal map for top level sites.

        Args:
            site_to_signal (dict): Site to signal name map

        """
        self.site_to_signal = site_to_signal
        self.top_level_signal_nets = set(self.site_to_signal.values())

    def _check_top_name(self, tile, site, name):
        """ Returns top level port name for given tile and site

        Args:
            tile (str): Tile containing site
            site (str): Site containing top level pad.
            name (str): User-defined pad name (e.g. IPAD or OPAD, etc).

        """
        if site not in self.site_to_signal:
            return '{}_{}_{}'.format(tile, site, name)
        else:
            return self.site_to_signal[site]

    def add_top_in_port(self, tile, site, name):
        """ Add a top level input port.

        tile (str): Tile name that will sink the input port.
        site (str): Site name that will sink the input port.
        name (str): Name of port.

        Returns str of root level port name.
        """

        port = self._check_top_name(tile, site, name)
        assert port not in self.root_in
        self.root_in.add(port)

        return port

    def add_top_out_port(self, tile, site, name):
        """ Add a top level output port.

        tile (str): Tile name that will sink the output port.
        site (str): Site name that will sink the output port.
        name (str): Name of port.

        Returns str of root level port name.
        """
        port = self._check_top_name(tile, site, name)
        assert port not in self.root_out
        self.root_out.add(port)

        return port

    def add_top_inout_port(self, tile, site, name):
        """ Add a top level inout port.

        tile (str): Tile name that will sink the inout port.
        site (str): Site name that will sink the inout port.
        name (str): Name of port.

        Returns str of root level port name.
        """
        port = self._check_top_name(tile, site, name)
        assert port not in self.root_inout
        self.root_inout.add(port)

        return port

    def is_top_level(self, wire):
        """ Returns true if specified wire is a top level wire. """
        return wire in self.root_in or wire in self.root_out or wire in self.root_inout

    def add_site(self, site):
        """ Adds a site to the module. """
        integrated_site = site.integrate_site(self.conn, self)

        merge_exclusive_sets(self.wires, integrated_site['wires'])
        merge_exclusive_sets(
            self.unrouted_sinks, integrated_site['unrouted_sinks']
        )
        merge_exclusive_sets(
            self.unrouted_sources, integrated_site['unrouted_sources']
        )

        merge_exclusive_dicts(
            self.wire_pkey_to_wire, integrated_site['wire_pkey_to_wire']
        )
        merge_exclusive_dicts(self.source_bels, integrated_site['source_bels'])
        merge_exclusive_dicts(
            self.wire_assigns, integrated_site['wire_assigns']
        )
        merge_exclusive_dicts(
            self.shorted_nets, integrated_site['shorted_nets']
        )
        merge_exclusive_dicts(
            self.wire_name_net_map, integrated_site['net_map']
        )

        self.sites.append(site)

    def make_routes(self, allow_orphan_sinks):
        """ Create nets from top level wires, activie PIPS, sources and sinks.

        Invoke make_routes after all sites and pips have been added.

        allow_orphan_sinks (bool): Controls whether it is an error if a sink
            has no source.

        """
        self.nets = {}
        self.net_map = {}
        for sink_wire, src_wire in make_routes(
                db=self.db,
                conn=self.conn,
                wire_pkey_to_wire=self.wire_pkey_to_wire,
                unrouted_sinks=self.unrouted_sinks,
                unrouted_sources=self.unrouted_sources,
                active_pips=self.active_pips,
                allow_orphan_sinks=allow_orphan_sinks,
                shorted_nets=self.shorted_nets,
                nets=self.nets,
                net_map=self.net_map,
        ):
            if sink_wire not in self.wire_assigns:
                self.wire_assigns[sink_wire] = []

            self.wire_assigns[sink_wire].append(src_wire)

        self.handle_post_route_cleanup()

    def output_verilog(self):
        """ Yields lines of verilog that represent the design in Verilog.

        Invoke output_verilog after invoking make_routes to ensure that
        inter-site connections are made.

        """
        root_module_args = []

        for in_wire, width in make_bus(self.root_in):
            if width is None:
                root_module_args.append('  input ' + in_wire)
            else:
                root_module_args.append(
                    '  input [{}:0] {}'.format(width, in_wire)
                )

        for out_wire, width in make_bus(self.root_out):
            if width is None:
                root_module_args.append('  output ' + out_wire)
            else:
                root_module_args.append(
                    '  output [{}:0] {}'.format(width, out_wire)
                )

        for inout_wire, width in make_bus(self.root_inout):
            if width is None:
                root_module_args.append('  inout ' + inout_wire)
            else:
                root_module_args.append(
                    '  inout [{}:0] {}'.format(width, inout_wire)
                )

        yield 'module {}('.format(self.name)

        yield ',\n'.join(root_module_args)

        yield '  );'

        for wire, width in make_bus(self.wires):
            if width is None:
                yield '  wire [0:0] {};'.format(wire)
            else:
                yield '  wire [{}:0] {};'.format(width, wire)

        for site in self.sites:
            for bel in site.bels:
                bel.make_net_map(top=self, net_map=self.wire_name_net_map)

        for lhs, rhs in self.wire_assigns.items():
            assert len(rhs) == 1
            self.wire_name_net_map[lhs] = flatten_wires(
                rhs[0], self.wire_assigns, self.wire_name_net_map
            )

        for site in self.sites:
            for bel in sorted(site.bels, key=lambda bel: bel.priority):
                yield ''
                for l in bel.output_verilog(
                        top=self, net_map=self.wire_name_net_map, indent='  '):
                    yield l

        for lhs, rhs in self.wire_name_net_map.items():
            yield '  assign {} = {};'.format(lhs, rhs)

        yield 'endmodule'

    def output_bel_locations(self):
        """ Yields lines of tcl that will assign set the location of BELs. """
        for bel in sorted(self.get_bels(), key=lambda bel: bel.priority):
            yield """\
set cell [get_cells *{cell}]
if {{ $cell == {{}} }} {{
    error "Failed to find cell!"
}}""".format(cell=bel.get_prefixed_name())

            if bel.bel is not None:
                yield """\
set_property BEL "[get_property SITE_TYPE [get_sites {site}]].{bel}" $cell""".format(
                    site=bel.site,
                    bel=bel.bel,
                )

            yield """\
set_property LOC [get_sites {site}] $cell""".format(
                cell=bel.get_prefixed_name(), site=bel.site
            )

    def output_nets(self):
        """ Yields lines of tcl that will assign the exact routing path for nets.

        Invoke output_nets after invoking make_routes.

        """
        assert len(self.nets) > 0

        for net_wire_pkey, net in self.nets.items():
            if net_wire_pkey == ZERO_NET:
                yield 'set net [get_nets {<const0>}]'
            elif net_wire_pkey == ONE_NET:
                yield 'set net [get_nets {<const1>}]'
            else:
                if net_wire_pkey not in self.source_bels:
                    continue

                if not net.is_net_alive():
                    continue

                bel, pin = self.source_bels[net_wire_pkey]

                yield """
set pin [get_pins *{cell}/{pin}]
if {{ $pin == {{}} }} {{
    error "Failed to find pin!"
}}
set net [get_nets -of_object $pin]
if {{ $net == {{}} }} {{
    error "Failed to find net!"
}}
""".format(
                    cell=bel.get_prefixed_name(),
                    pin=pin,
                )

            # If the ZERO_NET or ONE_NET is not used, do not emit it.
            fixed_route = list(
                net.make_fixed_route(self.conn, self.wire_pkey_to_wire)
            )
            if ' '.join(fixed_route).replace(' ', '').replace('{}',
                                                              '') == '[list]':
                assert net_wire_pkey in [ZERO_NET, ONE_NET]
                continue

            yield """
set route_with_dummy {fixed_route}
""".format(fixed_route=' '.join(fixed_route))

            # Remove extra {} elements required to construct 1-length lists.
            yield """\
regsub -all {{}} $route_with_dummy "" route
set_property FIXED_ROUTE $route $net"""

    def get_bels(self):
        """ Yield a list of Bel objects in the module. """
        for site in self.sites:
            for bel in site.bels:
                yield bel

    def handle_post_route_cleanup(self):
        """ Handle post route clean-up. """
        for site in self.sites:
            if site.post_route_cleanup is not None:
                site.post_route_cleanup(self, site)

        prune_antennas(self.conn, self.nets, self.unrouted_sinks)

    def find_sinks_from_source(self, site, site_wire):
        """ Yields sink wire names from a site wire source. """
        wire_pkey = site.site_wire_to_wire_pkey[site_wire]
        assert wire_pkey in self.nets

        source_wire = self.wire_pkey_to_wire[wire_pkey]

        for sink_wire, other_source_wires in self.wire_assigns.items():
            for other_source_wire in other_source_wires:
                if source_wire == other_source_wire:
                    yield sink_wire

    def find_sources_from_sink(self, site, site_wire):
        """ Return all source wire names from a site wire sink. """
        wire_pkey = site.site_wire_to_wire_pkey[site_wire]
        sink_wire = self.wire_pkey_to_wire[wire_pkey]
        return self.wire_assigns[sink_wire]

    def find_source_from_sink(self, site, site_wire):
        """ Return source wire name from a site wire sink.

        Raises
        ------
            AssertionError : If multiple sources are currently defined for
            this sink. """
        sources = self.find_sources_from_sink(site, site_wire)
        assert len(sources) == 1, sources
        return sources[0]

    def remove_site(self, site):
        site_idx = None
        for idx, a_site in enumerate(self.sites):
            if site is a_site:
                assert site_idx is None
                site_idx = idx

        assert site_idx is not None

        for bel in site.bels:
            self.remove_bel(site, bel)

    def remove_bel(self, site, bel):
        """ Remove a BEL from the module.

        If this is the last use of a site sink, then that wire and wire
        connection is removed.
        """

        removed_sinks, removed_sources = site.remove_bel(bel)

        # Make sure none of the sources are the only source for a net.
        for wire_pkey in removed_sources:
            source_wire = self.wire_pkey_to_wire[wire_pkey]

            for _, other_source_wires in self.wire_assigns.items():
                if source_wire in other_source_wires:
                    if len(other_source_wires) == 1:
                        assert source_wire != other_source_wires[0], source_wire
                    else:
                        other_source_wires.remove(source_wire)

        # Remove the sources and sinks from the wires, wire assigns, and net
        for wire_pkey in removed_sources:
            self.remove_source(wire_pkey)
        for wire_pkey in removed_sinks:
            self.remove_sink(wire_pkey)

    def remove_source(self, wire_pkey):
        self.unrouted_sources.remove(wire_pkey)
        del self.source_bels[wire_pkey]
        self.wires.remove(self.wire_pkey_to_wire[wire_pkey])

    def remove_sink(self, wire_pkey):
        self.unrouted_sinks.remove(wire_pkey)
        self.wires.remove(self.wire_pkey_to_wire[wire_pkey])
        sink_wire = self.wire_pkey_to_wire[wire_pkey]
        if sink_wire in self.wire_assigns:
            del self.wire_assigns[sink_wire]

    def prune_unconnected_ports(self):
        """
        Identifies and removes unconnected top level ports
        """

        # Checks whether a top level port is connected to any bel
        def is_connected_to_bel(port):
            for site in self.sites:
                for bel in site.bels:
                    for bel_pin, conn in bel.connections.items():
                        if conn == port:
                            return True
            return False

        # Check whether a top level port is used in assign
        def is_used(port):
            if port in self.wire_assigns:
                return True
            for other_wires in self.wire_assigns.values():
                for other_wire in other_wires:
                    if other_wire == port:
                        return True
            return False

        # Remove
        for l in (self.root_in, self.root_out, self.root_inout):
            to_remove = set()
            for port in l:
                if not is_connected_to_bel(port) and not is_used(port):
                    to_remove.add(port)
            for port in to_remove:
                l.remove(port)

    def add_to_cname_map(self, parsed_eblif):
        """ Create a map from subckt (pin, index, net) to cnames.

        Arguments
        ---------
        parsed_eblif
            Output from eblif.parse_blif

        """
        """ Example subckt from eblif.parse_blif:

        # > parse_eblif['subckt'][3]
        {'args': ['MUXF6',
                'I0=$abc$6342$auto$blifparse.cc:492:parse_blif$6343.T0',
                'I1=$abc$6342$auto$blifparse.cc:492:parse_blif$6343.T1',
                'O=$abc$6342$auto$dff2dffe.cc:175:make_patterns_logic$1556',
                'S=$abc$6342$new_n472_'],
        'cname': ['$abc$6342$auto$blifparse.cc:492:parse_blif$6343.fpga_mux_0'],
        'data': [],
        'type': 'subckt'}

        """
        for subckt in parsed_eblif['subckt']:
            if 'cname' not in subckt:
                continue

            assert len(subckt['cname']) == 1

            for arg in subckt['args'][1:]:
                port, net = arg.split('=')

                pin, index = pin_to_wire_and_idx(port)

                self.cname_map[(pin, index,
                                escape_verilog_name(net))] = subckt['cname'][0]

    def lookup_cname(self, pin, idx, net):
        return self.cname_map.get((pin, idx, net))
