$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module shift_reg_tb $end
  $var wire 32 * DATA_WIDTH [31:0] $end
  $var wire 1 # clk $end
  $var wire 1 $ rst_n $end
  $var wire 1 % shift_en $end
  $var wire 1 & dir $end
  $var wire 1 ' d_in $end
  $var wire 8 ( q_out [7:0] $end
  $var wire 8 ) ref_q [7:0] $end
  $scope module dut $end
   $var wire 32 + DATA_WIDTH [31:0] $end
   $var wire 1 # clk $end
   $var wire 1 $ rst_n $end
   $var wire 1 % shift_en $end
   $var wire 1 & dir $end
   $var wire 1 ' d_in $end
   $var wire 8 ( q_out [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
b00000000 (
b00000000 )
b00000000000000000000000000001000 *
b00000000000000000000000000001000 +
#5000
1#
#10000
0#
#15000
1#
1$
#20000
0#
#25000
1#
1%
1'
b00000001 (
b00000001 )
#30000
0#
#35000
1#
0'
b00000010 (
b00000010 )
#40000
0#
#45000
1#
1'
b00000101 (
b00000101 )
#50000
0#
#55000
1#
b00001011 (
b00001011 )
#60000
0#
#65000
1#
0%
#70000
0#
#75000
1#
#80000
0#
#85000
1#
1%
1&
b10000101 (
b10000101 )
#90000
0#
#95000
1#
b11000010 (
b11000010 )
#100000
0#
#105000
1#
0'
b01100001 (
b01100001 )
#110000
0#
#115000
1#
b00110000 (
b00110000 )
#120000
0#
#125000
1#
b00011000 (
b00011000 )
