#include "convert.hpp"

#include "common.hpp"
#include "convert-esimd.hpp"
#include "dequantize.hpp"
#include "presets.hpp"

#if defined(__INTEL_LLVM_COMPILER)
#    if __has_include(<sycl/ext/oneapi/bfloat16.hpp>)
#        include <sycl/ext/oneapi/bfloat16.hpp>
#        define GGML_SYCL_HAS_BF16
#    endif
#endif

// GGML_SYCL_ESIMD_DEQUANT=1 → enable ESIMD dequant (default OFF — standard SYCL
// auto-vectorizes to the same SIMD width as ESIMD for this memory-bound kernel,
// so the explicit ESIMD path does not win on Arc B580.  The env var exists for
// A/B comparison and future tuning.)
static bool g_esimd_dequant_enabled = []() {
    const char * env = std::getenv("GGML_SYCL_ESIMD_DEQUANT");
    if (env && env[0] == '1') {
#if GGML_SYCL_ESIMD_DEQUANT_AVAILABLE
        return true;
#endif
    }
    return false;
}();

template <int qk, int qr, dequantize_kernel_t dequantize_kernel, typename dst_t>
static void dequantize_block(const void * __restrict__ vx,
                             dst_t * __restrict__ y,
                             const int64_t            k,
                             const sycl::nd_item<3> & item_ct1) {
    const int64_t i = 2 * (item_ct1.get_local_range(2) * item_ct1.get_group(2) + item_ct1.get_local_id(2));

    if (i >= k) {
        return;
    }

    const int64_t ib       = i / qk;         // block index
    const int64_t iqs      = (i % qk) / qr;  // quant index
    const int64_t iybs     = i - i % qk;     // y block start index
    const int64_t y_offset = qr == 1 ? 1 : qk / 2;

    // dequantize
    dfloat2 v;
    dequantize_kernel(vx, ib, iqs, v);

    y[iybs + iqs + 0]        = v.x();
    y[iybs + iqs + y_offset] = v.y();
}

template <int qk, int qr, dequantize_kernel_t dequantize_kernel, typename dst_t>
static void dequantize_block_sycl(const void * __restrict__ vx,
                                  dst_t * __restrict__ y,
                                  const int64_t   k,
                                  dpct::queue_ptr stream) {
    const int64_t num_blocks = (k + 2 * SYCL_DEQUANTIZE_BLOCK_SIZE - 1) / (2 * SYCL_DEQUANTIZE_BLOCK_SIZE);
    {
        dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });
        stream->parallel_for(
            sycl::nd_range<3>(sycl::range<3>(1, 1, num_blocks) * sycl::range<3>(1, 1, SYCL_DEQUANTIZE_BLOCK_SIZE),
                              sycl::range<3>(1, 1, SYCL_DEQUANTIZE_BLOCK_SIZE)),
            [=](sycl::nd_item<3> item_ct1) { dequantize_block<qk, qr, dequantize_kernel>(vx, y, k, item_ct1); });
    }
}

template <typename dst_t>
static void dequantize_row_q2_K_sycl(const void * vx, dst_t * y, const int64_t k, dpct::queue_ptr stream) {
    const int64_t nb = k / QK_K;
#if QK_K == 256
    {
        dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });

        stream->parallel_for(
            sycl::nd_range<3>(sycl::range<3>(1, 1, nb) * sycl::range<3>(1, 1, 64), sycl::range<3>(1, 1, 64)),
            [=](sycl::nd_item<3> item_ct1) { dequantize_block_q2_K(vx, y, item_ct1); });
    }
#else
    {
        dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });

        stream->parallel_for(
            sycl::nd_range<3>(sycl::range<3>(1, 1, nb) * sycl::range<3>(1, 1, 32), sycl::range<3>(1, 1, 32)),
            [=](sycl::nd_item<3> item_ct1) { dequantize_block_q2_K(vx, y, item_ct1); });
    }

#endif
}

template <typename dst_t>
static void dequantize_row_q3_K_sycl(const void * vx, dst_t * y, const int64_t k, dpct::queue_ptr stream) {
    const int64_t nb = k / QK_K;
#if QK_K == 256
    {
        dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });

        stream->parallel_for(
            sycl::nd_range<3>(sycl::range<3>(1, 1, nb) * sycl::range<3>(1, 1, 64), sycl::range<3>(1, 1, 64)),
            [=](sycl::nd_item<3> item_ct1) { dequantize_block_q3_K(vx, y, item_ct1); });
    }
#else
    {
        dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });

        stream->parallel_for(
            sycl::nd_range<3>(sycl::range<3>(1, 1, nb) * sycl::range<3>(1, 1, 32), sycl::range<3>(1, 1, 32)),
            [=](sycl::nd_item<3> item_ct1) { dequantize_block_q3_K(vx, y, item_ct1); });
    }
#endif
}

template <typename dst_t>
static void dequantize_row_q4_0_sycl(const void * vx, dst_t * y, const int64_t k, dpct::queue_ptr stream) {
    const int64_t nb32 = k / 32;
    const int64_t nb   = (k + 255) / 256;
    {
        dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });

        stream->parallel_for(
            sycl::nd_range<3>(sycl::range<3>(1, 1, nb) * sycl::range<3>(1, 1, 32), sycl::range<3>(1, 1, 32)),
            [=](sycl::nd_item<3> item_ct1) { dequantize_block_q4_0(vx, y, nb32, item_ct1); });
    }
}

template <typename dst_t>
static void dequantize_row_q4_0_sycl_reorder(const void * vx, dst_t * y, const int64_t k, dpct::queue_ptr stream) {
    dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });

    int constexpr WARP_K = WARP_SIZE * QK4_0;
    const int n_warp     = (k + WARP_K - 1) / WARP_K;
    GGML_ASSERT(k % 2 == 0);
    stream->parallel_for(sycl::nd_range<3>(sycl::range<3>(1, 1, n_warp) * sycl::range<3>(1, 1, WARP_SIZE),
                                           sycl::range<3>(1, 1, WARP_SIZE)),
                         [=](sycl::nd_item<3> item_ct1) [[sycl::reqd_sub_group_size(WARP_SIZE)]] {
                             dequantize_block_q4_0_reorder(vx, y, k, item_ct1);
                         });
}

template <typename dst_t>
static void dequantize_row_q4_0_sycl_coalesced(const void * vx, dst_t * y, const int64_t k, dpct::queue_ptr stream) {
    dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });

    int constexpr WARP_K = WARP_SIZE * QK4_0;
    const int n_warp     = (k + WARP_K - 1) / WARP_K;
    GGML_ASSERT(k % 2 == 0);
    stream->parallel_for(sycl::nd_range<3>(sycl::range<3>(1, 1, n_warp) * sycl::range<3>(1, 1, WARP_SIZE),
                                           sycl::range<3>(1, 1, WARP_SIZE)),
                         [=](sycl::nd_item<3> item_ct1) [[sycl::reqd_sub_group_size(WARP_SIZE)]] {
                             dequantize_block_q4_0_coalesced(vx, y, k, item_ct1);
                         });
}

// COALESCED→row-major FP16 dequant for oneDNN PP path.
// Unlike the 1D dequantize_row_q4_0_sycl_coalesced (which uses flattened block
// indexing), this uses a 2D [nrows, tiles_per_row] grid with explicit per-row
// tile addressing so the output is guaranteed row-major.
template <typename dst_t>
static void dequantize_row_q4_0_sycl_coalesced_rowmajor(const void *    vx,
                                                        dst_t *         y,
                                                        const int       blocks_per_row,
                                                        const int       nrows,
                                                        dpct::queue_ptr stream) {
    dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });

    const int tiles_per_row = blocks_per_row / MMVQ_COALESCED_TILE_BLOCKS;
    GGML_ASSERT(blocks_per_row % MMVQ_COALESCED_TILE_BLOCKS == 0);

    stream->parallel_for(
        sycl::nd_range<2>(sycl::range<2>(nrows, tiles_per_row * WARP_SIZE), sycl::range<2>(1, WARP_SIZE)),
        [=](sycl::nd_item<2> item) [[sycl::reqd_sub_group_size(WARP_SIZE)]] {
            dequantize_block_q4_0_coalesced_rowmajor(vx, y, blocks_per_row, nrows, item);
        });
}

template <typename dst_t>
static void dequantize_row_q4_1_sycl(const void * vx, dst_t * y, const int64_t k, dpct::queue_ptr stream) {
    const int64_t nb32 = k / 32;
    const int64_t nb   = (k + 255) / 256;
    {
        dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });

        stream->parallel_for(
            sycl::nd_range<3>(sycl::range<3>(1, 1, nb) * sycl::range<3>(1, 1, 32), sycl::range<3>(1, 1, 32)),
            [=](sycl::nd_item<3> item_ct1) { dequantize_block_q4_1(vx, y, nb32, item_ct1); });
    }
}

template <typename dst_t>
static void dequantize_row_q4_K_sycl(const void * vx, dst_t * y, const int64_t k, dpct::queue_ptr stream) {
    const int64_t nb = k / QK_K;
    {
        dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });

        stream->submit([&](sycl::handler & cgh) {
            sycl::local_accessor<uint8_t, 1> scale_local_acc(sycl::range<1>(12), cgh);
            cgh.parallel_for(
                sycl::nd_range<3>(sycl::range<3>(1, 1, nb) * sycl::range<3>(1, 1, 32), sycl::range<3>(1, 1, 32)),
                [=](sycl::nd_item<3> item_ct1) {
                    dequantize_block_q4_K(vx, y, get_pointer(scale_local_acc), item_ct1);
                });
        });
    }
}

template <typename dst_t>
static void dequantize_row_q4_K_sycl_reorder(const void * vx, dst_t * y, const int64_t k, dpct::queue_ptr stream) {
    const int64_t nb          = k / QK_K;
    const size_t  local_size  = 32;
    const size_t  global_size = nb * local_size;

    dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });

    stream->submit([&](sycl::handler & cgh) {
        sycl::local_accessor<uint8_t, 1> scale_local_acc(sycl::range<1>(12), cgh);

        cgh.parallel_for(sycl::nd_range<1>(sycl::range<1>(global_size), sycl::range<1>(local_size)),
                         [=](sycl::nd_item<1> item_ct1) {
                             dequantize_block_q4_K_reorder(vx, y, get_pointer(scale_local_acc), item_ct1, nb);
                         });
    });
}

template <typename dst_t>
static void dequantize_row_q5_K_sycl(const void * vx, dst_t * y, const int64_t k, dpct::queue_ptr stream) {
    const int64_t nb = k / QK_K;
#if QK_K == 256
    {
        dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });

        stream->parallel_for(
            sycl::nd_range<3>(sycl::range<3>(1, 1, nb) * sycl::range<3>(1, 1, 64), sycl::range<3>(1, 1, 64)),
            [=](sycl::nd_item<3> item_ct1) { dequantize_block_q5_K(vx, y, item_ct1); });
    }
#else
    {
        dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });

        stream->parallel_for(
            sycl::nd_range<3>(sycl::range<3>(1, 1, nb) * sycl::range<3>(1, 1, 32), sycl::range<3>(1, 1, 32)),
            [=](sycl::nd_item<3> item_ct1) { dequantize_block_q5_K(vx, y, item_ct1); });
    }

#endif
}

template <typename dst_t>
static void dequantize_row_q6_K_sycl(const void * vx, dst_t * y, const int64_t k, dpct::queue_ptr stream) {
    const int64_t nb = k / QK_K;
#if QK_K == 256
    {
        dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });

        stream->parallel_for(
            sycl::nd_range<3>(sycl::range<3>(1, 1, nb) * sycl::range<3>(1, 1, 64), sycl::range<3>(1, 1, 64)),
            [=](sycl::nd_item<3> item_ct1) { dequantize_block_q6_K(vx, y, item_ct1); });
    }
#else
    {
        dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });

        stream->parallel_for(
            sycl::nd_range<3>(sycl::range<3>(1, 1, nb) * sycl::range<3>(1, 1, 32), sycl::range<3>(1, 1, 32)),
            [=](sycl::nd_item<3> item_ct1) { dequantize_block_q6_K(vx, y, item_ct1); });
    }

#endif
}

template <typename dst_t>
static void dequantize_row_q6_K_sycl_reorder(const void * vx, dst_t * y, const int64_t k, dpct::queue_ptr stream) {
    const int64_t nb = k / QK_K;

    dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });

    stream->parallel_for(
        sycl::nd_range<3>(sycl::range<3>(1, 1, nb) * sycl::range<3>(1, 1, 64), sycl::range<3>(1, 1, 64)),
        [=](sycl::nd_item<3> item_ct1) { dequantize_block_q6_K_reorder(vx, y, item_ct1, nb); });
}

template <typename dst_t>
static void dequantize_row_iq1_s_sycl(const void * vx, dst_t * y, const int64_t k, dpct::queue_ptr stream) {
    const int64_t nb = k / QK_K;
    {
        dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });

        stream->submit([&](sycl::handler & cgh) {
            cgh.parallel_for(
                sycl::nd_range<3>(sycl::range<3>(1, 1, nb) * sycl::range<3>(1, 1, 32), sycl::range<3>(1, 1, 32)),
                [=](sycl::nd_item<3> item_ct1) { dequantize_block_iq1_s(vx, y, item_ct1, iq1s_grid_gpu); });
        });
    }
}

template <typename dst_t>
static void dequantize_row_iq1_m_sycl(const void * vx, dst_t * y, const int64_t k, dpct::queue_ptr stream) {
    const int64_t nb = k / QK_K;
    {
        dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });

        stream->submit([&](sycl::handler & cgh) {
            cgh.parallel_for(
                sycl::nd_range<3>(sycl::range<3>(1, 1, nb) * sycl::range<3>(1, 1, 32), sycl::range<3>(1, 1, 32)),
                [=](sycl::nd_item<3> item_ct1) { dequantize_block_iq1_m(vx, y, item_ct1, iq1s_grid_gpu); });
        });
    }
}

template <typename dst_t>
static void dequantize_row_iq2_xxs_sycl(const void * vx, dst_t * y, const int64_t k, dpct::queue_ptr stream) {
    const int64_t nb = k / QK_K;
    {
        dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });

        stream->submit([&](sycl::handler & cgh) {
            cgh.parallel_for(
                sycl::nd_range<3>(sycl::range<3>(1, 1, nb) * sycl::range<3>(1, 1, 32), sycl::range<3>(1, 1, 32)),
                [=](sycl::nd_item<3> item_ct1) {
                    dequantize_block_iq2_xxs(vx, y, item_ct1, iq2xxs_grid, ksigns_iq2xs, kmask_iq2xs);
                });
        });
    }
}

template <typename dst_t>
static void dequantize_row_iq2_xs_sycl(const void * vx, dst_t * y, const int64_t k, dpct::queue_ptr stream) {
    const int64_t nb = k / QK_K;
    {
        dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });

        stream->submit([&](sycl::handler & cgh) {
            cgh.parallel_for(
                sycl::nd_range<3>(sycl::range<3>(1, 1, nb) * sycl::range<3>(1, 1, 32), sycl::range<3>(1, 1, 32)),
                [=](sycl::nd_item<3> item_ct1) {
                    dequantize_block_iq2_xs(vx, y, item_ct1, iq2xs_grid, ksigns_iq2xs, kmask_iq2xs);
                });
        });
    }
}

template <typename dst_t>
static void dequantize_row_iq2_s_sycl(const void * vx, dst_t * y, const int64_t k, dpct::queue_ptr stream) {
    const int64_t nb = k / QK_K;
    {
        dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });

        stream->submit([&](sycl::handler & cgh) {
            cgh.parallel_for(
                sycl::nd_range<3>(sycl::range<3>(1, 1, nb) * sycl::range<3>(1, 1, 32), sycl::range<3>(1, 1, 32)),
                [=](sycl::nd_item<3> item_ct1) { dequantize_block_iq2_s(vx, y, item_ct1); });
        });
    }
}

template <typename dst_t>
static void dequantize_row_iq3_xxs_sycl(const void * vx, dst_t * y, const int64_t k, dpct::queue_ptr stream) {
    const int64_t nb = k / QK_K;
    {
        dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });

        stream->submit([&](sycl::handler & cgh) {
            cgh.parallel_for(
                sycl::nd_range<3>(sycl::range<3>(1, 1, nb) * sycl::range<3>(1, 1, 32), sycl::range<3>(1, 1, 32)),
                [=](sycl::nd_item<3> item_ct1) {
                    dequantize_block_iq3_xxs(vx, y, item_ct1, iq3xxs_grid, ksigns_iq2xs, kmask_iq2xs);
                });
        });
    }
}

template <typename dst_t>
static void dequantize_row_iq3_s_sycl(const void * vx, dst_t * y, const int64_t k, dpct::queue_ptr stream) {
    const int64_t nb = k / QK_K;
    {
        dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });

        stream->submit([&](sycl::handler & cgh) {
            cgh.parallel_for(
                sycl::nd_range<3>(sycl::range<3>(1, 1, nb) * sycl::range<3>(1, 1, 32), sycl::range<3>(1, 1, 32)),
                [=](sycl::nd_item<3> item_ct1) { dequantize_block_iq3_s(vx, y, item_ct1, kmask_iq2xs, iq3s_grid); });
        });
    }
}

template <typename dst_t>
static void dequantize_row_iq4_xs_sycl(const void * vx, dst_t * y, const int64_t k, dpct::queue_ptr stream) {
    const int64_t nb = (k + QK_K - 1) / QK_K;
#if QK_K == 64
    dequantize_row_iq4_nl_sycl(vx, y, k, stream);
#else
    {
        dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });

        stream->submit([&](sycl::handler & cgh) {
            cgh.parallel_for(
                sycl::nd_range<3>(sycl::range<3>(1, 1, nb) * sycl::range<3>(1, 1, 32), sycl::range<3>(1, 1, 32)),
                [=](sycl::nd_item<3> item_ct1) { dequantize_block_iq4_xs(vx, y, item_ct1); });
        });
    }
#endif
}

template <typename dst_t>
static void dequantize_row_iq4_nl_sycl(const void * vx, dst_t * y, const int64_t k, dpct::queue_ptr stream) {
    const int64_t nb = (k + QK_K - 1) / QK_K;
    {
        dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });

        stream->submit([&](sycl::handler & cgh) {
            cgh.parallel_for(
                sycl::nd_range<3>(sycl::range<3>(1, 1, nb) * sycl::range<3>(1, 1, 32), sycl::range<3>(1, 1, 32)),
                [=](sycl::nd_item<3> item_ct1) { dequantize_block_iq4_nl(vx, y, item_ct1); });
        });
    }
}

template <typename dst_t>
static void dequantize_row_mxfp4_sycl(const void * vx, dst_t * y, const int64_t k, dpct::queue_ptr stream) {
    const int nb = (k + QK_K - 1) / QK_K;
    stream->parallel_for(
        sycl::nd_range<3>(sycl::range<3>(1, 1, nb) * sycl::range<3>(1, 1, 32), sycl::range<3>(1, 1, 32)),
        [=](sycl::nd_item<3> item_ct1) { dequantize_block_mxfp4(vx, y, item_ct1); });
}

template <typename src_t, typename dst_t>
static void convert_unary_nc(const void * __restrict__ vx,
                             dst_t * __restrict__ y,
                             const int64_t            ne00,
                             const int64_t            ne01,
                             const int64_t            ne02,
                             const int64_t            s01,
                             const int64_t            s02,
                             const int64_t            s03,
                             const sycl::nd_item<3> & item_ct1) {
    const int64_t work_group_size = item_ct1.get_local_range(2);
    const int64_t global_id       = item_ct1.get_local_id(2) + work_group_size * item_ct1.get_group(2);

    const int64_t i01 = item_ct1.get_group(1);
    const int64_t i02 = item_ct1.get_group(0) % ne02;
    const int64_t i03 = item_ct1.get_group(0) / ne02;

    // make each work-item deal with more elements since sycl global range can not exceed max int
    const src_t * x  = static_cast<const src_t *>(vx);
    const int64_t ix = i03 * s03 + i02 * s02 + i01 * s01;
    const int64_t iy = ((i03 * ne02 + i02) * ne01 + i01) * ne00;

#pragma unroll
    for (int64_t i00 = global_id; i00 < ne00; i00 += work_group_size * item_ct1.get_group_range(2)) {
        y[iy + i00] = static_cast<dst_t>(x[ix + i00]);
    }
}

template <typename src_t, typename dst_t>
static void convert_unary_nc_sycl(const void * __restrict__ vx,
                                  dst_t * __restrict__ y,
                                  const int64_t   ne00,
                                  const int64_t   ne01,
                                  const int64_t   ne02,
                                  const int64_t   ne03,
                                  const int64_t   s01,
                                  const int64_t   s02,
                                  const int64_t   s03,
                                  dpct::queue_ptr queue) {
    dpct::has_capability_or_fail(queue->get_device(), { sycl::aspect::fp16 });

    sycl::range<3> global_size(ne02 * ne03, ne01, ceil_div(ne00, SYCL_DEQUANTIZE_BLOCK_SIZE));

    // decrease global range when it exceeds the max int
    // TODO: Downsample logic is separated from the kernel, a rewrite is desirable
    int64_t        downsized_workgroup = downsample_sycl_global_range(global_size[0], SYCL_DEQUANTIZE_BLOCK_SIZE);
    sycl::range<3> workgroup_size(1, 1, downsized_workgroup);

    queue->parallel_for(
        sycl::nd_range<3>(global_size * workgroup_size, workgroup_size),
        [=](sycl::nd_item<3> item_ct1) { convert_unary_nc<src_t>(vx, y, ne00, ne01, ne02, s01, s02, s03, item_ct1); });
}

template <typename src_t, typename dst_t>
static void convert_unary_sycl(const void * vx, dst_t * y, const int64_t k, dpct::queue_ptr queue) {
    convert_unary_nc_sycl<src_t>(vx, y, k, 1, 1, 1, k, k, k, queue);
}

// =============================================================================
// Q4_0 COALESCED REORDER KERNEL
// =============================================================================
// Reorders Q4_0 data from AoS (block_q4_0 structs) to a warp-coalesced layout
// where adjacent threads in a warp (32 threads) access adjacent memory addresses.
//
// Input layout (AoS - Array of Structures):
//   Each block_q4_0: [d:2 bytes][qs[0..15]:16 bytes] = 18 bytes per block
//   Blocks are stored contiguously: [block0][block1]...[blockN]
//
// Output layout (Coalesced):
//   Tiles of MMVQ_COALESCED_TILE_BLOCKS blocks where:
//   - qs bytes are word-major: word w of block b at offset [row_base + tile * tile_qs_bytes + w*stride + b*4]
//   - d values are stored AFTER ALL quants, block-sequential
// =============================================================================

// GPU kernel for Q4_0 AoS to Coalesced conversion
static void reorder_q4_0_aos_to_coalesced_kernel(const block_q4_0 * __restrict__ src,
                                                 uint8_t * __restrict__ dst,
                                                 const int                blocks_per_row,
                                                 const int                nrows,
                                                 const sycl::nd_item<2> & item) {
    constexpr int TILE_BLOCKS        = MMVQ_COALESCED_TILE_BLOCKS;
    constexpr int QS_BYTES_PER_BLOCK = QK4_0 / 2;           // 16 bytes of qs per block
    constexpr int D_BYTES_PER_BLOCK  = sizeof(sycl::half);  // 2 bytes for scale
    constexpr int WORDS_PER_BLOCK    = 4;
    constexpr int WORD_PLANE_STRIDE  = TILE_BLOCKS * 4;

    const int row  = item.get_global_id(0);
    const int tid  = item.get_local_id(1);  // thread within tile (warp lane)
    const int tile = item.get_group(1);     // Which tile

    if (row >= nrows) {
        return;
    }

    // Layout sizes
    constexpr int qs_bytes_per_tile = TILE_BLOCKS * QS_BYTES_PER_BLOCK;

    const int64_t row_quants_bytes   = (int64_t) ggml_sycl_q8_0_coalesced_row_quants_bytes(blocks_per_row);
    const int64_t total_quants_bytes = (int64_t) nrows * row_quants_bytes;

    // Destination offsets - use int64_t to avoid overflow for large tensors
    const int64_t row_offset   = (int64_t) row * row_quants_bytes;
    const int64_t tile_qs_base = row_offset + (int64_t) tile * qs_bytes_per_tile;
    const int64_t d_base       = total_quants_bytes;

    for (int block_in_tile = tid; block_in_tile < TILE_BLOCKS; block_in_tile += WARP_SIZE) {
        const int block_idx = tile * TILE_BLOCKS + block_in_tile;
        if (block_idx >= blocks_per_row) {
            continue;
        }

        // Source: AoS layout - each block_q4_0 is 18 bytes
        const block_q4_0 * src_block = &src[row * blocks_per_row + block_idx];

        // Copy qs bytes in word-major order
        for (int word = 0; word < WORDS_PER_BLOCK; ++word) {
            const int64_t word_offset = tile_qs_base + word * WORD_PLANE_STRIDE + block_in_tile * 4;
            memcpy(dst + word_offset, src_block->qs + word * 4, 4);
        }

        // Copy d value (scale) - contiguous after all quants
        *(sycl::half *) (dst + d_base + ((int64_t) row * blocks_per_row + block_idx) * D_BYTES_PER_BLOCK) =
            src_block->d;
    }
}

// Host function to launch Q4_0 AoS to Coalesced reorder
void reorder_q4_0_aos_to_coalesced_sycl(const void *    src,
                                        void *          dst,
                                        int64_t         ne00,  // number of elements per row
                                        int64_t         ne01,  // number of rows
                                        dpct::queue_ptr stream) {
    GGML_ASSERT(ne00 % QK4_0 == 0);                            // Must be multiple of block size

    const int    blocks_per_row = ne00 / QK4_0;
    const int    nrows          = ne01;
    const int    tiles_per_row  = (blocks_per_row + MMVQ_COALESCED_TILE_BLOCKS - 1) / MMVQ_COALESCED_TILE_BLOCKS;
    const size_t total_blocks   = (size_t) blocks_per_row * (size_t) nrows;
    const size_t total_bytes    = total_blocks * sizeof(block_q4_0);

    // Always use a temp buffer to support in-place conversion safely
    uint8_t *   temp       = ggml_sycl_malloc_device_tracked_t<uint8_t>(total_bytes, *stream, "convert_temp");
    sycl::event copy_event = ggml_sycl_graph_safe_memcpy(*stream, temp, src, total_bytes);

    sycl::event convert_event = stream->submit([&](sycl::handler & cgh) {
        cgh.depends_on(copy_event);
        cgh.parallel_for(
            sycl::nd_range<2>(sycl::range<2>(nrows, tiles_per_row * WARP_SIZE), sycl::range<2>(1, WARP_SIZE)),
            [=](sycl::nd_item<2> item) [[sycl::reqd_sub_group_size(WARP_SIZE)]] {
                reorder_q4_0_aos_to_coalesced_kernel((const block_q4_0 *) temp, (uint8_t *) dst, blocks_per_row, nrows,
                                                     item);
            });
    });

    stream->submit([&](sycl::handler & cgh) {
        cgh.depends_on(convert_event);
        cgh.host_task(
            [temp, total_bytes, stream]() { ggml_sycl_free_device_tracked_bytes(temp, total_bytes, *stream); });
    });
}

// =============================================================================
// Q8_0 COALESCED REORDER KERNEL (AoS → Coalesced)
// =============================================================================

static void reorder_q8_0_aos_to_coalesced_kernel(const block_q8_0 * __restrict__ src,
                                                 uint8_t * __restrict__ dst,
                                                 const int                blocks_per_row,
                                                 const int                nrows,
                                                 const sycl::nd_item<2> & item) {
    constexpr int TILE_BLOCKS        = MMVQ_COALESCED_TILE_BLOCKS;
    constexpr int QS_BYTES_PER_BLOCK = QK8_0;  // 32 bytes
    constexpr int D_BYTES_PER_BLOCK  = sizeof(sycl::half);
    constexpr int WORDS_PER_BLOCK    = 8;
    constexpr int WORD_PLANE_STRIDE  = TILE_BLOCKS * 4;

    const int row  = item.get_global_id(0);
    const int tid  = item.get_local_id(1);
    const int tile = item.get_group(1);

    if (row >= nrows) {
        return;
    }

    const int64_t row_quants_bytes   = (int64_t) ggml_sycl_q8_0_coalesced_row_quants_bytes(blocks_per_row);
    const int64_t total_quants_bytes = (int64_t) nrows * row_quants_bytes;
    const int64_t tile_qs_base = (int64_t) row * row_quants_bytes + (int64_t) tile * (TILE_BLOCKS * QS_BYTES_PER_BLOCK);

    for (int block_in_tile = tid; block_in_tile < TILE_BLOCKS; block_in_tile += WARP_SIZE) {
        const int block_idx = tile * TILE_BLOCKS + block_in_tile;
        if (block_idx >= blocks_per_row) {
            continue;
        }

        const block_q8_0 * src_block = &src[row * blocks_per_row + block_idx];

        // Copy qs bytes in word-major order
        for (int word = 0; word < WORDS_PER_BLOCK; ++word) {
            const int64_t word_offset = tile_qs_base + word * WORD_PLANE_STRIDE + block_in_tile * 4;
            memcpy(dst + word_offset, src_block->qs + word * 4, 4);
        }

        // Copy d value after all quants
        *(sycl::half *) (dst + total_quants_bytes + ((int64_t) row * blocks_per_row + block_idx) * D_BYTES_PER_BLOCK) =
            src_block->d;
    }
}

void reorder_q8_0_aos_to_coalesced_sycl(const void *    src,
                                        void *          dst,
                                        int64_t         ne00,
                                        int64_t         ne01,
                                        dpct::queue_ptr stream) {
    GGML_ASSERT(ne00 % QK8_0 == 0);

    const int    blocks_per_row = ne00 / QK8_0;
    const int    nrows          = ne01;
    const int    tiles_per_row  = ggml_sycl_coalesced_fixed_tile_count(blocks_per_row);
    const size_t total_blocks   = (size_t) blocks_per_row * (size_t) nrows;
    const size_t total_bytes    = total_blocks * sizeof(block_q8_0);

    uint8_t *   temp       = ggml_sycl_malloc_device_tracked_t<uint8_t>(total_bytes, *stream, "convert_temp");
    sycl::event copy_event = ggml_sycl_graph_safe_memcpy(*stream, temp, src, total_bytes);

    sycl::event convert_event = stream->submit([&](sycl::handler & cgh) {
        cgh.depends_on(copy_event);
        cgh.parallel_for(
            sycl::nd_range<2>(sycl::range<2>(nrows, tiles_per_row * WARP_SIZE), sycl::range<2>(1, WARP_SIZE)),
            [=](sycl::nd_item<2> item) [[sycl::reqd_sub_group_size(WARP_SIZE)]] {
                reorder_q8_0_aos_to_coalesced_kernel((const block_q8_0 *) temp, (uint8_t *) dst, blocks_per_row, nrows,
                                                     item);
            });
    });

    stream->submit([&](sycl::handler & cgh) {
        cgh.depends_on(convert_event);
        cgh.host_task(
            [temp, total_bytes, stream]() { ggml_sycl_free_device_tracked_bytes(temp, total_bytes, *stream); });
    });
}

// =============================================================================
// MXFP4 COALESCED REORDER KERNEL (AoS → Coalesced)
// =============================================================================

static void reorder_mxfp4_aos_to_coalesced_kernel(const block_mxfp4 * __restrict__ src,
                                                  uint8_t * __restrict__ dst,
                                                  const int                blocks_per_row,
                                                  const int                nrows,
                                                  const sycl::nd_item<2> & item) {
    constexpr int TILE_BLOCKS        = MMVQ_COALESCED_TILE_BLOCKS;
    constexpr int QS_BYTES_PER_BLOCK = QK_MXFP4 / 2;  // 16 bytes
    constexpr int WORDS_PER_BLOCK    = 4;
    constexpr int WORD_PLANE_STRIDE  = TILE_BLOCKS * 4;

    const int row  = item.get_global_id(0);
    const int tid  = item.get_local_id(1);
    const int tile = item.get_group(1);

    if (row >= nrows) {
        return;
    }

    const int64_t row_quants_bytes   = (int64_t) blocks_per_row * QS_BYTES_PER_BLOCK;
    const int64_t total_quants_bytes = (int64_t) nrows * row_quants_bytes;
    const int64_t tile_qs_base = (int64_t) row * row_quants_bytes + (int64_t) tile * (TILE_BLOCKS * QS_BYTES_PER_BLOCK);

    for (int block_in_tile = tid; block_in_tile < TILE_BLOCKS; block_in_tile += WARP_SIZE) {
        const int block_idx = tile * TILE_BLOCKS + block_in_tile;
        if (block_idx >= blocks_per_row) {
            continue;
        }

        const block_mxfp4 * src_block = &src[row * blocks_per_row + block_idx];

        // Copy qs bytes in word-major order
        for (int word = 0; word < WORDS_PER_BLOCK; ++word) {
            const int64_t word_offset = tile_qs_base + word * WORD_PLANE_STRIDE + block_in_tile * 4;
            memcpy(dst + word_offset, src_block->qs + word * 4, 4);
        }

        // Copy exponent after all quants
        dst[total_quants_bytes + (int64_t) row * blocks_per_row + block_idx] = src_block->e;
    }
}

void reorder_mxfp4_aos_to_coalesced_sycl(const void *    src,
                                         void *          dst,
                                         int64_t         ne00,
                                         int64_t         ne01,
                                         dpct::queue_ptr stream) {
    GGML_ASSERT(ne00 % QK_MXFP4 == 0);
    GGML_ASSERT((ne00 / QK_MXFP4) % MMVQ_COALESCED_TILE_BLOCKS == 0);

    const int    blocks_per_row = ne00 / QK_MXFP4;
    const int    nrows          = ne01;
    const int    tiles_per_row  = blocks_per_row / MMVQ_COALESCED_TILE_BLOCKS;
    const size_t total_blocks   = (size_t) blocks_per_row * (size_t) nrows;
    const size_t total_bytes    = total_blocks * sizeof(block_mxfp4);

    uint8_t *   temp       = ggml_sycl_malloc_device_tracked_t<uint8_t>(total_bytes, *stream, "convert_temp");
    sycl::event copy_event = ggml_sycl_graph_safe_memcpy(*stream, temp, src, total_bytes);

    sycl::event convert_event = stream->submit([&](sycl::handler & cgh) {
        cgh.depends_on(copy_event);
        cgh.parallel_for(
            sycl::nd_range<2>(sycl::range<2>(nrows, tiles_per_row * WARP_SIZE), sycl::range<2>(1, WARP_SIZE)),
            [=](sycl::nd_item<2> item) [[sycl::reqd_sub_group_size(WARP_SIZE)]] {
                reorder_mxfp4_aos_to_coalesced_kernel((const block_mxfp4 *) temp, (uint8_t *) dst, blocks_per_row,
                                                      nrows, item);
            });
    });

    stream->submit([&](sycl::handler & cgh) {
        cgh.depends_on(convert_event);
        cgh.host_task(
            [temp, total_bytes, stream]() { ggml_sycl_free_device_tracked_bytes(temp, total_bytes, *stream); });
    });
}

// =============================================================================
// Q6_K COALESCED REORDER KERNEL (AoS → Coalesced)
// =============================================================================

static void reorder_q6_k_aos_to_coalesced_kernel(const block_q6_K * __restrict__ src,
                                                 uint8_t * __restrict__ dst,
                                                 const int                blocks_per_row,
                                                 const int                nrows,
                                                 const int                tiles_per_row,
                                                 const sycl::nd_item<2> & item) {
    constexpr int TILE_BLOCKS       = MMVQ_COALESCED_TILE_BLOCKS;
    constexpr int WORD_PLANE_STRIDE = TILE_BLOCKS * 4;
    constexpr int QL_WORDS          = (QK_K / 2) / 4;   // 32 words
    constexpr int QH_WORDS          = (QK_K / 4) / 4;   // 16 words
    constexpr int SC_WORDS          = (QK_K / 16) / 4;  // 4 words

    constexpr int QL_TILE_BYTES = TILE_BLOCKS * (QK_K / 2);
    constexpr int QH_TILE_BYTES = TILE_BLOCKS * (QK_K / 4);
    constexpr int SC_TILE_BYTES = TILE_BLOCKS * (QK_K / 16);
    constexpr int TILE_TOTAL    = QL_TILE_BYTES + QH_TILE_BYTES + SC_TILE_BYTES;

    const int row  = item.get_global_id(0);
    const int tid  = item.get_local_id(1);
    const int tile = item.get_group(1);

    if (row >= nrows) {
        return;
    }

    const int64_t row_quants_bytes   = (int64_t) tiles_per_row * TILE_TOTAL;
    const int64_t total_quants_bytes = (int64_t) nrows * row_quants_bytes;

    const int64_t tile_base = (int64_t) row * row_quants_bytes + (int64_t) tile * TILE_TOTAL;
    const int64_t ql_base   = tile_base;
    const int64_t qh_base   = ql_base + QL_TILE_BYTES;
    const int64_t sc_base   = qh_base + QH_TILE_BYTES;

    for (int block_in_tile = tid; block_in_tile < TILE_BLOCKS; block_in_tile += WARP_SIZE) {
        const int block_idx = tile * TILE_BLOCKS + block_in_tile;
        if (block_idx >= blocks_per_row) {
            continue;
        }

        const block_q6_K * src_block = &src[row * blocks_per_row + block_idx];

        // ql (128 bytes)
        for (int word = 0; word < QL_WORDS; ++word) {
            const int64_t dst_offset = ql_base + word * WORD_PLANE_STRIDE + block_in_tile * 4;
            memcpy(dst + dst_offset, src_block->ql + word * 4, 4);
        }

        // qh (64 bytes)
        for (int word = 0; word < QH_WORDS; ++word) {
            const int64_t dst_offset = qh_base + word * WORD_PLANE_STRIDE + block_in_tile * 4;
            memcpy(dst + dst_offset, src_block->qh + word * 4, 4);
        }

        // scales (16 bytes)
        for (int word = 0; word < SC_WORDS; ++word) {
            const int64_t dst_offset = sc_base + word * WORD_PLANE_STRIDE + block_in_tile * 4;
            memcpy(dst + dst_offset, src_block->scales + word * 4, 4);
        }

        // d after all quants
        *(sycl::half *) (dst + total_quants_bytes + ((int64_t) row * blocks_per_row + block_idx) * sizeof(sycl::half)) =
            src_block->d;
    }
}

void reorder_q6_k_aos_to_coalesced_sycl(const void *    src,
                                        void *          dst,
                                        int64_t         ne00,
                                        int64_t         ne01,
                                        dpct::queue_ptr stream) {
    GGML_ASSERT(ne00 % QK_K == 0);
    GGML_ASSERT((ne00 / QK_K) % MMVQ_COALESCED_TILE_BLOCKS == 0);

    const int    blocks_per_row = ne00 / QK_K;
    const int    nrows          = ne01;
    const int    tiles_per_row  = blocks_per_row / MMVQ_COALESCED_TILE_BLOCKS;
    const size_t total_blocks   = (size_t) blocks_per_row * (size_t) nrows;
    const size_t total_bytes    = total_blocks * sizeof(block_q6_K);

    uint8_t *   temp       = ggml_sycl_malloc_device_tracked_t<uint8_t>(total_bytes, *stream, "convert_temp");
    sycl::event copy_event = ggml_sycl_graph_safe_memcpy(*stream, temp, src, total_bytes);

    sycl::event convert_event = stream->submit([&](sycl::handler & cgh) {
        cgh.depends_on(copy_event);
        cgh.parallel_for(
            sycl::nd_range<2>(sycl::range<2>(nrows, tiles_per_row * WARP_SIZE), sycl::range<2>(1, WARP_SIZE)),
            [=](sycl::nd_item<2> item) [[sycl::reqd_sub_group_size(WARP_SIZE)]] {
                reorder_q6_k_aos_to_coalesced_kernel((const block_q6_K *) temp, (uint8_t *) dst, blocks_per_row, nrows,
                                                     tiles_per_row, item);
            });
    });

    stream->submit([&](sycl::handler & cgh) {
        cgh.depends_on(convert_event);
        cgh.host_task(
            [temp, total_bytes, stream]() { ggml_sycl_free_device_tracked_bytes(temp, total_bytes, *stream); });
    });
}

// =============================================================================
// Q6_K VARIABLE TILE COALESCED REORDER (CPU-side, for arbitrary block counts)
// =============================================================================
// Uses power-of-2 tile decomposition (largest first, max 32) to handle
// arbitrary block counts like 56 (32+16+8). Each tile uses word-major layout.

void reorder_q6_K_variable_tile(const block_q6_K * src,
                                uint8_t *          dst,
                                int64_t            nrows,
                                int64_t            blocks_per_row,
                                int64_t            row_stride) {
    const int num_tiles = tile_count(blocks_per_row);

    for (int64_t row = 0; row < nrows; row++) {
        uint8_t * row_dst   = dst + row * row_stride;
        int       block_idx = 0;

        for (int tile = 0; tile < num_tiles; tile++) {
            const int tile_size = tile_size_at(blocks_per_row, tile);

            // Reorder ql: word-major (32 words of 4 bytes each per block)
            for (int word = 0; word < 32; word++) {
                for (int b = 0; b < tile_size; b++) {
                    const block_q6_K & blk = src[row * blocks_per_row + block_idx + b];
                    memcpy(row_dst, &blk.ql[word * 4], 4);
                    row_dst += 4;
                }
            }

            // Reorder qh: word-major (16 words of 4 bytes each per block)
            for (int word = 0; word < 16; word++) {
                for (int b = 0; b < tile_size; b++) {
                    const block_q6_K & blk = src[row * blocks_per_row + block_idx + b];
                    memcpy(row_dst, &blk.qh[word * 4], 4);
                    row_dst += 4;
                }
            }

            // Reorder scales: word-major (4 words of 4 bytes each per block)
            for (int word = 0; word < 4; word++) {
                for (int b = 0; b < tile_size; b++) {
                    const block_q6_K & blk = src[row * blocks_per_row + block_idx + b];
                    memcpy(row_dst, &blk.scales[word * 4], 4);
                    row_dst += 4;
                }
            }

            block_idx += tile_size;
        }
    }
}

// =============================================================================
// AoS -> SoA conversion (direct, non-coalesced)
// =============================================================================

void reorder_q4_0_aos_to_soa_sycl(const void * src, void * dst, int64_t ne00, int64_t ne01, dpct::queue_ptr stream) {
    GGML_ASSERT(ne00 % QK4_0 == 0);
    const int64_t blocks_per_row = ne00 / QK4_0;
    const int64_t nblocks        = blocks_per_row * ne01;

    const block_q4_0 * x      = (const block_q4_0 *) src;
    uint8_t *          qs_ptr = (uint8_t *) dst;
    sycl::half *       d_ptr  = (sycl::half *) (qs_ptr + nblocks * (QK4_0 / 2));

    stream->parallel_for(nblocks, [=](auto i) {
        const int64_t ib = i;
        for (int j = 0; j < QK4_0 / 2; ++j) {
            qs_ptr[ib * (QK4_0 / 2) + j] = x[ib].qs[j];
        }
        d_ptr[ib] = x[ib].d;
    });
}

void reorder_q8_0_aos_to_soa_sycl(const void * src, void * dst, int64_t ne00, int64_t ne01, dpct::queue_ptr stream) {
    GGML_ASSERT(ne00 % QK8_0 == 0);
    const int64_t blocks_per_row = ne00 / QK8_0;
    const int64_t nblocks        = blocks_per_row * ne01;

    const block_q8_0 * x      = (const block_q8_0 *) src;
    uint8_t *          qs_ptr = (uint8_t *) dst;
    sycl::half *       d_ptr  = (sycl::half *) (qs_ptr + nblocks * QK8_0);

    stream->parallel_for(nblocks, [=](auto i) {
        const int64_t ib = i;
        for (int j = 0; j < QK8_0; ++j) {
            qs_ptr[ib * QK8_0 + j] = x[ib].qs[j];
        }
        d_ptr[ib] = x[ib].d;
    });
}

void reorder_q4_k_aos_to_soa_sycl(const void * src, void * dst, int64_t nblocks, dpct::queue_ptr stream) {
    const block_q4_K * x          = (const block_q4_K *) src;
    uint8_t *          qs_ptr     = (uint8_t *) dst;
    uint8_t *          scales_ptr = qs_ptr + (QK_K / 2) * nblocks;
    sycl::half2 *      dm_ptr     = (sycl::half2 *) (scales_ptr + K_SCALE_SIZE * nblocks);

    stream->parallel_for(nblocks, [=](auto i) {
        const int64_t ib = i;
        for (int j = 0; j < QK_K / 2; ++j) {
            qs_ptr[ib * (QK_K / 2) + j] = x[ib].qs[j];
        }
        for (int j = 0; j < K_SCALE_SIZE; ++j) {
            scales_ptr[ib * K_SCALE_SIZE + j] = x[ib].scales[j];
        }
        dm_ptr[ib] = x[ib].dm;
    });
}

void reorder_q6_k_aos_to_soa_sycl(const void * src, void * dst, int64_t nblocks, dpct::queue_ptr stream) {
    const block_q6_K * x          = (const block_q6_K *) src;
    uint8_t *          ql_ptr     = (uint8_t *) dst;
    uint8_t *          qh_ptr     = ql_ptr + (QK_K / 2) * nblocks;
    uint8_t *          scales_ptr = qh_ptr + (QK_K / 4) * nblocks;
    sycl::half *       d_ptr      = (sycl::half *) (scales_ptr + (QK_K / 16) * nblocks);

    stream->parallel_for(nblocks, [=](auto i) {
        const int64_t ib = i;
        for (int j = 0; j < QK_K / 2; ++j) {
            ql_ptr[ib * (QK_K / 2) + j] = x[ib].ql[j];
        }
        for (int j = 0; j < QK_K / 4; ++j) {
            qh_ptr[ib * (QK_K / 4) + j] = x[ib].qh[j];
        }
        for (int j = 0; j < QK_K / 16; ++j) {
            scales_ptr[ib * (QK_K / 16) + j] = x[ib].scales[j];
        }
        d_ptr[ib] = x[ib].d;
    });
}

void reorder_mxfp4_aos_to_soa_sycl(const void * src, void * dst, int64_t ne00, int64_t ne01, dpct::queue_ptr stream) {
    GGML_ASSERT(ne00 % QK_MXFP4 == 0);
    const int64_t blocks_per_row = ne00 / QK_MXFP4;
    const int64_t nblocks        = blocks_per_row * ne01;

    const block_mxfp4 * x      = (const block_mxfp4 *) src;
    uint8_t *           qs_ptr = (uint8_t *) dst;
    uint8_t *           e_ptr  = qs_ptr + nblocks * (QK_MXFP4 / 2);

    stream->parallel_for(nblocks, [=](auto i) {
        const int64_t ib = i;
        for (int j = 0; j < QK_MXFP4 / 2; ++j) {
            qs_ptr[ib * (QK_MXFP4 / 2) + j] = x[ib].qs[j];
        }
        e_ptr[ib] = x[ib].e;
    });
}

// =============================================================================
// Q4_0 COALESCED to SoA REVERSE CONVERSION (for compatibility/debugging)
// =============================================================================
// This reverses the coalesced layout back to SoA layout if needed.
// Not typically used in the hot path, but useful for testing.

static void reorder_q4_0_coalesced_to_soa_kernel(const uint8_t * __restrict__ src,
                                                 uint8_t * __restrict__ dst_qs,
                                                 sycl::half * __restrict__ dst_d,
                                                 const int                blocks_per_row,
                                                 const int                nrows,
                                                 const sycl::nd_item<2> & item) {
    constexpr int TILE_BLOCKS        = MMVQ_COALESCED_TILE_BLOCKS;
    constexpr int QS_BYTES_PER_BLOCK = QK4_0 / 2;
    constexpr int D_BYTES_PER_BLOCK  = sizeof(sycl::half);
    constexpr int WORDS_PER_BLOCK    = 4;
    constexpr int WORD_PLANE_STRIDE  = TILE_BLOCKS * 4;

    const int row  = item.get_global_id(0);
    const int tid  = item.get_local_id(1);
    const int tile = item.get_group(1);

    if (row >= nrows) {
        return;
    }

    // Coalesced layout: all quants first, then all d values
    const int64_t row_quants_bytes   = (int64_t) blocks_per_row * QS_BYTES_PER_BLOCK;
    const int64_t total_quants_bytes = (int64_t) nrows * row_quants_bytes;
    const int64_t tile_qs_base = (int64_t) row * row_quants_bytes + (int64_t) tile * (TILE_BLOCKS * QS_BYTES_PER_BLOCK);

    for (int block_in_tile = tid; block_in_tile < TILE_BLOCKS; block_in_tile += WARP_SIZE) {
        const int block_idx = tile * TILE_BLOCKS + block_in_tile;
        if (block_idx >= blocks_per_row) {
            continue;
        }

        // Destination: SoA layout - use int64_t for offsets
        // qs: all quants contiguous, then all d values
        const int64_t dst_qs_offset =
            (int64_t) row * blocks_per_row * QS_BYTES_PER_BLOCK + block_idx * QS_BYTES_PER_BLOCK;
        const int64_t dst_d_idx = (int64_t) row * blocks_per_row + block_idx;

        // Read word-major qs and write to contiguous SoA
        for (int word = 0; word < WORDS_PER_BLOCK; ++word) {
            const int64_t word_offset = tile_qs_base + word * WORD_PLANE_STRIDE + block_in_tile * 4;
            memcpy(dst_qs + dst_qs_offset + word * 4, src + word_offset, 4);
        }

        // Read d value and write to d array
        dst_d[dst_d_idx] = *(const sycl::half *) (src + total_quants_bytes + dst_d_idx * D_BYTES_PER_BLOCK);
    }
}

// Public wrapper: COALESCED Q4_0 → row-major FP16 (for oneDNN PP)
// Dispatches to ESIMD kernel when available (and GGML_SYCL_ESIMD_DEQUANT != 0),
// otherwise falls back to standard-SYCL implementation.
void dequantize_row_q4_0_coalesced_to_fp16_rowmajor(const void *    src,
                                                    sycl::half *    dst,
                                                    int             blocks_per_row,
                                                    int             nrows,
                                                    dpct::queue_ptr stream) {
    if (g_esimd_dequant_enabled) {
        dequantize_row_q4_0_coalesced_to_fp16_rowmajor_esimd(src, dst, blocks_per_row, nrows, stream);
        return;
    }
    dequantize_row_q4_0_sycl_coalesced_rowmajor(src, dst, blocks_per_row, nrows, stream);
}

// SOA→row-major FP16 dequant for oneDNN PP path.
// SOA has sequential qs reads (no tile interleaving) — much faster than COALESCED.
// Dispatches to ESIMD kernel when available (and GGML_SYCL_ESIMD_DEQUANT != 0),
// otherwise falls back to standard-SYCL implementation.
void dequantize_row_q4_0_soa_to_fp16_rowmajor(const void *    src,
                                              sycl::half *    dst,
                                              int             blocks_per_row,
                                              int             nrows,
                                              dpct::queue_ptr stream) {
    if (g_esimd_dequant_enabled) {
        dequantize_row_q4_0_soa_to_fp16_rowmajor_esimd(src, dst, blocks_per_row, nrows, stream);
        return;
    }

    dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });

    const int     total_blocks = nrows * blocks_per_row;
    constexpr int WG_SIZE      = 256;
    const int     n_wgs        = (total_blocks + WG_SIZE - 1) / WG_SIZE;

    stream->parallel_for(
        sycl::nd_range<3>(sycl::range<3>(1, 1, n_wgs * WG_SIZE), sycl::range<3>(1, 1, WG_SIZE)),
        [=](sycl::nd_item<3> item) { dequantize_block_q4_0_soa_rowmajor(src, dst, blocks_per_row, nrows, item); });
}

static void dequantize_tile_mxfp4_soa_rowmajor(const void * __restrict__ vx,
                                               sycl::half * __restrict__ yy,
                                               const int                blocks_per_row,
                                               const int                tiles_per_row,
                                               const int                nrows,
                                               const sycl::nd_item<3> & item) {
    (void) nrows;
    constexpr int BLOCKS_PER_TILE = QK_K / QK_MXFP4;

    const int64_t group = item.get_group(2);
    const int     row   = group / tiles_per_row;
    const int     tile  = group - row * tiles_per_row;
    const int     tid   = item.get_local_id(2);
    const int     il    = tid / BLOCKS_PER_TILE;
    const int     ib    = tid - il * BLOCKS_PER_TILE;
    const int     block = tile * BLOCKS_PER_TILE + ib;

    if (block >= blocks_per_row) {
        return;
    }

    const int64_t nblocks = static_cast<int64_t>(nrows) * blocks_per_row;
    const int64_t block_i = static_cast<int64_t>(row) * blocks_per_row + block;

    const uint8_t * qs = static_cast<const uint8_t *>(vx);
    const uint8_t * e  = qs + nblocks * (QK_MXFP4 / 2);
    const uint8_t * q4 = qs + block_i * (QK_MXFP4 / 2) + 4 * il;
    sycl::half *    y  = yy + block_i * QK_MXFP4 + 4 * il;

    const float d = sycl_e8m0_to_fp32_half(e[block_i]);
#pragma unroll
    for (int j = 0; j < 4; ++j) {
        const uint8_t q     = q4[j];
        y[j]                = sycl::half(d * kvalues_mxfp4[q & 0xf]);
        y[j + QK_MXFP4 / 2] = sycl::half(d * kvalues_mxfp4[q >> 4]);
    }
}

void dequantize_row_mxfp4_soa_to_fp16_rowmajor(const void *    src,
                                               sycl::half *    dst,
                                               int             blocks_per_row,
                                               int             nrows,
                                               dpct::queue_ptr stream) {
    dpct::has_capability_or_fail(stream->get_device(), { sycl::aspect::fp16 });

    constexpr int BLOCKS_PER_TILE = QK_K / QK_MXFP4;
    constexpr int WG_SIZE         = 32;
    const int     tiles_per_row   = (blocks_per_row + BLOCKS_PER_TILE - 1) / BLOCKS_PER_TILE;
    const int     total_tiles     = nrows * tiles_per_row;

    stream->parallel_for(sycl::nd_range<3>(sycl::range<3>(1, 1, total_tiles * WG_SIZE), sycl::range<3>(1, 1, WG_SIZE)),
                         [=](sycl::nd_item<3> item) [[sycl::reqd_sub_group_size(WARP_SIZE)]] {
                             dequantize_tile_mxfp4_soa_rowmajor(src, dst, blocks_per_row, tiles_per_row, nrows, item);
                         });
}

// Host function to launch Q4_0 Coalesced to SoA conversion
void reorder_q4_0_coalesced_to_soa_sycl(const void *    src,
                                        void *          dst,  // SoA format: [all qs bytes][all d values]
                                        int64_t         ne00,
                                        int64_t         ne01,
                                        dpct::queue_ptr stream) {
    GGML_ASSERT(ne00 % QK4_0 == 0);

    const int blocks_per_row = ne00 / QK4_0;
    const int nrows          = ne01;
    const int tiles_per_row  = (blocks_per_row + MMVQ_COALESCED_TILE_BLOCKS - 1) / MMVQ_COALESCED_TILE_BLOCKS;

    // SoA layout: qs bytes first, then d values
    uint8_t *    dst_qs = (uint8_t *) dst;
    sycl::half * dst_d  = (sycl::half *) ((uint8_t *) dst + nrows * blocks_per_row * (QK4_0 / 2));

    stream->parallel_for(
        sycl::nd_range<2>(sycl::range<2>(nrows, tiles_per_row * WARP_SIZE), sycl::range<2>(1, WARP_SIZE)),
        [=](sycl::nd_item<2> item) [[sycl::reqd_sub_group_size(WARP_SIZE)]] {
            reorder_q4_0_coalesced_to_soa_kernel((const uint8_t *) src, dst_qs, dst_d, blocks_per_row, nrows, item);
        });
}

to_fp16_sycl_t ggml_get_to_fp16_sycl(ggml_type type, ggml_tensor * dst, bool full_tensor) {
    // SoA/Coalesced-aware reorder kernels compute d_offset from k parameter.
    // This only works when k == full tensor size. For row slices, use standard kernels.
    const ggml_tensor_extra_gpu * extra =
        dst->src[0]->extra ? static_cast<const ggml_tensor_extra_gpu *>(dst->src[0]->extra) : nullptr;
    const bool use_reorder   = full_tensor && ggml_sycl_layout_is_soa(extra);
    const bool use_coalesced = full_tensor && ggml_sycl_layout_is_coalesced(extra);

    switch (type) {
        case GGML_TYPE_Q4_0:
            if (use_coalesced) {
                return dequantize_row_q4_0_sycl_coalesced;
            } else if (use_reorder) {
                return dequantize_row_q4_0_sycl_reorder;
            } else {
                return dequantize_block_sycl<QK4_0, QR4_0, dequantize_q4_0>;
            }
        case GGML_TYPE_Q4_1:
            return dequantize_block_sycl<QK4_1, QR4_1, dequantize_q4_1>;
        case GGML_TYPE_Q5_0:
            return dequantize_block_sycl<QK5_0, QR5_0, dequantize_q5_0>;
        case GGML_TYPE_Q5_1:
            return dequantize_block_sycl<QK5_1, QR5_1, dequantize_q5_1>;
        case GGML_TYPE_Q8_0:
            return dequantize_block_sycl<QK8_0, QR8_0, dequantize_q8_0>;
        case GGML_TYPE_Q2_K:
            return dequantize_row_q2_K_sycl;
        case GGML_TYPE_Q3_K:
            return dequantize_row_q3_K_sycl;
        case GGML_TYPE_Q4_K:
            if (use_reorder) {
                return dequantize_row_q4_K_sycl_reorder;
            } else {
                return dequantize_row_q4_K_sycl;
            }
        case GGML_TYPE_Q5_K:
            return dequantize_row_q5_K_sycl;
        case GGML_TYPE_Q6_K:
            if (use_reorder) {
                return dequantize_row_q6_K_sycl_reorder;
            } else {
                return dequantize_row_q6_K_sycl;
            }
        case GGML_TYPE_IQ1_S:
            return dequantize_row_iq1_s_sycl;
        case GGML_TYPE_IQ1_M:
            return dequantize_row_iq1_m_sycl;
        case GGML_TYPE_IQ2_XXS:
            return dequantize_row_iq2_xxs_sycl;
        case GGML_TYPE_IQ2_XS:
            return dequantize_row_iq2_xs_sycl;
        case GGML_TYPE_IQ2_S:
            return dequantize_row_iq2_s_sycl;
        case GGML_TYPE_IQ3_XXS:
            return dequantize_row_iq3_xxs_sycl;
        case GGML_TYPE_IQ3_S:
            return dequantize_row_iq3_s_sycl;
        case GGML_TYPE_IQ4_XS:
            return dequantize_row_iq4_xs_sycl;
        case GGML_TYPE_IQ4_NL:
            return dequantize_row_iq4_nl_sycl;
        case GGML_TYPE_MXFP4:
            return dequantize_row_mxfp4_sycl;
        case GGML_TYPE_F32:
            return convert_unary_sycl<float>;
#ifdef GGML_SYCL_HAS_BF16
        case GGML_TYPE_BF16:
            return convert_unary_sycl<sycl::ext::oneapi::bfloat16>;
#endif
        default:
            return nullptr;
    }
}

to_fp32_sycl_t ggml_get_to_fp32_sycl(ggml_type type, ggml_tensor * dst, bool full_tensor) {
    // SoA/Coalesced-aware reorder kernels compute d_offset from k parameter.
    // This only works when k == full tensor size. For row slices, use standard kernels.
    const ggml_tensor_extra_gpu * extra =
        dst->src[0]->extra ? static_cast<const ggml_tensor_extra_gpu *>(dst->src[0]->extra) : nullptr;
    const bool use_reorder   = full_tensor && ggml_sycl_layout_is_soa(extra);
    const bool use_coalesced = full_tensor && ggml_sycl_layout_is_coalesced(extra);

    switch (type) {
        case GGML_TYPE_Q4_0:
            if (use_coalesced) {
                return dequantize_row_q4_0_sycl_coalesced;
            } else if (use_reorder) {
                return dequantize_row_q4_0_sycl_reorder;
            } else {
                return dequantize_row_q4_0_sycl;
            }
        case GGML_TYPE_Q4_1:
            return dequantize_row_q4_1_sycl;
        case GGML_TYPE_Q5_0:
            return dequantize_block_sycl<QK5_0, QR5_0, dequantize_q5_0>;
        case GGML_TYPE_Q5_1:
            return dequantize_block_sycl<QK5_1, QR5_1, dequantize_q5_1>;
        case GGML_TYPE_Q8_0:
            return dequantize_block_sycl<QK8_0, QR8_0, dequantize_q8_0>;
        case GGML_TYPE_Q2_K:
            return dequantize_row_q2_K_sycl;
        case GGML_TYPE_Q3_K:
            return dequantize_row_q3_K_sycl;
        case GGML_TYPE_Q4_K:
            if (use_reorder) {
                return dequantize_row_q4_K_sycl_reorder;
            } else {
                return dequantize_row_q4_K_sycl;
            }
        case GGML_TYPE_Q5_K:
            return dequantize_row_q5_K_sycl;
        case GGML_TYPE_Q6_K:
            if (use_reorder) {
                return dequantize_row_q6_K_sycl_reorder;
            } else {
                return dequantize_row_q6_K_sycl;
            }
        case GGML_TYPE_IQ1_S:
            return dequantize_row_iq1_s_sycl;
        case GGML_TYPE_IQ1_M:
            return dequantize_row_iq1_m_sycl;
        case GGML_TYPE_IQ2_XXS:
            return dequantize_row_iq2_xxs_sycl;
        case GGML_TYPE_IQ2_XS:
            return dequantize_row_iq2_xs_sycl;
        case GGML_TYPE_IQ2_S:
            return dequantize_row_iq2_s_sycl;
        case GGML_TYPE_IQ3_XXS:
            return dequantize_row_iq3_xxs_sycl;
        case GGML_TYPE_IQ3_S:
            return dequantize_row_iq3_s_sycl;
        case GGML_TYPE_IQ4_XS:
            return dequantize_row_iq4_xs_sycl;
        case GGML_TYPE_IQ4_NL:
            return dequantize_row_iq4_nl_sycl;
        case GGML_TYPE_MXFP4:
            return dequantize_row_mxfp4_sycl;
        case GGML_TYPE_F16:
            return convert_unary_sycl<sycl::half>;
#ifdef GGML_SYCL_HAS_BF16
        case GGML_TYPE_BF16:
            return convert_unary_sycl<sycl::ext::oneapi::bfloat16>;
#endif
        default:
            return nullptr;
    }
}

to_fp16_nc_sycl_t get_to_fp16_nc_sycl(ggml_type type) {
    switch (type) {
        case GGML_TYPE_F32:
            return convert_unary_nc_sycl<float>;
#ifdef GGML_SYCL_HAS_BF16
        case GGML_TYPE_BF16:
            return convert_unary_nc_sycl<sycl::ext::oneapi::bfloat16>;
#endif
        default:
            return nullptr;
    }
}
