{"vcs1":{"timestamp_begin":1732421474.376084986, "rt":2.23, "ut":0.47, "st":0.26}}
{"vcselab":{"timestamp_begin":1732421476.695672003, "rt":0.91, "ut":0.21, "st":0.18}}
{"link":{"timestamp_begin":1732421477.704350192, "rt":0.40, "ut":0.12, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732421473.635204471}
{"VCS_COMP_START_TIME": 1732421473.635204471}
{"VCS_COMP_END_TIME": 1732421479.522253031}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333892}}
{"stitch_vcselab": {"peak_mem": 223372}}
