/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [15:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [6:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire [16:0] celloutsig_0_18z;
  wire [17:0] celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  reg [2:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [14:0] celloutsig_0_22z;
  reg [5:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire [15:0] celloutsig_0_28z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire [3:0] celloutsig_0_47z;
  wire [5:0] celloutsig_0_48z;
  wire [3:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [5:0] celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [2:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = ~(celloutsig_0_0z[10] & celloutsig_0_5z);
  assign celloutsig_0_12z = ~(celloutsig_0_3z & celloutsig_0_4z);
  assign celloutsig_0_41z = !(celloutsig_0_24z[1] ? in_data[69] : celloutsig_0_10z);
  assign celloutsig_1_13z = ~celloutsig_1_4z;
  assign celloutsig_1_19z = celloutsig_1_5z[2] | ~(celloutsig_1_3z[0]);
  assign celloutsig_0_43z = celloutsig_0_21z >= { celloutsig_0_24z[4:3], celloutsig_0_41z };
  assign celloutsig_1_1z = in_data[180:174] >= in_data[150:144];
  assign celloutsig_0_11z = celloutsig_0_1z[5:2] >= { celloutsig_0_1z[7:6], celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_26z = { celloutsig_0_20z, celloutsig_0_8z } >= { celloutsig_0_17z[4:1], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_25z };
  assign celloutsig_0_32z = celloutsig_0_0z[11:0] && { celloutsig_0_19z[6:1], celloutsig_0_24z };
  assign celloutsig_0_3z = ! { in_data[18:10], celloutsig_0_1z[9:2] };
  assign celloutsig_1_18z = ! { celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z } * celloutsig_1_3z[3:1];
  assign celloutsig_0_13z = celloutsig_0_7z[5:3] * celloutsig_0_1z[6:4];
  assign celloutsig_0_27z = celloutsig_0_16z[5:2] * celloutsig_0_7z[5:2];
  assign celloutsig_1_0z = in_data[116] ? in_data[145:142] : in_data[163:160];
  assign celloutsig_1_8z = - celloutsig_1_3z[6:3];
  assign celloutsig_0_21z = - celloutsig_0_17z[3:1];
  assign celloutsig_0_4z = celloutsig_0_3z & celloutsig_0_0z[12];
  assign celloutsig_0_5z = in_data[43] & celloutsig_0_4z;
  assign celloutsig_1_6z = celloutsig_1_0z[0] & celloutsig_1_4z;
  assign celloutsig_0_6z = celloutsig_0_4z & celloutsig_0_1z[5];
  assign celloutsig_1_4z = | { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, in_data[119:102] };
  assign celloutsig_0_10z = | { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z[8:1] };
  assign celloutsig_0_15z = | in_data[80:27];
  assign celloutsig_0_38z = celloutsig_0_1z[5:2] >> celloutsig_0_28z[6:3];
  assign celloutsig_0_47z = celloutsig_0_14z[5:2] >> celloutsig_0_38z;
  assign celloutsig_0_1z = celloutsig_0_0z[15:2] >> in_data[38:25];
  assign celloutsig_0_28z = { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_14z } >> { celloutsig_0_1z[3:2], celloutsig_0_14z };
  assign celloutsig_0_49z = { celloutsig_0_28z[12:10], celloutsig_0_3z } << { celloutsig_0_27z[1:0], celloutsig_0_26z, celloutsig_0_41z };
  assign celloutsig_0_19z = { celloutsig_0_17z[7:5], celloutsig_0_14z, celloutsig_0_3z } << { celloutsig_0_1z[9:3], celloutsig_0_1z[9:2], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_48z = { celloutsig_0_14z[7], celloutsig_0_32z, celloutsig_0_21z, celloutsig_0_4z } >>> { celloutsig_0_24z[0], celloutsig_0_47z, celloutsig_0_43z };
  assign celloutsig_0_8z = { in_data[18:9], celloutsig_0_6z } >>> celloutsig_0_1z[11:1];
  assign celloutsig_0_18z = { celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_11z } >>> { celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_0_25z = { celloutsig_0_1z[3:0], celloutsig_0_3z, celloutsig_0_20z } >>> { celloutsig_0_19z[11:7], celloutsig_0_13z };
  assign celloutsig_0_0z = in_data[17:2] - in_data[49:34];
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } ~^ { celloutsig_1_2z[2:1], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_14z = { celloutsig_0_7z[2:1], celloutsig_0_3z, celloutsig_0_8z } ~^ { celloutsig_0_1z[9:3], celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_17z = { celloutsig_0_0z[12], celloutsig_0_7z, celloutsig_0_6z } ~^ { celloutsig_0_0z[13:7], celloutsig_0_10z };
  assign celloutsig_0_22z = { celloutsig_0_19z[8:4], celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_3z } ~^ celloutsig_0_18z[15:1];
  always_latch
    if (clkin_data[128]) celloutsig_1_2z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_2z = in_data[163:161];
  always_latch
    if (!clkin_data[96]) celloutsig_0_7z = 6'h00;
    else if (celloutsig_1_19z) celloutsig_0_7z = celloutsig_0_1z[13:8];
  always_latch
    if (!clkin_data[96]) celloutsig_0_16z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_16z = celloutsig_0_1z[7:1];
  always_latch
    if (clkin_data[96]) celloutsig_0_20z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_20z = celloutsig_0_17z[6:4];
  always_latch
    if (!clkin_data[64]) celloutsig_0_24z = 6'h00;
    else if (celloutsig_1_19z) celloutsig_0_24z = celloutsig_0_22z[9:4];
  assign { out_data[128], out_data[96], out_data[37:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
