$date
	Wed Aug  4 21:17:44 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module main $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module test $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 4 $ count [3:0] $end
$var reg 4 % current_state [3:0] $end
$var reg 4 & next_state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 &
b0 %
b0 $
1#
0"
b0 !
$end
#25
1"
#50
0"
0#
#75
b10 &
b1 !
b1 $
b1 %
1"
#100
0"
#125
b11 &
b10 !
b10 $
b10 %
1"
#150
0"
#175
b100 &
b11 !
b11 $
b11 %
1"
#200
0"
#225
b101 &
b100 !
b100 $
b100 %
1"
#250
0"
#275
b110 &
b101 !
b101 $
b101 %
1"
#300
0"
#325
b111 &
b110 !
b110 $
b110 %
1"
#350
0"
#375
b1000 &
b111 !
b111 $
b111 %
1"
#400
0"
#425
b1001 &
b1000 !
b1000 $
b1000 %
1"
#450
0"
#475
b0 &
b1001 !
b1001 $
b1001 %
1"
#500
0"
#525
b1 &
b0 !
b0 $
b0 %
1"
#550
0"
#575
b10 &
b1 !
b1 $
b1 %
1"
#600
0"
#625
b11 &
b10 !
b10 $
b10 %
1"
#650
0"
