define({"topics":[{"title":"<ph>7.7.1<\/ph>\nXCVR Interface I\/O Assignment","href":"GUID-12E518DB-C374-49B7-B54A-4E2EA496BDEC.html","attributes":{"data-id":"GUID-12E518DB-C374-49B7-B54A-4E2EA496BDEC"},"menu":{"hasChildren":false},"tocID":"GUID-12E518DB-C374-49B7-B54A-4E2EA496BDEC-d10733e6359","topics":[]},{"title":"<ph>7.7.2<\/ph>\nDirect Versus Cascaded Connection","href":"GUID-3881D9F6-C666-4392-9D23-52FD28D5924D.html","attributes":{"data-id":"GUID-3881D9F6-C666-4392-9D23-52FD28D5924D"},"menu":{"hasChildren":false},"tocID":"GUID-3881D9F6-C666-4392-9D23-52FD28D5924D-d10733e6367","topics":[]},{"title":"<ph>7.7.3<\/ph>\nReference Clock (REFCLK) I\/O Assignments","href":"GUID-8321D8F3-580C-4E6A-88B0-B35C08D5DB50.html","attributes":{"data-id":"GUID-8321D8F3-580C-4E6A-88B0-B35C08D5DB50"},"menu":{"hasChildren":false},"tocID":"GUID-8321D8F3-580C-4E6A-88B0-B35C08D5DB50-d10733e6375","next":"GUID-8321D8F3-580C-4E6A-88B0-B35C08D5DB50-d10733e6375"},{"title":"<ph>7.7.4<\/ph>\nTransmit PLL Assignment","href":"GUID-76A8FD1D-28CA-437B-AA7B-C99A34C35737.html","attributes":{"data-id":"GUID-76A8FD1D-28CA-437B-AA7B-C99A34C35737"},"menu":{"hasChildren":false},"tocID":"GUID-76A8FD1D-28CA-437B-AA7B-C99A34C35737-d10733e6390","topics":[]},{"title":"<ph>7.7.5<\/ph>\nPlacement DRC Rules","href":"GUID-C4347DC8-BDDA-465C-9278-A81C8993B2D3.html","attributes":{"data-id":"GUID-C4347DC8-BDDA-465C-9278-A81C8993B2D3"},"menu":{"hasChildren":false},"tocID":"GUID-C4347DC8-BDDA-465C-9278-A81C8993B2D3-d10733e6398","next":"GUID-C4347DC8-BDDA-465C-9278-A81C8993B2D3-d10733e6398"}]});