
---------- Begin Simulation Statistics ----------
final_tick                                  273979500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 143103                       # Simulator instruction rate (inst/s)
host_mem_usage                                 861740                       # Number of bytes of host memory used
host_op_rate                                   159378                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.99                       # Real time elapsed on the host
host_tick_rate                               39206297                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1113757                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000274                       # Number of seconds simulated
sim_ticks                                   273979500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.672241                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  102214                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               104650                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4821                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            164108                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3973                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4194                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              221                       # Number of indirect misses.
system.cpu.branchPred.lookups                  219734                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18618                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           56                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    358008                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   360620                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4293                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     187499                       # Number of branches committed
system.cpu.commit.bw_lim_events                 65579                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1151                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           77595                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000848                       # Number of instructions committed
system.cpu.commit.committedOps                1114605                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       492885                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.261390                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.734440                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       179245     36.37%     36.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        92863     18.84%     55.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        68683     13.93%     69.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        39651      8.04%     77.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        14332      2.91%     80.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        18217      3.70%     83.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         7827      1.59%     85.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         6488      1.32%     86.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        65579     13.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       492885                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                18322                       # Number of function calls committed.
system.cpu.commit.int_insts                    994638                       # Number of committed integer instructions.
system.cpu.commit.loads                        162174                       # Number of loads committed
system.cpu.commit.membars                        1143                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1144      0.10%      0.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           756750     67.89%     68.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           22606      2.03%     70.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           1136      0.10%     70.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            568      0.05%     70.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            568      0.05%     70.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          2272      0.20%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            2300      0.21%     70.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            4573      0.41%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            4576      0.41%     71.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3433      0.31%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          162174     14.55%     86.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         152502     13.68%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1114605                       # Class of committed instruction
system.cpu.commit.refs                         314676                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     33724                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1113757                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.547960                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.547960                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 95649                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   534                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               100509                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1234833                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   164777                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    230651                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4885                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  3245                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  8739                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      219734                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    177734                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        308576                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1540                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1140370                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   10826                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.401004                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             190632                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             124805                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.081119                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             504701                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.515515                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.091440                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   247816     49.10%     49.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    40359      8.00%     57.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    17862      3.54%     60.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    21206      4.20%     64.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    47572      9.43%     74.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    13113      2.60%     76.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    27144      5.38%     82.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5867      1.16%     83.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    83762     16.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               504701                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued          648                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified          677                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           43259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4362                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   194156                       # Number of branches executed
system.cpu.iew.exec_nop                           911                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.131276                       # Inst execution rate
system.cpu.iew.exec_refs                       333205                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     155758                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    7455                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                173740                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1163                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8381                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               161482                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1192253                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                177447                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              7605                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1167854                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  4122                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4885                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  4130                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            57                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            10852                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          603                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         6839                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        11565                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         8980                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            603                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3570                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            792                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1115212                       # num instructions consuming a value
system.cpu.iew.wb_count                       1156481                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.553032                       # average fanout of values written-back
system.cpu.iew.wb_producers                    616748                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.110521                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1156976                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1414742                       # number of integer regfile reads
system.cpu.int_regfile_writes                  833609                       # number of integer regfile writes
system.cpu.ipc                               1.824951                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.824951                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1146      0.10%      0.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                797026     67.81%     67.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                22606      1.92%     69.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     69.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     69.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                1136      0.10%     69.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 568      0.05%     69.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 568      0.05%     70.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               2273      0.19%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2308      0.20%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4581      0.39%     70.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 4584      0.39%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3651      0.31%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               178521     15.19%     86.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              156491     13.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1175462                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       20414                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017367                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2634     12.90%     12.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   5077     24.87%     37.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     37.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     37.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     37.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     37.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     37.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     37.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     37.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     37.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     37.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     37.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     37.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     37.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     37.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   6322     30.97%     68.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  6378     31.24%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1159689                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2805910                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1122709                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1234168                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1190179                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1175462                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1163                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           77577                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                90                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             12                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        51899                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        504701                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.329026                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.092479                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              137031     27.15%     27.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               70241     13.92%     41.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               81493     16.15%     57.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               81449     16.14%     73.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               50905     10.09%     83.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               35205      6.98%     90.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               29552      5.86%     96.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                9669      1.92%     98.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                9156      1.81%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          504701                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.145160                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  35041                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              70216                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        33772                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             35334                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              9361                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6241                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               173740                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              161482                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  834458                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   7413                       # number of misc regfile writes
system.cpu.numCycles                           547960                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   11614                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1169126                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    572                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   170152                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1988983                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1219770                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1286969                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    234000                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  13913                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4885                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 19654                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   117815                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1468538                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          64396                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               4112                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     38439                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1170                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            44157                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1619350                       # The number of ROB reads
system.cpu.rob.rob_writes                     2396240                       # The number of ROB writes
system.cpu.timesIdled                             363                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    39531                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   22323                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           815                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           14                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          829                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                624                       # Transaction distribution
system.membus.trans_dist::ReadExReq               184                       # Transaction distribution
system.membus.trans_dist::ReadExResp              184                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           624                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        51712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   51712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               815                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     815    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 815                       # Request fanout histogram
system.membus.reqLayer0.occupancy              997000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4290750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    273979500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               625                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           13                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              184                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             184                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           519                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          106                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        34048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        18560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  52608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              816                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001225                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.035007                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    815     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                816                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             427500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            438500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            778500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    273979500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.cpu.inst                518                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                290                       # number of demand (read+write) misses
system.l2.demand_misses::total                    808                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               518                       # number of overall misses
system.l2.overall_misses::.cpu.data               290                       # number of overall misses
system.l2.overall_misses::total                   808                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40871000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     24363000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         65234000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40871000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     24363000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        65234000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              519                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              290                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  809                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             519                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             290                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 809                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998073                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998764                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998073                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998764                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78901.544402                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84010.344828                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80735.148515                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78901.544402                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84010.344828                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80735.148515                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           290                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               808                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          290                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              808                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35691000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     21463000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     57154000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35691000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     21463000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     57154000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998073                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998764                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998073                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998764                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68901.544402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74010.344828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70735.148515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68901.544402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74010.344828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70735.148515                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks           13                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               13                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           13                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           13                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 184                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     14931500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      14931500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81149.456522                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81149.456522                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     13091500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     13091500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71149.456522                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71149.456522                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40871000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40871000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          519                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            519                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998073                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998073                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78901.544402                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78901.544402                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35691000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35691000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998073                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998073                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68901.544402                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68901.544402                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          106                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             106                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9431500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9431500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88976.415094                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88976.415094                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          106                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          106                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8371500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8371500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78976.415094                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78976.415094                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    273979500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   722.857061                       # Cycle average of tags in use
system.l2.tags.total_refs                         822                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       808                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.017327                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       486.068925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       236.788136                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.014834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.007226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.022060                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           808                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          775                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.024658                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      7440                       # Number of tag accesses
system.l2.tags.data_accesses                     7440                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    273979500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          18560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              51712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33152                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 808                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         121001754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          67742295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             188744048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    121001754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        121001754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        121001754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         67742295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            188744048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1644                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         808                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       808                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      8733250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4040000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                23883250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10808.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29558.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      612                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   808                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          196                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.836735                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.969320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.486505                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           54     27.55%     27.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           77     39.29%     66.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           22     11.22%     78.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           14      7.14%     85.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      3.57%     88.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      2.04%     90.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      0.51%     91.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.51%     91.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16      8.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          196                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  51712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   51712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       188.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    188.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     271229000                       # Total gap between requests
system.mem_ctrls.avgGap                     335679.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        18560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 121001753.780848562717                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 67742294.587733760476                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          518                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          290                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14387500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9495750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27775.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32743.97                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    75.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               856800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               455400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             3177300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     21512400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        105596490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         16284960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          147883350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.760639                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     41434500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      9100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    223445000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               542640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               288420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2591820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     21512400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         25382100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         83833920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          134151300                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        489.639918                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    217723250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      9100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     47156250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    273979500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       177058                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           177058                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       177058                       # number of overall hits
system.cpu.icache.overall_hits::total          177058                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            676                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          676                       # number of overall misses
system.cpu.icache.overall_misses::total           676                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52326498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52326498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52326498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52326498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       177734                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       177734                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       177734                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       177734                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003803                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003803                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003803                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003803                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77406.062130                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77406.062130                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77406.062130                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77406.062130                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          675                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    67.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           13                       # number of writebacks
system.cpu.icache.writebacks::total                13                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          157                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          157                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          157                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          157                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          519                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          519                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          519                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          519                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41662498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41662498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41662498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41662498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002920                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002920                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002920                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002920                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80274.562620                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80274.562620                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80274.562620                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80274.562620                       # average overall mshr miss latency
system.cpu.icache.replacements                     13                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       177058                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          177058                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           676                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52326498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52326498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       177734                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       177734                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003803                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003803                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77406.062130                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77406.062130                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          157                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          157                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          519                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          519                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41662498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41662498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002920                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002920                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80274.562620                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80274.562620                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    273979500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    273979500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           475.666041                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              177577                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               519                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            342.152216                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   475.666041                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.464518                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.464518                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          506                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.494141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            355987                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           355987                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    273979500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    273979500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    273979500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    273979500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    273979500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       306845                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           306845                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       308552                       # number of overall hits
system.cpu.dcache.overall_hits::total          308552                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1288                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1288                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1290                       # number of overall misses
system.cpu.dcache.overall_misses::total          1290                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     87769961                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     87769961                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     87769961                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     87769961                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       308133                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       308133                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       309842                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       309842                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004180                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004180                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004163                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004163                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 68144.379658                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68144.379658                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 68038.729457                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68038.729457                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2254                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                60                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.566667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          994                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          994                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          994                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          994                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          294                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          294                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          296                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          296                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     24777994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24777994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     24937494                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24937494                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000954                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000954                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000955                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000955                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84278.891156                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84278.891156                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 84248.290541                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84248.290541                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       156545                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          156545                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          228                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           228                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17644500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17644500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       156773                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       156773                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001454                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001454                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77388.157895                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77388.157895                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          125                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          125                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9351000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9351000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000657                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000657                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 90786.407767                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90786.407767                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       150300                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         150300                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1053                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1053                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     69902963                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     69902963                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       151353                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       151353                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66384.580247                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66384.580247                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          869                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          869                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          184                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          184                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     15211496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     15211496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001216                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001216                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82671.173913                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82671.173913                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1707                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1707                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1709                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1709                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.001170                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.001170                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       159500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       159500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001170                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001170                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        79750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        79750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1144                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1144                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       173000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       173000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1146                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1146                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.001745                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001745                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000873                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000873                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1143                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1143                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1143                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1143                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    273979500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           243.463121                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              311136                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               297                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1047.595960                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   243.463121                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.237757                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.237757                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          297                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          264                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.290039                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            624559                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           624559                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    273979500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    273979500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
