0.7
2020.2
Oct 13 2023
20:47:58
E:/DigitalCircuit-Verilog-Base-Learning/lab9/lab9.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
E:/DigitalCircuit-Verilog-Base-Learning/lab9/lab9.srcs/sim_1/new/Test_Reversible_counter.v,1702620089,verilog,,,,Test_Reversible_counter,,,,,,,,
E:/DigitalCircuit-Verilog-Base-Learning/lab9/lab9.srcs/sources_1/new/Reversible_counter.v,1701416095,verilog,,E:/DigitalCircuit-Verilog-Base-Learning/lab9/lab9.srcs/sim_1/new/Test_Reversible_counter.v,,Reversible_counter,,,,,,,,
