/*
 *	2018年12月24日 13点53分
 *	GCD 算法的控制单元

	在数据通道有以下信号：

		input wire	[3:0]	xin,	// x 输入信号
		input wire	[3:0]	yin,	// y 输入信号

		input wire			xsel,	// x 选择信号
		input wire			ysel,	// y 选择信号
		input wire			xld,	// x 更新信号
		input wire			yld,	// y 更新信号
		input wire			gld,	// gcd 更新信号

		output reg			ltflag,	// 小于标志位
		output reg			eqflag,	// 等于标志位
		output reg	[3:0]	gcdreg	// gcd 输出

	状态机编码如下：
		S0 --> 启动状态，当 go 信号为 1'b1 时，进入 S1，否则停留在 S0
		S1 --> 加载状态，载入 x 和 y，无条件进入 S2
		S2 --> 判断状态，判断 x 是否等于 y，进入 S3，否则进入 S4
		S3 --> 结束状态，输出 gcd
		S4 --> 判断状态2，比较 x 与 y 的大小，x 小于 y 则进入 S6，否则进入 S5
		S5 --> 更新状态，输出 x - y，输出 xsel 更新 xreg
		S6 --> 更新状态2，输出 y - x，输出 ysel 更新 yreg
**/

module gcd_control(
	input wire clk,
	input wire rst_n,

	input wire ltflag,
	input wire eqflag,

	output reg xsel,
	output reg ysel,
	output reg xld,
	output reg yld,
	output reg gld
);

//-----------------------------------//
	parameter
		START		= 7'b000_0001,
		LOAD		= 7'b000_0010,
		JUDGE_1		= 7'b000_0100,
		DONE		= 7'b000_1000,
		JUDGE_2		= 7'b001_0000,
		UPDATE_1	= 7'b010_0000,
		UPDATE_2	= 7'b100_0000;
//-----------------------------------//
	reg [6:0] pre_state, next_state;
//-----------------------------------//

always @ (posedge clk or negedge rst_n)
begin
	if(!rst_n)
		pre_state <= START;
	else
		pre_state <= next_state;
end

always @ (*)
begin
	case(pre_state)
	START:
		if(go)
			next_state = LOAD;
		else
			next_state = START;
	LOAD:
		next_state = JUDGE_1;
	JUDGE_1:
		if(eqflag)
			next_state = DONE;
		else
			next_state = JUDGE_2;
	DONE:
		next_state = DONE;
	JUDGE_2:
		if(ltflag)
			next_state = UPDATE_1;
		else
			next_state = UPDATE_2;
	UPDATE_1:
		next_state = JUDGE_1;
	UPDATE_2:
		next_state = JUDGE_1;
	endcase
end

always @ (*)
begin
	case(pre_state)
		START:
		begin
			xsel = 1'b0;
			ysel = 1'b0;
			xld = 1'b0;
			yld = 1'b0;
			gld = 1'b0;
		end

		LOAD:
		begin
			xsel = 1'b1;
			ysel = 1'b1;
			xld	 = 1'b1;
			yld	 = 1'b1;
			gld  = 1'b0;
		end
		JUDGE_1:
		begin
			xsel = 1'b0;
			ysel = 1'b0;
			xld  = 1'b0;
			yld  = 1'b0;
			gld  = 1'b0;
		end
		DONE:
		begin
			xsel = 1'b0;
			ysel = 1'b0;
			xld	 = 1'b0;
			yld	 = 1'b0;
			gld  = 1'b1;
		end
		JUDGE_2:
		begin
			xsel = 1'b0;
			ysel = 1'b0;
			xld  = 1'b0;
			yld  = 1'b0;
			gld  = 1'b0;
		end
		UPDATE_1:
		begin
			xsel = 1'b0;
			ysel = 1'b0;
			xld	 = 1'b0;
			yld	 = 1'b1;
			gld  = 1'b0;
		end
		UPDATE_2:
		begin
			xsel = 1'b0;
			ysel = 1'b0;
			xld	 = 1'b1;
			yld	 = 1'b0;
			gld  = 1'b0;
		end
	endcase
end


endmodule
