
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035867                       # Number of seconds simulated
sim_ticks                                 35867108250                       # Number of ticks simulated
final_tick                               562833471435                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152842                       # Simulator instruction rate (inst/s)
host_op_rate                                   192565                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2487205                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890676                       # Number of bytes of host memory used
host_seconds                                 14420.65                       # Real time elapsed on the host
sim_insts                                  2204074903                       # Number of instructions simulated
sim_ops                                    2776908764                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2240768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       687872                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2932480                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       903552                       # Number of bytes written to this memory
system.physmem.bytes_written::total            903552                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17506                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5374                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 22910                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7059                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7059                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49962                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     62474175                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        57100                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19178351                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                81759588                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49962                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        57100                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             107062                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          25191660                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               25191660                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          25191660                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49962                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     62474175                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        57100                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19178351                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              106951248                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86012251                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31089044                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25269437                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2121322                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13112567                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12131967                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3281654                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90145                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31205996                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172416573                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31089044                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15413621                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37923056                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11389376                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6296438                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15284659                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       913150                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84646621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.516563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.306387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46723565     55.20%     55.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3332513      3.94%     59.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2688475      3.18%     62.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6548976      7.74%     70.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1771852      2.09%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2283169      2.70%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1650292      1.95%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          925101      1.09%     77.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18722678     22.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84646621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361449                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.004558                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32643671                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6108197                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36468235                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       246965                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9179551                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5309223                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41919                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206155323                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        79810                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9179551                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35033934                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1367602                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1217135                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34268121                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3580276                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198881532                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        30701                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1482978                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1113741                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1495                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278461879                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928469018                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928469018                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107766330                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40433                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22562                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9817929                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18540909                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9435110                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       148161                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2880317                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188066171                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38802                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149416221                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       290142                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64961264                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198387852                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5734                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84646621                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.765176                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.888339                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29301529     34.62%     34.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18302823     21.62%     56.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11858007     14.01%     70.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8850427     10.46%     80.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7646105      9.03%     89.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3944952      4.66%     94.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3386195      4.00%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       632911      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       723672      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84646621                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874554     71.04%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             4      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177880     14.45%     85.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       178623     14.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124480262     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2126170      1.42%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14836355      9.93%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7956900      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149416221                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.737150                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1231061                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008239                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385000265                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253066872                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145605510                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150647282                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       559348                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7306941                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2994                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          635                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2409334                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9179551                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         553427                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        81027                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188104973                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       413014                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18540909                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9435110                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22268                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72626                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          635                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1269996                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1191591                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2461587                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147034933                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13916022                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2381287                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21658802                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20739997                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7742780                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.709465                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145702397                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145605510                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94879440                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267901104                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.692846                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354158                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65296302                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2126264                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75467070                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.627325                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.141037                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29235228     38.74%     38.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20962961     27.78%     66.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8537066     11.31%     77.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4791912      6.35%     84.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3914193      5.19%     89.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1584581      2.10%     91.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1882120      2.49%     93.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       947863      1.26%     95.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3611146      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75467070                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3611146                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259961661                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385396939                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43086                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1365630                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.860123                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.860123                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.162625                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.162625                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661473007                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201242296                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190217886                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86012251                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32420833                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26468905                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2163132                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13733577                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12780438                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3358666                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95158                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33572086                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             176098995                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32420833                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16139104                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38193783                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11284089                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4842823                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16353971                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       849099                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85711804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.540173                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.338993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47518021     55.44%     55.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3147464      3.67%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4703973      5.49%     64.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3250496      3.79%     68.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2277056      2.66%     71.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2218701      2.59%     73.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1346897      1.57%     75.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2860745      3.34%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18388451     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85711804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.376933                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.047371                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34514511                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5078573                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36483814                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       532041                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9102864                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5448601                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          321                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     210964203                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1251                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9102864                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36460539                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         510215                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1779888                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35030427                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2827867                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     204676913                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1179608                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       962341                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    287131128                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    952760715                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    952760715                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176781837                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       110349234                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36953                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17623                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8394259                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18776349                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9599340                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       113183                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2708662                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         190736057                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35186                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152389523                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       302754                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63553275                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194486553                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85711804                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.777929                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.918872                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30557080     35.65%     35.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17232447     20.11%     55.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12330970     14.39%     70.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8232254      9.60%     79.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8333833      9.72%     89.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3983096      4.65%     94.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3557431      4.15%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       674568      0.79%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       810125      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85711804                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         830255     70.94%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164679     14.07%     85.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175504     14.99%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127454044     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1924097      1.26%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17563      0.01%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14983219      9.83%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8010600      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152389523                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.771719                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1170438                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007681                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    391964041                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    254324897                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148177555                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153559961                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       476019                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7289048                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6317                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          380                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2294246                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9102864                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         266253                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50187                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190771247                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       726073                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18776349                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9599340                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17622                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         42397                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          380                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1317801                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1177398                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2495199                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149597003                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14000515                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2792519                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21817721                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21261322                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7817206                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.739252                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148241820                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            148177555                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         96015385                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        272796764                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.722749                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351967                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102786266                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126698913                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64072544                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35128                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2180539                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76608940                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.653840                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.176911                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29190707     38.10%     38.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21996547     28.71%     66.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8319912     10.86%     77.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4651503      6.07%     83.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3928385      5.13%     88.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1756801      2.29%     91.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1679233      2.19%     93.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1151726      1.50%     94.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3934126      5.14%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76608940                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102786266                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126698913                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18792393                       # Number of memory references committed
system.switch_cpus1.commit.loads             11487301                       # Number of loads committed
system.switch_cpus1.commit.membars              17564                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18382594                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114061799                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2620561                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3934126                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           263446271                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          390651677                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17840                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 300447                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102786266                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126698913                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102786266                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.836807                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.836807                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.195019                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.195019                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       671883924                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      206125536                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      193870531                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35128                       # number of misc regfile writes
system.l2.replacements                          22911                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                           997479                       # Total number of references to valid blocks.
system.l2.sampled_refs                          39295                       # Sample count of references to valid blocks.
system.l2.avg_refs                          25.384375                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           306.776208                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.448043                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4445.754815                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.335573                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2070.023617                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5658.225717                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3881.436028                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.018724                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000638                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.271347                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000692                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.126344                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.345351                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.236904                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        55298                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        28584                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   83882                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            28622                       # number of Writeback hits
system.l2.Writeback_hits::total                 28622                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        55298                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        28584                       # number of demand (read+write) hits
system.l2.demand_hits::total                    83882                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        55298                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        28584                       # number of overall hits
system.l2.overall_hits::total                   83882                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        17506                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5374                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 22910                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        17506                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5374                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22910                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        17506                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5374                       # number of overall misses
system.l2.overall_misses::total                 22910                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       549625                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    898083874                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       666047                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    293394387                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1192693933                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       549625                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    898083874                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       666047                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    293394387                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1192693933                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       549625                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    898083874                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       666047                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    293394387                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1192693933                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72804                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33958                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              106792                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        28622                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             28622                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72804                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33958                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               106792                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72804                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33958                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              106792                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.240454                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.158254                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.214529                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.240454                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.158254                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.214529                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.240454                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.158254                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.214529                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 39258.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 51301.489432                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 41627.937500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 54595.159472                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52059.970886                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 39258.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 51301.489432                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 41627.937500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 54595.159472                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52059.970886                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 39258.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 51301.489432                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 41627.937500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 54595.159472                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52059.970886                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7059                       # number of writebacks
system.l2.writebacks::total                      7059                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        17506                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5374                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            22910                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        17506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5374                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22910                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        17506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5374                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22910                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       468902                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    796769114                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       574758                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    262326093                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1060138867                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       468902                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    796769114                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       574758                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    262326093                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1060138867                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       468902                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    796769114                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       574758                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    262326093                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1060138867                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.240454                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.158254                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.214529                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.240454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.158254                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.214529                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.240454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.158254                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.214529                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        33493                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45514.058837                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35922.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48813.936174                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46274.066652                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        33493                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 45514.058837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 35922.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48813.936174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 46274.066652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        33493                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 45514.058837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 35922.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48813.936174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 46274.066652                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995322                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015292259                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042841.567404                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995322                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022428                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15284642                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15284642                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15284642                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15284642                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15284642                       # number of overall hits
system.cpu0.icache.overall_hits::total       15284642                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       793244                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       793244                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       793244                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       793244                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       793244                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       793244                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15284659                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15284659                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15284659                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15284659                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15284659                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15284659                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46661.411765                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46661.411765                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46661.411765                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46661.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46661.411765                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46661.411765                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       577295                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       577295                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       577295                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       577295                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       577295                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       577295                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41235.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 41235.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 41235.357143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 41235.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 41235.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 41235.357143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72804                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180564688                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73060                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2471.457542                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.512701                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.487299                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900440                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099560                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10573093                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10573093                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21872                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21872                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17565798                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17565798                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17565798                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17565798                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       154597                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       154597                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154597                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154597                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154597                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154597                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4936191255                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4936191255                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4936191255                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4936191255                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4936191255                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4936191255                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10727690                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10727690                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17720395                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17720395                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17720395                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17720395                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014411                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014411                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008724                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008724                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008724                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008724                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31929.411664                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31929.411664                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31929.411664                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31929.411664                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31929.411664                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31929.411664                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19251                       # number of writebacks
system.cpu0.dcache.writebacks::total            19251                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        81793                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        81793                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        81793                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        81793                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        81793                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        81793                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72804                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72804                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72804                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72804                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72804                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72804                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1364448134                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1364448134                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1364448134                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1364448134                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1364448134                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1364448134                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006787                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006787                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004108                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004108                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004108                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004108                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18741.389676                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18741.389676                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18741.389676                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18741.389676                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18741.389676                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18741.389676                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.996668                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017650239                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2202706.145022                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.996668                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025636                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16353953                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16353953                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16353953                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16353953                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16353953                       # number of overall hits
system.cpu1.icache.overall_hits::total       16353953                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       797665                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       797665                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       797665                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       797665                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       797665                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       797665                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16353971                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16353971                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16353971                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16353971                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16353971                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16353971                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 44314.722222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44314.722222                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 44314.722222                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44314.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 44314.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44314.722222                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       684435                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       684435                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       684435                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       684435                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       684435                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       684435                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42777.187500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 42777.187500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 42777.187500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 42777.187500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 42777.187500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 42777.187500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33958                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164333897                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34214                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4803.118519                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.080032                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.919968                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902656                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097344                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10659250                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10659250                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7269963                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7269963                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17597                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17597                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17564                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17564                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17929213                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17929213                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17929213                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17929213                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        68818                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        68818                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        68818                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         68818                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        68818                       # number of overall misses
system.cpu1.dcache.overall_misses::total        68818                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1845226539                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1845226539                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1845226539                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1845226539                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1845226539                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1845226539                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10728068                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10728068                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7269963                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7269963                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17597                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17597                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17564                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17564                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17998031                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17998031                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17998031                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17998031                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006415                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006415                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003824                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003824                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003824                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003824                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26813.138118                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26813.138118                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26813.138118                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26813.138118                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26813.138118                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26813.138118                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9371                       # number of writebacks
system.cpu1.dcache.writebacks::total             9371                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        34860                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34860                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        34860                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34860                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        34860                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34860                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33958                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33958                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33958                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33958                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33958                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33958                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    533526130                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    533526130                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    533526130                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    533526130                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    533526130                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    533526130                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003165                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003165                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001887                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001887                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15711.353142                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15711.353142                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15711.353142                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15711.353142                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15711.353142                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15711.353142                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
