Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 28 15:59:31 2023
| Host         : EugeneZen5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    26 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      6 |            1 |
|      8 |            4 |
|     14 |            1 |
|    16+ |           18 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             180 |           35 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             518 |           71 |
| Yes          | No                    | No                     |              86 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             116 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+
|        Clock Signal       |                            Enable Signal                            |                           Set/Reset Signal                          | Slice Load Count | Bel Load Count |
+---------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+
|  aud_out_indv/clk50M/C50M |                                                                     |                                                                     |                1 |              2 |
|  CLK_OUT_OBUF_BUFG        |                                                                     |                                                                     |                1 |              2 |
|  CLK_OUT_OBUF_BUFG        | aud_out_indv/aud/FSM_onehot_current_state[3]_i_1_n_0                |                                                                     |                1 |              6 |
|  CLK_OUT_OBUF_BUFG        | aud_out_indv/aud/FSM_onehot_current_state_reg_n_0_[1]               |                                                                     |                2 |              8 |
|  clock_IBUF_BUFG          |                                                                     | nolabel_line41/Mouse/Inst_Ps2Interface/clk_inter0                   |                1 |              8 |
|  clock_IBUF_BUFG          |                                                                     | nolabel_line41/Mouse/Inst_Ps2Interface/data_inter0                  |                1 |              8 |
|  clock_IBUF_BUFG          | nolabel_line41/Mouse/Inst_Ps2Interface/shift_frame                  | nolabel_line41/Mouse/Inst_Ps2Interface/reset_bit_count              |                2 |              8 |
|  clock_IBUF_BUFG          | nolabel_line41/Mouse/Inst_Ps2Interface/delay_63clk_count[6]_i_2_n_0 | nolabel_line41/Mouse/Inst_Ps2Interface/delay_63clk_count[6]_i_1_n_0 |                2 |             14 |
|  clock_IBUF_BUFG          | nolabel_line41/Mouse/Inst_Ps2Interface/load_rx_data                 |                                                                     |                2 |             16 |
|  clock_IBUF_BUFG          | nolabel_line41/Mouse/tx_data0                                       |                                                                     |                3 |             16 |
|  clock_IBUF_BUFG          | nolabel_line41/Mouse/Inst_Ps2Interface/frame[9]_i_1_n_0             |                                                                     |                2 |             20 |
|  clock_IBUF_BUFG          | nolabel_line41/Mouse/Inst_Ps2Interface/delay_20us_count[10]_i_2_n_0 | nolabel_line41/Mouse/Inst_Ps2Interface/delay_20us_count[10]_i_1_n_0 |                3 |             22 |
|  CLK_OUT_OBUF_BUFG        | aud_out_indv/aud/temp2                                              |                                                                     |                5 |             24 |
|  clock_IBUF_BUFG          |                                                                     | aud_in_indv/clk20kHz/count2_reg[11]                                 |                3 |             24 |
|  clock_IBUF_BUFG          | nolabel_line41/Mouse/Inst_Ps2Interface/delay_100us_count[0]_i_2_n_0 | nolabel_line41/Mouse/Inst_Ps2Interface/clear                        |                4 |             28 |
|  CLK_OUT_OBUF_BUFG        | aud_out_indv/aud/FSM_onehot_current_state_reg_n_0_[1]               | aud_out_indv/aud/FSM_onehot_current_state_reg_n_0_[0]               |                8 |             44 |
|  clock_IBUF_BUFG          |                                                                     | nolabel_line41/Mouse/reset_timeout_cnt_reg_n_0                      |                8 |             48 |
|  clock_IBUF_BUFG          |                                                                     | nolabel_line41/Mouse/reset_periodic_check_cnt__0                    |                6 |             52 |
|  clock_IBUF_BUFG          |                                                                     | aud_in_indv/clk20kHz/clear                                          |                7 |             54 |
|  clock_IBUF_BUFG          |                                                                     | aud_out_indv/moduleButtonC/dbCommand                                |                7 |             54 |
|  clock_IBUF_BUFG          |                                                                     | aud_out_indv/clk20k/clear                                           |                7 |             54 |
|  clock_IBUF_BUFG          |                                                                     | aud_out_indv/clk2f/clear                                            |                7 |             54 |
|  clock_IBUF_BUFG          |                                                                     | aud_out_indv/clk50M/clear                                           |                7 |             54 |
|  clock_IBUF_BUFG          |                                                                     | aud_out_indv/clkf/clear                                             |                7 |             54 |
|  clock_IBUF_BUFG          |                                                                     | aud_out_indv/ringerCommand_reg_n_0                                  |               10 |             54 |
|  clock_IBUF_BUFG          |                                                                     |                                                                     |               33 |            176 |
+---------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+


