#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Mar  2 16:52:25 2022
# Process ID: 27532
# Current directory: D:/1My Vault/2022 spring/Lab of COAD/project1/Lab01 warmup（学生版）/OExp01/OExp01-ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent53352 D:\1My Vault\2022 spring\Lab of COAD\project1\Lab01 warmup（学生版）\OExp01\OExp01-ALU\OExp01-ALU.xpr
# Log file: D:/1My Vault/2022 spring/Lab of COAD/project1/Lab01 warmup（学生版）/OExp01/OExp01-ALU/vivado.log
# Journal file: D:/1My Vault/2022 spring/Lab of COAD/project1/Lab01 warmup（学生版）/OExp01/OExp01-ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/1My Vault/2022 spring/Lab of COAD/project1/Lab01 warmup（学生版）/OExp01/OExp01-ALU/OExp01-ALU.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/1My Vault/2022 spring/Lab of COAD/project1/Lab01 warmup（学生版）/OExp01/OExp01-ALU'
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/1My Vault/2022 spring/Lab of COAD/project1/Lab01 warmup（学生版）/OExp01/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/1My Vault/2022 spring/Lab of COAD/project1/Lab01 warmup（学生版）/OExp01/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/hdl/ALU_wrapper.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/1My Vault/2022 spring/Lab of COAD/project1/Lab01 warmup（学生版）/OExp01/OExp01-ALU/OExp01-ALU.srcs/component.xml'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/1My Vault/2022 spring/Lab of COAD/project1/Lab01 warmup（学生版）/OExp01/OExp01-ALU/OExp01-ALU.srcs'.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [IP_Flow 19-2338] Canceling the changes to the IP catalog. Reverting the catalog back to its previous state.
INFO: [IP_Flow 19-2340] The IP catalog has been returned to its previous state.
INFO: [Common 17-344] 'open_project' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  2 16:53:07 2022...
repository 'd:/1My Vault/2022 spring/Lab of COAD/project1/Lab01 warmup（学生版）/OExp01/OExp01-ALU/OExp01-ALU.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/1My Vault/2022 spring/Lab of COAD/project1/Lab01 warmup（学生版）/OExp01/OExp01-ALU/IP_Include'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 799.555 ; gain = 76.051
update_compile_order -fileset sources_1
open_bd_design {D:/1My Vault/2022 spring/Lab of COAD/project1/Lab01 warmup（学生版）/OExp01/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd}
ERROR: [BD 41-1296] Cannot read BD file <D:/1My Vault/2022 spring/Lab of COAD/project1/Lab01 warmup（学生版）/OExp01/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd>, check for the correct location of the file.
ERROR: [Common 17-39] 'open_bd_design' failed due to earlier errors.
open_bd_design {D:/1My Vault/2022 spring/Lab of COAD/project1/Lab01 warmup（学生版）/OExp01/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd}
ERROR: [BD 41-1296] Cannot read BD file <D:/1My Vault/2022 spring/Lab of COAD/project1/Lab01 warmup（学生版）/OExp01/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd>, check for the correct location of the file.
ERROR: [Common 17-39] 'open_bd_design' failed due to earlier errors.
close_project
open_project {D:/1My Vault/2022 spring/Lab of COAD/project1/Lab01 warmup（老师版）/OExp01/OExp01-ALU/OExp01-ALU.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/1My Vault/2022 spring/Lab of COAD/project1/Lab01 warmup（老师版）/OExp01/OExp01-ALU'
INFO: [Project 1-313] Project file moved from 'C:/Users/ASUS/Desktop/OExp01-ALU' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/1My Vault/2022 spring/Lab of COAD/project1/Lab01 warmup（老师版）/OExp01/OExp01-ALU/OExp01-ALU.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/1My Vault/2022 spring/Lab of COAD/project1/Lab01 warmup（老师版）/OExp01/OExp01-ALU/IP_Include'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project {D:/1My Vault/2022 spring/Lab of COAD/project1/Lab01 warmup（老师版）/OExp01/OExp01-2-alu/OExp01-2-alu.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/1My Vault/2022 spring/Lab of COAD/project1/Lab01 warmup（老师版）/OExp01/OExp01-2-alu'
INFO: [Project 1-313] Project file moved from 'C:/Users/ASUS/Desktop/OExp01-2-alu' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1My Vault/2022 spring/Lab of COAD/project1/Lab01 warmup（老师版）/OExp01/OExp01-2-alu/OExp01-2-alu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1My Vault/2022 spring/Lab of COAD/project1/Lab01 warmup（老师版）/OExp01/OExp01-2-alu/OExp01-2-alu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/Lab01 warmup（老师版）/OExp01/OExp01-2-alu/OExp01-2-alu.srcs/sources_1/imports/Desktop/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/Lab01 warmup（老师版）/OExp01/OExp01-2-alu/OExp01-2-alu.srcs/sim_1/imports/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/Lab01 warmup（老师版）/OExp01/OExp01-2-alu/OExp01-2-alu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1My Vault/2022 spring/Lab of COAD/project1/Lab01 warmup（老师版）/OExp01/OExp01-2-alu/OExp01-2-alu.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 7b6e2b37c3044ee998c7d8bf0d57e095 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot ALU_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 952.664 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 952.664 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_project
open_project {D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a53d1f622b704712854640fcef8a996f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/1My' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 952.664 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a53d1f622b704712854640fcef8a996f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/1My' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 952.664 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-1412] syntax error near endmodule [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:91]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-1412] syntax error near endmodule [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:91]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a53d1f622b704712854640fcef8a996f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <MUX8T1_32_0> not found while processing module instance <MUX8T1_32_0> [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:43]
ERROR: [VRFC 10-2063] Module <SignalExt_32_0> not found while processing module instance <SignalExt_32_0> [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:54]
ERROR: [VRFC 10-2063] Module <addc_32_0> not found while processing module instance <addc_32_0> [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:57]
ERROR: [VRFC 10-2063] Module <and32_0> not found while processing module instance <and32_0> [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:62]
ERROR: [VRFC 10-2063] Module <nor32_0> not found while processing module instance <nor32_0> [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:66]
ERROR: [VRFC 10-2063] Module <or32_0> not found while processing module instance <or32_0> [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:70]
ERROR: [VRFC 10-2063] Module <or_bit_32_0> not found while processing module instance <or_bit_32_0> [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:74]
ERROR: [VRFC 10-2063] Module <srl32_0> not found while processing module instance <srl32_0> [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:77]
ERROR: [VRFC 10-2063] Module <xor32_0> not found while processing module instance <xor32_0> [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:81]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/imports/new/ADC32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/imports/new/MUX8T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/imports/new/SignalExt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalExt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/imports/new/and32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/imports/new/nor32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/imports/new/or32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/imports/new/or_bit_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_bit_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/imports/new/srl32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/imports/new/xor32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a53d1f622b704712854640fcef8a996f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port o on this module [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:52]
ERROR: [VRFC 10-2063] Module <SignalExt_32> not found while processing module instance <SignalExt_32_0> [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:54]
ERROR: [VRFC 10-2063] Module <ADC32> not found while processing module instance <addc_32_0> [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:57]
ERROR: [VRFC 10-2063] Module <and32> not found while processing module instance <and32_0> [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:62]
ERROR: [VRFC 10-2063] Module <nor32> not found while processing module instance <nor32_0> [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:66]
ERROR: [VRFC 10-2063] Module <or32> not found while processing module instance <or32_0> [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:70]
ERROR: [VRFC 10-2063] Module <or_bit_32> not found while processing module instance <or_bit_32_0> [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:74]
ERROR: [VRFC 10-2063] Module <srl32> not found while processing module instance <srl32_0> [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:77]
ERROR: [VRFC 10-2063] Module <xor32> not found while processing module instance <xor32_0> [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:81]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/imports/new/ADC32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADC32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/imports/new/MUX8T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/imports/new/SignalExt_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignalExt_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/imports/new/and32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/imports/new/nor32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/imports/new/or32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/imports/new/or_bit_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_bit_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/imports/new/srl32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srl32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/imports/new/xor32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a53d1f622b704712854640fcef8a996f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port o on this module [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:52]
ERROR: [VRFC 10-2063] Module <SignalExt_32> not found while processing module instance <SignalExt_32_0> [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:54]
ERROR: [VRFC 10-2063] Module <ADC32> not found while processing module instance <addc_32_0> [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:57]
ERROR: [VRFC 10-2063] Module <and32> not found while processing module instance <and32_0> [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:62]
ERROR: [VRFC 10-2063] Module <nor32> not found while processing module instance <nor32_0> [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:66]
ERROR: [VRFC 10-2063] Module <or32> not found while processing module instance <or32_0> [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:70]
ERROR: [VRFC 10-2063] Module <or_bit_32> not found while processing module instance <or_bit_32_0> [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:74]
ERROR: [VRFC 10-2063] Module <srl32> not found while processing module instance <srl32_0> [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:77]
ERROR: [VRFC 10-2063] Module <xor32> not found while processing module instance <xor32_0> [D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.srcs/sources_1/new/ALU.v:81]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/1My Vault/2022 spring/Lab of COAD/project1/ALU/ALU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 952.664 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  2 19:19:53 2022...
