

================================================================
== Vitis HLS Report for 'process_data_Pipeline_frame_chan_loop'
================================================================
* Date:           Mon Aug  7 11:50:33 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.536 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- frame_chan_loop  |      256|      256|         2|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      296|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        1|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       24|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|     0|       24|      332|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                             Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |adc_words_U  |process_data_Pipeline_frame_chan_loop_adc_words_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +-------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                                               |        1|  0|   0|    0|   256|   32|     1|         8192|
    +-------------+---------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |add_ln111_fu_316_p2             |         +|   0|  0|   15|           8|           1|
    |add_ln73_fu_335_p2              |         +|   0|  0|   25|          18|          18|
    |iChan_2_fu_245_p2               |         +|   0|  0|   16|           9|           1|
    |sub_ln102_fu_291_p2             |         -|   0|  0|   20|          13|          13|
    |sub_ln106_fu_358_p2             |         -|   0|  0|   14|           7|           6|
    |icmp_ln106_fu_368_p2            |      icmp|   0|  0|   13|           6|           4|
    |icmp_ln110_fu_392_p2            |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln66_fu_239_p2             |      icmp|   0|  0|   17|           9|          10|
    |adc_fu_382_p2                   |      lshr|   0|  0|  100|          32|          32|
    |adc_1_fu_420_p2                 |        or|   0|  0|   14|          14|          14|
    |bits_from_first_word_fu_374_p3  |    select|   0|  0|    4|           1|           3|
    |select_ln110_fu_412_p3          |    select|   0|  0|   14|           1|          14|
    |shl_ln111_fu_406_p2             |       shl|   0|  0|   30|          14|          14|
    |ap_enable_pp0                   |       xor|   0|  0|    2|           1|           2|
    +--------------------------------+----------+----+---+-----+------------+------------+
    |Total                           |          |   0|  0|  296|         137|         135|
    +--------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_sig_allocacmp_iChan_1  |   9|          2|    9|         18|
    |iChan_fu_88               |   9|          2|    9|         18|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  36|          8|   20|         40|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                   |  1|   0|    1|          0|
    |ap_done_reg                 |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |  1|   0|    1|          0|
    |empty_reg_449               |  3|   0|    3|          0|
    |first_bit_position_reg_458  |  4|   0|    5|          1|
    |iChan_fu_88                 |  9|   0|    9|          0|
    |lshr_ln1_reg_453            |  5|   0|    5|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 24|   0|   25|          1|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                     process_data_Pipeline_frame_chan_loop|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                     process_data_Pipeline_frame_chan_loop|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                     process_data_Pipeline_frame_chan_loop|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                     process_data_Pipeline_frame_chan_loop|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                     process_data_Pipeline_frame_chan_loop|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                     process_data_Pipeline_frame_chan_loop|  return value|
|phi_mul                                                            |   in|   18|     ap_none|                                                   phi_mul|        scalar|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_address0    |  out|   18|   ap_memory|    process_data_int_char_FDHDChannelMapSP_int_adc_vectors|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_ce0         |  out|    1|   ap_memory|    process_data_int_char_FDHDChannelMapSP_int_adc_vectors|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_we0         |  out|    1|   ap_memory|    process_data_int_char_FDHDChannelMapSP_int_adc_vectors|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_d0          |  out|   14|   ap_memory|    process_data_int_char_FDHDChannelMapSP_int_adc_vectors|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_address0  |  out|   18|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_ce0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_we0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_d0        |  out|   14|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_address0  |  out|   18|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_ce0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_we0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_d0        |  out|   14|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_address0  |  out|   18|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_ce0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_we0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_d0        |  out|   14|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_address0  |  out|   18|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_ce0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_we0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_d0        |  out|   14|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_address0  |  out|   18|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_ce0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_we0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_d0        |  out|   14|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_address0  |  out|   18|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_ce0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_we0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_d0        |  out|   14|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_address0  |  out|   18|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_ce0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_we0       |  out|    1|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8|         array|
|process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_d0        |  out|   14|   ap_memory|  process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

