Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Aug 16 09:25:24 2020
| Host         : dereck running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file vip1_m_timing_summary_routed.rpt -rpx vip1_m_timing_summary_routed.rpx -warn_on_violation
| Design       : vip1_m
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.665        0.000                      0                 1750        0.109        0.000                      0                 1750        4.500        0.000                       0                   874  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.665        0.000                      0                 1750        0.109        0.000                      0                 1750        4.500        0.000                       0                   874  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 Loop_loop_height_pro_U0/tmp_5_reg_552_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height_pro_U0/s_val_0_reg_632_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.208ns  (logic 4.298ns (59.628%)  route 2.910ns (40.372%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.973     0.973    Loop_loop_height_pro_U0/ap_clk
    SLICE_X16Y68         FDRE                                         r  Loop_loop_height_pro_U0/tmp_5_reg_552_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y68         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  Loop_loop_height_pro_U0/tmp_5_reg_552_reg[0]/Q
                         net (fo=20, routed)          1.598     3.089    Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/tmp_5_reg_552
    SLICE_X9Y60          LUT3 (Prop_lut3_I1_O)        0.124     3.213 r  Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/a_inferred_i_4/O
                         net (fo=1, routed)           0.516     3.730    Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/p_1_in[6]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[6]_P[13])
                                                      3.656     7.386 r  Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/in00/P[13]
                         net (fo=1, routed)           0.795     8.181    Loop_loop_height_pro_U0/mul_fu_500_p2[13]
    SLICE_X10Y64         FDRE                                         r  Loop_loop_height_pro_U0/s_val_0_reg_632_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.924    10.924    Loop_loop_height_pro_U0/ap_clk
    SLICE_X10Y64         FDRE                                         r  Loop_loop_height_pro_U0/s_val_0_reg_632_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X10Y64         FDRE (Setup_fdre_C_D)       -0.043    10.846    Loop_loop_height_pro_U0/s_val_0_reg_632_reg[1]
  -------------------------------------------------------------------
                         required time                         10.846    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.781ns  (required time - arrival time)
  Source:                 Loop_loop_height_pro_U0/tmp_5_reg_552_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height_pro_U0/s_val_0_reg_632_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 4.298ns (60.489%)  route 2.807ns (39.511%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.973     0.973    Loop_loop_height_pro_U0/ap_clk
    SLICE_X16Y68         FDRE                                         r  Loop_loop_height_pro_U0/tmp_5_reg_552_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y68         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  Loop_loop_height_pro_U0/tmp_5_reg_552_reg[0]/Q
                         net (fo=20, routed)          1.598     3.089    Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/tmp_5_reg_552
    SLICE_X9Y60          LUT3 (Prop_lut3_I1_O)        0.124     3.213 r  Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/a_inferred_i_4/O
                         net (fo=1, routed)           0.516     3.730    Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/p_1_in[6]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[6]_P[17])
                                                      3.656     7.386 r  Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/in00/P[17]
                         net (fo=1, routed)           0.693     8.078    Loop_loop_height_pro_U0/mul_fu_500_p2[17]
    SLICE_X10Y64         FDRE                                         r  Loop_loop_height_pro_U0/s_val_0_reg_632_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.924    10.924    Loop_loop_height_pro_U0/ap_clk
    SLICE_X10Y64         FDRE                                         r  Loop_loop_height_pro_U0/s_val_0_reg_632_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X10Y64         FDRE (Setup_fdre_C_D)       -0.030    10.859    Loop_loop_height_pro_U0/s_val_0_reg_632_reg[5]
  -------------------------------------------------------------------
                         required time                         10.859    
                         arrival time                          -8.078    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 Loop_loop_height_pro_U0/tmp_5_reg_552_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height_pro_U0/s_val_0_reg_632_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 4.298ns (60.723%)  route 2.780ns (39.277%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.973     0.973    Loop_loop_height_pro_U0/ap_clk
    SLICE_X16Y68         FDRE                                         r  Loop_loop_height_pro_U0/tmp_5_reg_552_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y68         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  Loop_loop_height_pro_U0/tmp_5_reg_552_reg[0]/Q
                         net (fo=20, routed)          1.598     3.089    Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/tmp_5_reg_552
    SLICE_X9Y60          LUT3 (Prop_lut3_I1_O)        0.124     3.213 r  Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/a_inferred_i_4/O
                         net (fo=1, routed)           0.516     3.730    Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/p_1_in[6]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[6]_P[15])
                                                      3.656     7.386 r  Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/in00/P[15]
                         net (fo=1, routed)           0.665     8.051    Loop_loop_height_pro_U0/mul_fu_500_p2[15]
    SLICE_X10Y64         FDRE                                         r  Loop_loop_height_pro_U0/s_val_0_reg_632_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.924    10.924    Loop_loop_height_pro_U0/ap_clk
    SLICE_X10Y64         FDRE                                         r  Loop_loop_height_pro_U0/s_val_0_reg_632_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X10Y64         FDRE (Setup_fdre_C_D)       -0.045    10.844    Loop_loop_height_pro_U0/s_val_0_reg_632_reg[3]
  -------------------------------------------------------------------
                         required time                         10.844    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             2.801ns  (required time - arrival time)
  Source:                 Loop_loop_height_pro_U0/tmp_5_reg_552_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height_pro_U0/s_val_0_reg_632_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 4.298ns (60.805%)  route 2.770ns (39.195%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.973     0.973    Loop_loop_height_pro_U0/ap_clk
    SLICE_X16Y68         FDRE                                         r  Loop_loop_height_pro_U0/tmp_5_reg_552_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y68         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  Loop_loop_height_pro_U0/tmp_5_reg_552_reg[0]/Q
                         net (fo=20, routed)          1.598     3.089    Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/tmp_5_reg_552
    SLICE_X9Y60          LUT3 (Prop_lut3_I1_O)        0.124     3.213 r  Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/a_inferred_i_4/O
                         net (fo=1, routed)           0.516     3.730    Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/p_1_in[6]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[6]_P[12])
                                                      3.656     7.386 r  Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/in00/P[12]
                         net (fo=1, routed)           0.656     8.041    Loop_loop_height_pro_U0/mul_fu_500_p2[12]
    SLICE_X10Y64         FDRE                                         r  Loop_loop_height_pro_U0/s_val_0_reg_632_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.924    10.924    Loop_loop_height_pro_U0/ap_clk
    SLICE_X10Y64         FDRE                                         r  Loop_loop_height_pro_U0/s_val_0_reg_632_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X10Y64         FDRE (Setup_fdre_C_D)       -0.047    10.842    Loop_loop_height_pro_U0/s_val_0_reg_632_reg[0]
  -------------------------------------------------------------------
                         required time                         10.842    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                  2.801    

Slack (MET) :             2.804ns  (required time - arrival time)
  Source:                 Loop_loop_height_pro_U0/tmp_5_reg_552_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height_pro_U0/s_val_0_reg_632_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.096ns  (logic 4.298ns (60.571%)  route 2.798ns (39.429%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.973     0.973    Loop_loop_height_pro_U0/ap_clk
    SLICE_X16Y68         FDRE                                         r  Loop_loop_height_pro_U0/tmp_5_reg_552_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y68         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  Loop_loop_height_pro_U0/tmp_5_reg_552_reg[0]/Q
                         net (fo=20, routed)          1.598     3.089    Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/tmp_5_reg_552
    SLICE_X9Y60          LUT3 (Prop_lut3_I1_O)        0.124     3.213 r  Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/a_inferred_i_4/O
                         net (fo=1, routed)           0.516     3.730    Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/p_1_in[6]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[6]_P[16])
                                                      3.656     7.386 r  Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/in00/P[16]
                         net (fo=1, routed)           0.683     8.069    Loop_loop_height_pro_U0/mul_fu_500_p2[16]
    SLICE_X10Y64         FDRE                                         r  Loop_loop_height_pro_U0/s_val_0_reg_632_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.924    10.924    Loop_loop_height_pro_U0/ap_clk
    SLICE_X10Y64         FDRE                                         r  Loop_loop_height_pro_U0/s_val_0_reg_632_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X10Y64         FDRE (Setup_fdre_C_D)       -0.016    10.873    Loop_loop_height_pro_U0/s_val_0_reg_632_reg[4]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                  2.804    

Slack (MET) :             2.810ns  (required time - arrival time)
  Source:                 Loop_loop_height_pro_U0/tmp_5_reg_552_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height_pro_U0/s_val_0_reg_632_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.093ns  (logic 4.298ns (60.592%)  route 2.795ns (39.408%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.973     0.973    Loop_loop_height_pro_U0/ap_clk
    SLICE_X16Y68         FDRE                                         r  Loop_loop_height_pro_U0/tmp_5_reg_552_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y68         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  Loop_loop_height_pro_U0/tmp_5_reg_552_reg[0]/Q
                         net (fo=20, routed)          1.598     3.089    Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/tmp_5_reg_552
    SLICE_X9Y60          LUT3 (Prop_lut3_I1_O)        0.124     3.213 r  Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/a_inferred_i_4/O
                         net (fo=1, routed)           0.516     3.730    Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/p_1_in[6]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[6]_P[19])
                                                      3.656     7.386 r  Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/in00/P[19]
                         net (fo=1, routed)           0.681     8.066    Loop_loop_height_pro_U0/mul_fu_500_p2[19]
    SLICE_X10Y64         FDRE                                         r  Loop_loop_height_pro_U0/s_val_0_reg_632_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.924    10.924    Loop_loop_height_pro_U0/ap_clk
    SLICE_X10Y64         FDRE                                         r  Loop_loop_height_pro_U0/s_val_0_reg_632_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X10Y64         FDRE (Setup_fdre_C_D)       -0.013    10.876    Loop_loop_height_pro_U0/s_val_0_reg_632_reg[7]
  -------------------------------------------------------------------
                         required time                         10.876    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  2.810    

Slack (MET) :             2.813ns  (required time - arrival time)
  Source:                 Loop_loop_height_pro_U0/tmp_5_reg_552_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height_pro_U0/s_val_0_reg_632_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.090ns  (logic 4.298ns (60.624%)  route 2.792ns (39.376%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.973     0.973    Loop_loop_height_pro_U0/ap_clk
    SLICE_X16Y68         FDRE                                         r  Loop_loop_height_pro_U0/tmp_5_reg_552_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y68         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  Loop_loop_height_pro_U0/tmp_5_reg_552_reg[0]/Q
                         net (fo=20, routed)          1.598     3.089    Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/tmp_5_reg_552
    SLICE_X9Y60          LUT3 (Prop_lut3_I1_O)        0.124     3.213 r  Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/a_inferred_i_4/O
                         net (fo=1, routed)           0.516     3.730    Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/p_1_in[6]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[6]_P[18])
                                                      3.656     7.386 r  Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/in00/P[18]
                         net (fo=1, routed)           0.677     8.063    Loop_loop_height_pro_U0/mul_fu_500_p2[18]
    SLICE_X10Y64         FDRE                                         r  Loop_loop_height_pro_U0/s_val_0_reg_632_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.924    10.924    Loop_loop_height_pro_U0/ap_clk
    SLICE_X10Y64         FDRE                                         r  Loop_loop_height_pro_U0/s_val_0_reg_632_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X10Y64         FDRE (Setup_fdre_C_D)       -0.013    10.876    Loop_loop_height_pro_U0/s_val_0_reg_632_reg[6]
  -------------------------------------------------------------------
                         required time                         10.876    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                  2.813    

Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 Loop_loop_height_pro_U0/tmp_5_reg_552_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height_pro_U0/s_val_0_reg_632_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 4.298ns (61.925%)  route 2.643ns (38.075%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.973     0.973    Loop_loop_height_pro_U0/ap_clk
    SLICE_X16Y68         FDRE                                         r  Loop_loop_height_pro_U0/tmp_5_reg_552_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y68         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  Loop_loop_height_pro_U0/tmp_5_reg_552_reg[0]/Q
                         net (fo=20, routed)          1.598     3.089    Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/tmp_5_reg_552
    SLICE_X9Y60          LUT3 (Prop_lut3_I1_O)        0.124     3.213 r  Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/a_inferred_i_4/O
                         net (fo=1, routed)           0.516     3.730    Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/p_1_in[6]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[6]_P[14])
                                                      3.656     7.386 r  Loop_loop_height_pro_U0/vip1_m_mul_mul_10bkb_U11/vip1_m_mul_mul_10bkb_DSP48_0_U/in00/P[14]
                         net (fo=1, routed)           0.528     7.914    Loop_loop_height_pro_U0/mul_fu_500_p2[14]
    SLICE_X10Y64         FDRE                                         r  Loop_loop_height_pro_U0/s_val_0_reg_632_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.924    10.924    Loop_loop_height_pro_U0/ap_clk
    SLICE_X10Y64         FDRE                                         r  Loop_loop_height_pro_U0/s_val_0_reg_632_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X10Y64         FDRE (Setup_fdre_C_D)       -0.045    10.844    Loop_loop_height_pro_U0/s_val_0_reg_632_reg[2]
  -------------------------------------------------------------------
                         required time                         10.844    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             3.320ns  (required time - arrival time)
  Source:                 Loop_loop_height_pro_U0/or_cond_reg_570_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 1.269ns (21.046%)  route 4.761ns (78.954%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.973     0.973    Loop_loop_height_pro_U0/ap_clk
    SLICE_X8Y62          FDRE                                         r  Loop_loop_height_pro_U0/or_cond_reg_570_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.478     1.451 r  Loop_loop_height_pro_U0/or_cond_reg_570_reg[0]/Q
                         net (fo=38, routed)          0.862     2.313    Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/or_cond_reg_570_reg[0]_0
    SLICE_X10Y61         LUT3 (Prop_lut3_I1_O)        0.295     2.608 r  Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/mem_reg_i_29/O
                         net (fo=1, routed)           0.547     3.155    Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/mem_reg_i_29_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I5_O)        0.124     3.279 f  Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/mem_reg_i_27/O
                         net (fo=1, routed)           0.416     3.695    Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/mem_reg_i_27_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I4_O)        0.124     3.819 f  Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/mem_reg_i_22/O
                         net (fo=30, routed)          0.722     4.541    Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/ap_enable_reg_pp0_iter1_reg_1
    SLICE_X12Y55         LUT6 (Prop_lut6_I3_O)        0.124     4.665 r  Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/dout_buf[7]_i_1/O
                         net (fo=23, routed)          1.389     6.053    Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/pop
    SLICE_X26Y45         LUT5 (Prop_lut5_I4_O)        0.124     6.177 r  Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/mem_reg_i_3/O
                         net (fo=2, routed)           0.825     7.003    Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/rnext[7]
    RAMB18_X1Y18         RAMB18E1                                     r  Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.924    10.924    Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/ap_clk
    RAMB18_X1Y18         RAMB18E1                                     r  Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    10.323    Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/mem_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                  3.320    

Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 Loop_loop_height_pro_U0/or_cond_reg_570_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/mem_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 1.269ns (21.330%)  route 4.680ns (78.670%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.973     0.973    Loop_loop_height_pro_U0/ap_clk
    SLICE_X8Y62          FDRE                                         r  Loop_loop_height_pro_U0/or_cond_reg_570_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.478     1.451 r  Loop_loop_height_pro_U0/or_cond_reg_570_reg[0]/Q
                         net (fo=38, routed)          0.862     2.313    Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/or_cond_reg_570_reg[0]_0
    SLICE_X10Y61         LUT3 (Prop_lut3_I1_O)        0.295     2.608 r  Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/mem_reg_i_29/O
                         net (fo=1, routed)           0.547     3.155    Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/mem_reg_i_29_n_0
    SLICE_X11Y58         LUT6 (Prop_lut6_I5_O)        0.124     3.279 f  Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/mem_reg_i_27/O
                         net (fo=1, routed)           0.416     3.695    Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/mem_reg_i_27_n_0
    SLICE_X10Y59         LUT6 (Prop_lut6_I4_O)        0.124     3.819 f  Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/mem_reg_i_22/O
                         net (fo=30, routed)          0.722     4.541    Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/ap_enable_reg_pp0_iter1_reg_1
    SLICE_X12Y55         LUT6 (Prop_lut6_I3_O)        0.124     4.665 r  Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/dout_buf[7]_i_1/O
                         net (fo=23, routed)          1.392     6.056    Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/pop
    SLICE_X26Y45         LUT6 (Prop_lut6_I4_O)        0.124     6.180 r  Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/mem_reg_i_1/O
                         net (fo=2, routed)           0.742     6.922    Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/rnext[9]
    RAMB18_X1Y18         RAMB18E1                                     r  Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/mem_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.924    10.924    Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/ap_clk
    RAMB18_X1Y18         RAMB18E1                                     r  Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/mem_reg/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    10.323    Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/mem_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -6.922    
  -------------------------------------------------------------------
                         slack                                  3.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.014%)  route 0.172ns (54.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.410     0.410    Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/ap_clk
    SLICE_X7Y56          FDRE                                         r  Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/waddr_reg[3]/Q
                         net (fo=5, routed)           0.172     0.723    Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/waddr[3]
    RAMB18_X0Y22         RAMB18E1                                     r  Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.432     0.432    Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/ap_clk
    RAMB18_X0Y22         RAMB18E1                                     r  Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/mem_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.615    Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.723    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/waddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.949%)  route 0.173ns (55.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.410     0.410    Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/ap_clk
    SLICE_X7Y56          FDRE                                         r  Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/waddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/waddr_reg[5]/Q
                         net (fo=3, routed)           0.173     0.724    Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/waddr[5]
    RAMB18_X0Y22         RAMB18E1                                     r  Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.432     0.432    Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/ap_clk
    RAMB18_X0Y22         RAMB18E1                                     r  Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/mem_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.615    Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Loop_loop_height_pro_U0/imag2_0_data_stream_1_fifo_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height_pro_U0/imag2_0_data_stream_1_fifo_U/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.578%)  route 0.175ns (55.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.410     0.410    Loop_loop_height_pro_U0/imag2_0_data_stream_1_fifo_U/ap_clk
    SLICE_X26Y56         FDRE                                         r  Loop_loop_height_pro_U0/imag2_0_data_stream_1_fifo_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Loop_loop_height_pro_U0/imag2_0_data_stream_1_fifo_U/waddr_reg[3]/Q
                         net (fo=5, routed)           0.175     0.726    Loop_loop_height_pro_U0/imag2_0_data_stream_1_fifo_U/waddr[3]
    RAMB18_X1Y22         RAMB18E1                                     r  Loop_loop_height_pro_U0/imag2_0_data_stream_1_fifo_U/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.432     0.432    Loop_loop_height_pro_U0/imag2_0_data_stream_1_fifo_U/ap_clk
    RAMB18_X1Y22         RAMB18E1                                     r  Loop_loop_height_pro_U0/imag2_0_data_stream_1_fifo_U/mem_reg/CLKARDCLK
                         clock pessimism              0.000     0.432    
    RAMB18_X1Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.615    Loop_loop_height_pro_U0/imag2_0_data_stream_1_fifo_U/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 imag0_0_data_stream_s_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imag0_0_data_stream_s_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.410     0.410    imag0_0_data_stream_s_U/U_fifo_w8_d1_A_ram/ap_clk
    SLICE_X13Y63         FDRE                                         r  imag0_0_data_stream_s_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  imag0_0_data_stream_s_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][0]/Q
                         net (fo=3, routed)           0.068     0.619    imag0_0_data_stream_s_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[0][0]
    SLICE_X13Y63         FDRE                                         r  imag0_0_data_stream_s_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.432     0.432    imag0_0_data_stream_s_U/U_fifo_w8_d1_A_ram/ap_clk
    SLICE_X13Y63         FDRE                                         r  imag0_0_data_stream_s_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y63         FDRE (Hold_fdre_C_D)         0.075     0.507    imag0_0_data_stream_s_U/U_fifo_w8_d1_A_ram/SRL_SIG_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/q_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/dout_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.410     0.410    Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/ap_clk
    SLICE_X17Y60         FDRE                                         r  Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/q_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/q_tmp_reg[3]/Q
                         net (fo=1, routed)           0.080     0.631    Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/q_tmp[3]
    SLICE_X16Y60         LUT3 (Prop_lut3_I0_O)        0.045     0.676 r  Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/dout_buf[3]_i_1/O
                         net (fo=1, routed)           0.000     0.676    Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/dout_buf[3]_i_1_n_0
    SLICE_X16Y60         FDRE                                         r  Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/dout_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.432     0.432    Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/ap_clk
    SLICE_X16Y60         FDRE                                         r  Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/dout_buf_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y60         FDRE (Hold_fdre_C_D)         0.121     0.553    Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/dout_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 AXIvideo2Mat_U0/axi_data_V_3_reg_259_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXIvideo2Mat_U0/axi_data_V1_reg_145_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.190ns (68.075%)  route 0.089ns (31.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.410     0.410    AXIvideo2Mat_U0/ap_clk
    SLICE_X21Y62         FDRE                                         r  AXIvideo2Mat_U0/axi_data_V_3_reg_259_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  AXIvideo2Mat_U0/axi_data_V_3_reg_259_reg[3]/Q
                         net (fo=1, routed)           0.089     0.640    AXIvideo2Mat_U0/axi_data_V_3_reg_259[3]
    SLICE_X20Y62         LUT3 (Prop_lut3_I2_O)        0.049     0.689 r  AXIvideo2Mat_U0/axi_data_V1_reg_145[3]_i_1/O
                         net (fo=1, routed)           0.000     0.689    AXIvideo2Mat_U0/axi_data_V1_reg_145[3]_i_1_n_0
    SLICE_X20Y62         FDRE                                         r  AXIvideo2Mat_U0/axi_data_V1_reg_145_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.432     0.432    AXIvideo2Mat_U0/ap_clk
    SLICE_X20Y62         FDRE                                         r  AXIvideo2Mat_U0/axi_data_V1_reg_145_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y62         FDRE (Hold_fdre_C_D)         0.131     0.563    AXIvideo2Mat_U0/axi_data_V1_reg_145_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 AXIvideo2Mat_U0/axi_data_V_3_reg_259_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXIvideo2Mat_U0/axi_data_V1_reg_145_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.410     0.410    AXIvideo2Mat_U0/ap_clk
    SLICE_X21Y62         FDRE                                         r  AXIvideo2Mat_U0/axi_data_V_3_reg_259_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  AXIvideo2Mat_U0/axi_data_V_3_reg_259_reg[14]/Q
                         net (fo=1, routed)           0.091     0.642    AXIvideo2Mat_U0/axi_data_V_3_reg_259[14]
    SLICE_X20Y62         LUT3 (Prop_lut3_I2_O)        0.048     0.690 r  AXIvideo2Mat_U0/axi_data_V1_reg_145[14]_i_1/O
                         net (fo=1, routed)           0.000     0.690    AXIvideo2Mat_U0/axi_data_V1_reg_145[14]_i_1_n_0
    SLICE_X20Y62         FDRE                                         r  AXIvideo2Mat_U0/axi_data_V1_reg_145_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.432     0.432    AXIvideo2Mat_U0/ap_clk
    SLICE_X20Y62         FDRE                                         r  AXIvideo2Mat_U0/axi_data_V1_reg_145_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y62         FDRE (Hold_fdre_C_D)         0.131     0.563    AXIvideo2Mat_U0/axi_data_V1_reg_145_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Loop_loop_height_pro_U0/imag2_0_data_stream_1_fifo_U/q_tmp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height_pro_U0/imag2_0_data_stream_1_fifo_U/dout_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.410     0.410    Loop_loop_height_pro_U0/imag2_0_data_stream_1_fifo_U/ap_clk
    SLICE_X17Y56         FDRE                                         r  Loop_loop_height_pro_U0/imag2_0_data_stream_1_fifo_U/q_tmp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Loop_loop_height_pro_U0/imag2_0_data_stream_1_fifo_U/q_tmp_reg[7]/Q
                         net (fo=1, routed)           0.091     0.642    Loop_loop_height_pro_U0/imag2_0_data_stream_1_fifo_U/q_tmp[7]
    SLICE_X16Y56         LUT3 (Prop_lut3_I0_O)        0.048     0.690 r  Loop_loop_height_pro_U0/imag2_0_data_stream_1_fifo_U/dout_buf[7]_i_2/O
                         net (fo=1, routed)           0.000     0.690    Loop_loop_height_pro_U0/imag2_0_data_stream_1_fifo_U/dout_buf[7]_i_2_n_0
    SLICE_X16Y56         FDRE                                         r  Loop_loop_height_pro_U0/imag2_0_data_stream_1_fifo_U/dout_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.432     0.432    Loop_loop_height_pro_U0/imag2_0_data_stream_1_fifo_U/ap_clk
    SLICE_X16Y56         FDRE                                         r  Loop_loop_height_pro_U0/imag2_0_data_stream_1_fifo_U/dout_buf_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y56         FDRE (Hold_fdre_C_D)         0.131     0.563    Loop_loop_height_pro_U0/imag2_0_data_stream_1_fifo_U/dout_buf_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Mat2AXIvideo_U0/t_V_reg_141_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mat2AXIvideo_U0/i_V_reg_229_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.254%)  route 0.087ns (31.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.410     0.410    Mat2AXIvideo_U0/ap_clk
    SLICE_X11Y72         FDRE                                         r  Mat2AXIvideo_U0/t_V_reg_141_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Mat2AXIvideo_U0/t_V_reg_141_reg[1]/Q
                         net (fo=7, routed)           0.087     0.638    Mat2AXIvideo_U0/t_V_reg_141[1]
    SLICE_X10Y72         LUT6 (Prop_lut6_I2_O)        0.045     0.683 r  Mat2AXIvideo_U0/i_V_reg_229[5]_i_1/O
                         net (fo=1, routed)           0.000     0.683    Mat2AXIvideo_U0/i_V_fu_174_p2[5]
    SLICE_X10Y72         FDRE                                         r  Mat2AXIvideo_U0/i_V_reg_229_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.432     0.432    Mat2AXIvideo_U0/ap_clk
    SLICE_X10Y72         FDRE                                         r  Mat2AXIvideo_U0/i_V_reg_229_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X10Y72         FDRE (Hold_fdre_C_D)         0.121     0.553    Mat2AXIvideo_U0/i_V_reg_229_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/q_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/dout_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.410     0.410    Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/ap_clk
    SLICE_X17Y60         FDRE                                         r  Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/q_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y60         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/q_tmp_reg[0]/Q
                         net (fo=1, routed)           0.087     0.638    Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/q_tmp[0]
    SLICE_X16Y60         LUT3 (Prop_lut3_I0_O)        0.045     0.683 r  Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/dout_buf[0]_i_1/O
                         net (fo=1, routed)           0.000     0.683    Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/dout_buf[0]_i_1_n_0
    SLICE_X16Y60         FDRE                                         r  Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/dout_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=873, unset)          0.432     0.432    Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/ap_clk
    SLICE_X16Y60         FDRE                                         r  Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/dout_buf_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y60         FDRE (Hold_fdre_C_D)         0.120     0.552    Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/dout_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y22  Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y18  Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y21  Loop_loop_height_pro_U0/imag3_0_data_stream_s_fifo_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y22  Loop_loop_height_pro_U0/imag2_0_data_stream_1_fifo_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y24  Loop_loop_height_pro_U0/imag2_0_data_stream_2_fifo_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y24  Loop_loop_height_pro_U0/imag2_0_data_stream_s_fifo_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y22  Loop_loop_height_pro_U0/imag3_0_data_stream_1_fifo_U/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y18  Loop_loop_height_pro_U0/imag3_0_data_stream_2_fifo_U/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y21  Loop_loop_height_pro_U0/imag3_0_data_stream_s_fifo_U/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y22  Loop_loop_height_pro_U0/imag2_0_data_stream_1_fifo_U/mem_reg/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y64  AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y60  AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y60  AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y60  AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y64  AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y62  AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y62  AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y62  AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y60  AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y60  AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y64  AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y64  AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y60  AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y60  AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y60  AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y60  AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y60  AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y60  AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y64  AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y64  AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_payload_A_reg[13]/C



