

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config10_s'
================================================================
* Date:           Mon Apr 28 18:56:03 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  14.054 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      122|      122|  3.660 us|  3.660 us|  121|  121|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      120|      120|         1|          1|          1|   121|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    672|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     54|    -|
|Register         |        -|   -|     10|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     10|    726|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      3|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln52_1_fu_475_p2              |         +|   0|  0|  14|           6|           6|
    |add_ln52_2_fu_653_p2              |         +|   0|  0|  14|           6|           6|
    |add_ln52_3_fu_831_p2              |         +|   0|  0|  14|           6|           6|
    |add_ln52_4_fu_1009_p2             |         +|   0|  0|  14|           6|           6|
    |add_ln52_5_fu_1187_p2             |         +|   0|  0|  14|           6|           6|
    |add_ln52_fu_297_p2                |         +|   0|  0|  14|           6|           6|
    |i_fu_1302_p2                      |         +|   0|  0|  14|           7|           1|
    |and_ln52_1_fu_465_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln52_2_fu_643_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln52_3_fu_821_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln52_5_fu_999_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln52_7_fu_1177_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln52_fu_287_p2                |       and|   0|  0|   2|           1|           1|
    |empty_38_fu_517_p2                |       and|   0|  0|   2|           1|           1|
    |empty_39_fu_695_p2                |       and|   0|  0|   2|           1|           1|
    |empty_40_fu_873_p2                |       and|   0|  0|   2|           1|           1|
    |empty_41_fu_1051_p2               |       and|   0|  0|   2|           1|           1|
    |empty_42_fu_1229_p2               |       and|   0|  0|   2|           1|           1|
    |empty_fu_339_p2                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln41_fu_1308_p2              |      icmp|   0|  0|  14|           7|           5|
    |icmp_ln51_1_fu_395_p2             |      icmp|   0|  0|  26|          19|           1|
    |icmp_ln51_2_fu_573_p2             |      icmp|   0|  0|  26|          19|           1|
    |icmp_ln51_3_fu_751_p2             |      icmp|   0|  0|  26|          19|           1|
    |icmp_ln51_4_fu_929_p2             |      icmp|   0|  0|  26|          19|           1|
    |icmp_ln51_5_fu_1107_p2            |      icmp|   0|  0|  26|          19|           1|
    |icmp_ln51_fu_223_p2               |      icmp|   0|  0|  26|          19|           1|
    |icmp_ln52_10_fu_1149_p2           |      icmp|   0|  0|  11|           3|           1|
    |icmp_ln52_11_fu_1203_p2           |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln52_1_fu_313_p2             |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln52_2_fu_437_p2             |      icmp|   0|  0|  11|           3|           1|
    |icmp_ln52_3_fu_491_p2             |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln52_4_fu_615_p2             |      icmp|   0|  0|  11|           3|           1|
    |icmp_ln52_5_fu_669_p2             |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln52_6_fu_793_p2             |      icmp|   0|  0|  11|           3|           1|
    |icmp_ln52_7_fu_847_p2             |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln52_8_fu_971_p2             |      icmp|   0|  0|  11|           3|           1|
    |icmp_ln52_9_fu_1025_p2            |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln52_fu_259_p2               |      icmp|   0|  0|  11|           3|           1|
    |and_ln52_10_fu_867_p2             |        or|   0|  0|   2|           1|           1|
    |and_ln52_12_fu_1045_p2            |        or|   0|  0|   2|           1|           1|
    |and_ln52_13_fu_1223_p2            |        or|   0|  0|   2|           1|           1|
    |and_ln52_4_fu_333_p2              |        or|   0|  0|   2|           1|           1|
    |and_ln52_6_fu_511_p2              |        or|   0|  0|   2|           1|           1|
    |and_ln52_8_fu_689_p2              |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |or_ln52_10_fu_879_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_11_fu_891_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_12_fu_993_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln52_13_fu_1057_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln52_14_fu_1069_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln52_15_fu_1171_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln52_16_fu_1235_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln52_17_fu_1247_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln52_1_fu_345_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln52_2_fu_357_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln52_3_fu_459_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln52_4_fu_523_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln52_5_fu_535_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln52_6_fu_637_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln52_7_fu_701_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln52_8_fu_713_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln52_9_fu_815_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln52_fu_281_p2                 |        or|   0|  0|   2|           1|           1|
    |out_data_1_fu_565_p3              |    select|   0|  0|   6|           1|           6|
    |out_data_2_fu_743_p3              |    select|   0|  0|   6|           1|           6|
    |out_data_3_fu_921_p3              |    select|   0|  0|   6|           1|           6|
    |out_data_4_fu_1099_p3             |    select|   0|  0|   6|           1|           6|
    |out_data_5_fu_1277_p3             |    select|   0|  0|   6|           1|           6|
    |out_data_fu_387_p3                |    select|   0|  0|   6|           1|           6|
    |select_ln52_10_fu_905_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln52_11_fu_913_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln52_12_fu_1075_p3         |    select|   0|  0|   6|           1|           1|
    |select_ln52_13_fu_1083_p3         |    select|   0|  0|   6|           1|           6|
    |select_ln52_14_fu_1091_p3         |    select|   0|  0|   6|           1|           6|
    |select_ln52_15_fu_1253_p3         |    select|   0|  0|   6|           1|           1|
    |select_ln52_16_fu_1261_p3         |    select|   0|  0|   6|           1|           6|
    |select_ln52_17_fu_1269_p3         |    select|   0|  0|   6|           1|           6|
    |select_ln52_1_fu_371_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln52_2_fu_379_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln52_3_fu_541_p3           |    select|   0|  0|   6|           1|           1|
    |select_ln52_4_fu_549_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln52_5_fu_557_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln52_6_fu_719_p3           |    select|   0|  0|   6|           1|           1|
    |select_ln52_7_fu_727_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln52_8_fu_735_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln52_9_fu_897_p3           |    select|   0|  0|   6|           1|           1|
    |select_ln52_fu_363_p3             |    select|   0|  0|   6|           1|           1|
    |not_tmp_10_fu_505_p2              |       xor|   0|  0|   2|           1|           2|
    |not_tmp_17_fu_683_p2              |       xor|   0|  0|   2|           1|           2|
    |not_tmp_24_fu_861_p2              |       xor|   0|  0|   2|           1|           2|
    |not_tmp_31_fu_1039_p2             |       xor|   0|  0|   2|           1|           2|
    |not_tmp_38_fu_1217_p2             |       xor|   0|  0|   2|           1|           2|
    |not_tmp_4_fu_327_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_1_fu_529_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_2_fu_707_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_3_fu_885_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_4_fu_1063_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_5_fu_1241_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_fu_351_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 672|         309|         235|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_load  |   9|          2|    7|         14|
    |i1_fu_144                 |   9|          2|    7|         14|
    |layer10_out_blk_n         |   9|          2|    1|          2|
    |layer8_out_blk_n          |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  54|         12|   18|         36|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |i1_fu_144       |  7|   0|    7|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 10|   0|   10|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config10>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config10>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config10>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config10>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config10>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config10>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config10>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config10>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config10>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config10>|  return value|
|layer8_out_dout             |   in|  114|     ap_fifo|                                                             layer8_out|       pointer|
|layer8_out_empty_n          |   in|    1|     ap_fifo|                                                             layer8_out|       pointer|
|layer8_out_read             |  out|    1|     ap_fifo|                                                             layer8_out|       pointer|
|layer8_out_num_data_valid   |   in|    8|     ap_fifo|                                                             layer8_out|       pointer|
|layer8_out_fifo_cap         |   in|    8|     ap_fifo|                                                             layer8_out|       pointer|
|layer10_out_din             |  out|   36|     ap_fifo|                                                            layer10_out|       pointer|
|layer10_out_full_n          |   in|    1|     ap_fifo|                                                            layer10_out|       pointer|
|layer10_out_write           |  out|    1|     ap_fifo|                                                            layer10_out|       pointer|
|layer10_out_num_data_valid  |   in|    8|     ap_fifo|                                                            layer10_out|       pointer|
|layer10_out_fifo_cap        |   in|    8|     ap_fifo|                                                            layer10_out|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 14.0>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 4 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i36 %layer10_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i114 %layer8_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.61ns)   --->   "%store_ln0 = store i7 0, i7 %i1"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln41 = br void %ReLUPackLoop.split_ifconv" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 8 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i1_load = load i7 %i1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 9 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation_stream.h:42]   --->   Operation 10 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 121, i64 121, i64 121" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 11 'speclooptripcount' 'speclooptripcount_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 12 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] ( I:3.74ns O:3.74ns )   --->   "%layer8_out_read = read i114 @_ssdm_op_Read.ap_fifo.volatile.i114P0A, i114 %layer8_out" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 13 'read' 'layer8_out_read' <Predicate = true> <Delay = 3.74> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 114> <Depth = 121> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i114 %layer8_out_read" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 14 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln44_2 = partselect i19 @_ssdm_op_PartSelect.i19.i114.i32.i32, i114 %layer8_out_read, i32 19, i32 37" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 15 'partselect' 'trunc_ln44_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln44_3 = partselect i19 @_ssdm_op_PartSelect.i19.i114.i32.i32, i114 %layer8_out_read, i32 38, i32 56" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 16 'partselect' 'trunc_ln44_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln44_4 = partselect i19 @_ssdm_op_PartSelect.i19.i114.i32.i32, i114 %layer8_out_read, i32 57, i32 75" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 17 'partselect' 'trunc_ln44_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln44_5 = partselect i19 @_ssdm_op_PartSelect.i19.i114.i32.i32, i114 %layer8_out_read, i32 76, i32 94" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 18 'partselect' 'trunc_ln44_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln44_6 = partselect i19 @_ssdm_op_PartSelect.i19.i114.i32.i32, i114 %layer8_out_read, i32 95, i32 113" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 19 'partselect' 'trunc_ln44_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.25ns)   --->   "%icmp_ln51 = icmp_sgt  i19 %trunc_ln44, i19 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 20 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i114.i32, i114 %layer8_out_read, i32 18" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 21 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%trunc_ln1 = partselect i6 @_ssdm_op_PartSelect.i6.i114.i32.i32, i114 %layer8_out_read, i32 4, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 22 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i114.i32, i114 %layer8_out_read, i32 3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 23 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i114 %layer8_out_read" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 24 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.68ns)   --->   "%icmp_ln52 = icmp_ne  i3 %trunc_ln52, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 25 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i114.i32, i114 %layer8_out_read, i32 9" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 26 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i114.i32, i114 %layer8_out_read, i32 4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 27 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%or_ln52 = or i1 %tmp_3, i1 %icmp_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 28 'or' 'or_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%and_ln52 = and i1 %or_ln52, i1 %tmp_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 29 'and' 'and_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln52)   --->   "%zext_ln52 = zext i1 %and_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 30 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52 = add i6 %trunc_ln1, i6 %zext_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 31 'add' 'add_ln52' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i9 @_ssdm_op_PartSelect.i9.i114.i32.i32, i114 %layer8_out_read, i32 10, i32 18" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 32 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.11ns)   --->   "%icmp_ln52_1 = icmp_eq  i9 %tmp_6, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 33 'icmp' 'icmp_ln52_1' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 34 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%not_tmp_4 = xor i1 %tmp_2, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 35 'xor' 'not_tmp_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%and_ln52_4 = or i1 %tmp_4, i1 %not_tmp_4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 36 'or' 'and_ln52_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty = and i1 %icmp_ln52_1, i1 %and_ln52_4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 37 'and' 'empty' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_1)   --->   "%or_ln52_1 = or i1 %empty, i1 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 38 'or' 'or_ln52_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node out_data)   --->   "%xor_ln52 = xor i1 %empty, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 39 'xor' 'xor_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node out_data)   --->   "%or_ln52_2 = or i1 %tmp, i1 %xor_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 40 'or' 'or_ln52_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_1)   --->   "%select_ln52 = select i1 %tmp, i6 0, i6 %add_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 41 'select' 'select_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_1 = select i1 %or_ln52_1, i6 %select_ln52, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 42 'select' 'select_ln52_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node out_data)   --->   "%select_ln52_2 = select i1 %or_ln52_2, i6 %select_ln52_1, i6 %add_ln52" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 43 'select' 'select_ln52_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data = select i1 %icmp_ln51, i6 %select_ln52_2, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 44 'select' 'out_data' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.25ns)   --->   "%icmp_ln51_1 = icmp_sgt  i19 %trunc_ln44_2, i19 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 45 'icmp' 'icmp_ln51_1' <Predicate = true> <Delay = 2.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i114.i32, i114 %layer8_out_read, i32 37" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 46 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%trunc_ln52_2 = partselect i6 @_ssdm_op_PartSelect.i6.i114.i32.i32, i114 %layer8_out_read, i32 23, i32 28" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 47 'partselect' 'trunc_ln52_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i114.i32, i114 %layer8_out_read, i32 22" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 48 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i3 @_ssdm_op_PartSelect.i3.i114.i32.i32, i114 %layer8_out_read, i32 19, i32 21" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 49 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.68ns)   --->   "%icmp_ln52_2 = icmp_ne  i3 %tmp_9, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 50 'icmp' 'icmp_ln52_2' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node empty_38)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i114.i32, i114 %layer8_out_read, i32 28" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 51 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i114.i32, i114 %layer8_out_read, i32 23" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 52 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%or_ln52_3 = or i1 %tmp_10, i1 %icmp_ln52_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 53 'or' 'or_ln52_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%and_ln52_1 = and i1 %or_ln52_3, i1 %tmp_7" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 54 'and' 'and_ln52_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_1)   --->   "%zext_ln52_1 = zext i1 %and_ln52_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 55 'zext' 'zext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_1 = add i6 %trunc_ln52_2, i6 %zext_ln52_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 56 'add' 'add_ln52_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = partselect i9 @_ssdm_op_PartSelect.i9.i114.i32.i32, i114 %layer8_out_read, i32 29, i32 37" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 57 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (2.11ns)   --->   "%icmp_ln52_3 = icmp_eq  i9 %tmp_s, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 58 'icmp' 'icmp_ln52_3' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node empty_38)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_1, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 59 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node empty_38)   --->   "%not_tmp_10 = xor i1 %tmp_8, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 60 'xor' 'not_tmp_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node empty_38)   --->   "%and_ln52_6 = or i1 %tmp_11, i1 %not_tmp_10" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 61 'or' 'and_ln52_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_38 = and i1 %icmp_ln52_3, i1 %and_ln52_6" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 62 'and' 'empty_38' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_4)   --->   "%or_ln52_4 = or i1 %empty_38, i1 %tmp_5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 63 'or' 'or_ln52_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node out_data_1)   --->   "%xor_ln52_1 = xor i1 %empty_38, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 64 'xor' 'xor_ln52_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node out_data_1)   --->   "%or_ln52_5 = or i1 %tmp_5, i1 %xor_ln52_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 65 'or' 'or_ln52_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_4)   --->   "%select_ln52_3 = select i1 %tmp_5, i6 0, i6 %add_ln52_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 66 'select' 'select_ln52_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_4 = select i1 %or_ln52_4, i6 %select_ln52_3, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 67 'select' 'select_ln52_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node out_data_1)   --->   "%select_ln52_5 = select i1 %or_ln52_5, i6 %select_ln52_4, i6 %add_ln52_1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 68 'select' 'select_ln52_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_1 = select i1 %icmp_ln51_1, i6 %select_ln52_5, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 69 'select' 'out_data_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (2.25ns)   --->   "%icmp_ln51_2 = icmp_sgt  i19 %trunc_ln44_3, i19 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 70 'icmp' 'icmp_ln51_2' <Predicate = true> <Delay = 2.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i114.i32, i114 %layer8_out_read, i32 56" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 71 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_2)   --->   "%trunc_ln52_3 = partselect i6 @_ssdm_op_PartSelect.i6.i114.i32.i32, i114 %layer8_out_read, i32 42, i32 47" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 72 'partselect' 'trunc_ln52_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_2)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i114.i32, i114 %layer8_out_read, i32 41" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 73 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i3 @_ssdm_op_PartSelect.i3.i114.i32.i32, i114 %layer8_out_read, i32 38, i32 40" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 74 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.68ns)   --->   "%icmp_ln52_4 = icmp_ne  i3 %tmp_14, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 75 'icmp' 'icmp_ln52_4' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node empty_39)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i114.i32, i114 %layer8_out_read, i32 47" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 76 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_2)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i114.i32, i114 %layer8_out_read, i32 42" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 77 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_2)   --->   "%or_ln52_6 = or i1 %tmp_16, i1 %icmp_ln52_4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 78 'or' 'or_ln52_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_2)   --->   "%and_ln52_2 = and i1 %or_ln52_6, i1 %tmp_13" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 79 'and' 'and_ln52_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_2)   --->   "%zext_ln52_2 = zext i1 %and_ln52_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 80 'zext' 'zext_ln52_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_2 = add i6 %trunc_ln52_3, i6 %zext_ln52_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 81 'add' 'add_ln52_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i9 @_ssdm_op_PartSelect.i9.i114.i32.i32, i114 %layer8_out_read, i32 48, i32 56" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 82 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (2.11ns)   --->   "%icmp_ln52_5 = icmp_eq  i9 %tmp_17, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 83 'icmp' 'icmp_ln52_5' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node empty_39)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_2, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 84 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node empty_39)   --->   "%not_tmp_17 = xor i1 %tmp_15, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 85 'xor' 'not_tmp_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node empty_39)   --->   "%and_ln52_8 = or i1 %tmp_18, i1 %not_tmp_17" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 86 'or' 'and_ln52_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_39 = and i1 %icmp_ln52_5, i1 %and_ln52_8" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 87 'and' 'empty_39' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_7)   --->   "%or_ln52_7 = or i1 %empty_39, i1 %tmp_12" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 88 'or' 'or_ln52_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node out_data_2)   --->   "%xor_ln52_2 = xor i1 %empty_39, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 89 'xor' 'xor_ln52_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node out_data_2)   --->   "%or_ln52_8 = or i1 %tmp_12, i1 %xor_ln52_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 90 'or' 'or_ln52_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_7)   --->   "%select_ln52_6 = select i1 %tmp_12, i6 0, i6 %add_ln52_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 91 'select' 'select_ln52_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_7 = select i1 %or_ln52_7, i6 %select_ln52_6, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 92 'select' 'select_ln52_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node out_data_2)   --->   "%select_ln52_8 = select i1 %or_ln52_8, i6 %select_ln52_7, i6 %add_ln52_2" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 93 'select' 'select_ln52_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_2 = select i1 %icmp_ln51_2, i6 %select_ln52_8, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 94 'select' 'out_data_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (2.25ns)   --->   "%icmp_ln51_3 = icmp_sgt  i19 %trunc_ln44_4, i19 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 95 'icmp' 'icmp_ln51_3' <Predicate = true> <Delay = 2.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i114.i32, i114 %layer8_out_read, i32 75" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 96 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_3)   --->   "%trunc_ln52_4 = partselect i6 @_ssdm_op_PartSelect.i6.i114.i32.i32, i114 %layer8_out_read, i32 61, i32 66" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 97 'partselect' 'trunc_ln52_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_3)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i114.i32, i114 %layer8_out_read, i32 60" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 98 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i3 @_ssdm_op_PartSelect.i3.i114.i32.i32, i114 %layer8_out_read, i32 57, i32 59" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 99 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.68ns)   --->   "%icmp_ln52_6 = icmp_ne  i3 %tmp_21, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 100 'icmp' 'icmp_ln52_6' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node empty_40)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i114.i32, i114 %layer8_out_read, i32 66" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 101 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_3)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i114.i32, i114 %layer8_out_read, i32 61" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 102 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_3)   --->   "%or_ln52_9 = or i1 %tmp_23, i1 %icmp_ln52_6" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 103 'or' 'or_ln52_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_3)   --->   "%and_ln52_3 = and i1 %or_ln52_9, i1 %tmp_20" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 104 'and' 'and_ln52_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_3)   --->   "%zext_ln52_3 = zext i1 %and_ln52_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 105 'zext' 'zext_ln52_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_3 = add i6 %trunc_ln52_4, i6 %zext_ln52_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 106 'add' 'add_ln52_3' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i9 @_ssdm_op_PartSelect.i9.i114.i32.i32, i114 %layer8_out_read, i32 67, i32 75" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 107 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (2.11ns)   --->   "%icmp_ln52_7 = icmp_eq  i9 %tmp_24, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 108 'icmp' 'icmp_ln52_7' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node empty_40)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_3, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 109 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node empty_40)   --->   "%not_tmp_24 = xor i1 %tmp_22, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 110 'xor' 'not_tmp_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node empty_40)   --->   "%and_ln52_10 = or i1 %tmp_25, i1 %not_tmp_24" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 111 'or' 'and_ln52_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_40 = and i1 %icmp_ln52_7, i1 %and_ln52_10" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 112 'and' 'empty_40' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_10)   --->   "%or_ln52_10 = or i1 %empty_40, i1 %tmp_19" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 113 'or' 'or_ln52_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node out_data_3)   --->   "%xor_ln52_3 = xor i1 %empty_40, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 114 'xor' 'xor_ln52_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node out_data_3)   --->   "%or_ln52_11 = or i1 %tmp_19, i1 %xor_ln52_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 115 'or' 'or_ln52_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_10)   --->   "%select_ln52_9 = select i1 %tmp_19, i6 0, i6 %add_ln52_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 116 'select' 'select_ln52_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_10 = select i1 %or_ln52_10, i6 %select_ln52_9, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 117 'select' 'select_ln52_10' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node out_data_3)   --->   "%select_ln52_11 = select i1 %or_ln52_11, i6 %select_ln52_10, i6 %add_ln52_3" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 118 'select' 'select_ln52_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_3 = select i1 %icmp_ln51_3, i6 %select_ln52_11, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 119 'select' 'out_data_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (2.25ns)   --->   "%icmp_ln51_4 = icmp_sgt  i19 %trunc_ln44_5, i19 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 120 'icmp' 'icmp_ln51_4' <Predicate = true> <Delay = 2.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i114.i32, i114 %layer8_out_read, i32 94" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 121 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_4)   --->   "%trunc_ln52_5 = partselect i6 @_ssdm_op_PartSelect.i6.i114.i32.i32, i114 %layer8_out_read, i32 80, i32 85" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 122 'partselect' 'trunc_ln52_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_4)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i114.i32, i114 %layer8_out_read, i32 79" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 123 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i3 @_ssdm_op_PartSelect.i3.i114.i32.i32, i114 %layer8_out_read, i32 76, i32 78" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 124 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (1.68ns)   --->   "%icmp_ln52_8 = icmp_ne  i3 %tmp_28, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 125 'icmp' 'icmp_ln52_8' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node empty_41)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i114.i32, i114 %layer8_out_read, i32 85" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 126 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_4)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i114.i32, i114 %layer8_out_read, i32 80" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 127 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_4)   --->   "%or_ln52_12 = or i1 %tmp_30, i1 %icmp_ln52_8" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 128 'or' 'or_ln52_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_4)   --->   "%and_ln52_5 = and i1 %or_ln52_12, i1 %tmp_27" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 129 'and' 'and_ln52_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_4)   --->   "%zext_ln52_4 = zext i1 %and_ln52_5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 130 'zext' 'zext_ln52_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_4 = add i6 %trunc_ln52_5, i6 %zext_ln52_4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 131 'add' 'add_ln52_4' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i9 @_ssdm_op_PartSelect.i9.i114.i32.i32, i114 %layer8_out_read, i32 86, i32 94" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 132 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (2.11ns)   --->   "%icmp_ln52_9 = icmp_eq  i9 %tmp_31, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 133 'icmp' 'icmp_ln52_9' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node empty_41)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_4, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 134 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node empty_41)   --->   "%not_tmp_31 = xor i1 %tmp_29, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 135 'xor' 'not_tmp_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node empty_41)   --->   "%and_ln52_12 = or i1 %tmp_32, i1 %not_tmp_31" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 136 'or' 'and_ln52_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_41 = and i1 %icmp_ln52_9, i1 %and_ln52_12" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 137 'and' 'empty_41' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_13)   --->   "%or_ln52_13 = or i1 %empty_41, i1 %tmp_26" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 138 'or' 'or_ln52_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node out_data_4)   --->   "%xor_ln52_4 = xor i1 %empty_41, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 139 'xor' 'xor_ln52_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node out_data_4)   --->   "%or_ln52_14 = or i1 %tmp_26, i1 %xor_ln52_4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 140 'or' 'or_ln52_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_13)   --->   "%select_ln52_12 = select i1 %tmp_26, i6 0, i6 %add_ln52_4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 141 'select' 'select_ln52_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_13 = select i1 %or_ln52_13, i6 %select_ln52_12, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 142 'select' 'select_ln52_13' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node out_data_4)   --->   "%select_ln52_14 = select i1 %or_ln52_14, i6 %select_ln52_13, i6 %add_ln52_4" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 143 'select' 'select_ln52_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_4 = select i1 %icmp_ln51_4, i6 %select_ln52_14, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 144 'select' 'out_data_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (2.25ns)   --->   "%icmp_ln51_5 = icmp_sgt  i19 %trunc_ln44_6, i19 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 145 'icmp' 'icmp_ln51_5' <Predicate = true> <Delay = 2.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i114.i32, i114 %layer8_out_read, i32 113" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 146 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_5)   --->   "%trunc_ln52_6 = partselect i6 @_ssdm_op_PartSelect.i6.i114.i32.i32, i114 %layer8_out_read, i32 99, i32 104" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 147 'partselect' 'trunc_ln52_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_5)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i114.i32, i114 %layer8_out_read, i32 98" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 148 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i3 @_ssdm_op_PartSelect.i3.i114.i32.i32, i114 %layer8_out_read, i32 95, i32 97" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 149 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (1.68ns)   --->   "%icmp_ln52_10 = icmp_ne  i3 %tmp_35, i3 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 150 'icmp' 'icmp_ln52_10' <Predicate = true> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i114.i32, i114 %layer8_out_read, i32 104" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 151 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_5)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i114.i32, i114 %layer8_out_read, i32 99" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 152 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_5)   --->   "%or_ln52_15 = or i1 %tmp_37, i1 %icmp_ln52_10" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 153 'or' 'or_ln52_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_5)   --->   "%and_ln52_7 = and i1 %or_ln52_15, i1 %tmp_34" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 154 'and' 'and_ln52_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln52_5)   --->   "%zext_ln52_5 = zext i1 %and_ln52_7" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 155 'zext' 'zext_ln52_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln52_5 = add i6 %trunc_ln52_6, i6 %zext_ln52_5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 156 'add' 'add_ln52_5' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i9 @_ssdm_op_PartSelect.i9.i114.i32.i32, i114 %layer8_out_read, i32 105, i32 113" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 157 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (2.11ns)   --->   "%icmp_ln52_11 = icmp_eq  i9 %tmp_38, i9 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 158 'icmp' 'icmp_ln52_11' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln52_5, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 159 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%not_tmp_38 = xor i1 %tmp_36, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 160 'xor' 'not_tmp_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node empty_42)   --->   "%and_ln52_13 = or i1 %tmp_39, i1 %not_tmp_38" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 161 'or' 'and_ln52_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_42 = and i1 %icmp_ln52_11, i1 %and_ln52_13" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 162 'and' 'empty_42' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_16)   --->   "%or_ln52_16 = or i1 %empty_42, i1 %tmp_33" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 163 'or' 'or_ln52_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node out_data_5)   --->   "%xor_ln52_5 = xor i1 %empty_42, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 164 'xor' 'xor_ln52_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node out_data_5)   --->   "%or_ln52_17 = or i1 %tmp_33, i1 %xor_ln52_5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 165 'or' 'or_ln52_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_16)   --->   "%select_ln52_15 = select i1 %tmp_33, i6 0, i6 %add_ln52_5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 166 'select' 'select_ln52_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_16 = select i1 %or_ln52_16, i6 %select_ln52_15, i6 63" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 167 'select' 'select_ln52_16' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node out_data_5)   --->   "%select_ln52_17 = select i1 %or_ln52_17, i6 %select_ln52_16, i6 %add_ln52_5" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 168 'select' 'select_ln52_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.97ns) (out node of the LUT)   --->   "%out_data_5 = select i1 %icmp_ln51_5, i6 %select_ln52_17, i6 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 169 'select' 'out_data_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%or_ln57_9 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i6.i6.i6.i6.i6.i6, i6 %out_data_5, i6 %out_data_4, i6 %out_data_3, i6 %out_data_2, i6 %out_data_1, i6 %out_data" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 170 'bitconcatenate' 'or_ln57_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] ( I:3.74ns O:3.74ns )   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i36P0A, i36 %layer10_out, i36 %or_ln57_9" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 171 'write' 'write_ln57' <Predicate = true> <Delay = 3.74> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 36> <Depth = 121> <FIFO>
ST_1 : Operation 172 [1/1] (2.03ns)   --->   "%i = add i7 %i1_load, i7 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 172 'add' 'i' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (2.03ns)   --->   "%icmp_ln41 = icmp_eq  i7 %i1_load, i7 120" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 173 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (1.61ns)   --->   "%store_ln41 = store i7 %i, i7 %i1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 174 'store' 'store_ln41' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %ReLUPackLoop.split_ifconv, void %for.end15" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 175 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (1.61ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 176 'ret' 'ret_ln59' <Predicate = (icmp_ln41)> <Delay = 1.61>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer8_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer10_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i1                     (alloca           ) [ 01]
specinterface_ln0      (specinterface    ) [ 00]
specinterface_ln0      (specinterface    ) [ 00]
store_ln0              (store            ) [ 00]
br_ln41                (br               ) [ 00]
i1_load                (load             ) [ 00]
specpipeline_ln42      (specpipeline     ) [ 00]
speclooptripcount_ln41 (speclooptripcount) [ 00]
specloopname_ln41      (specloopname     ) [ 00]
layer8_out_read        (read             ) [ 00]
trunc_ln44             (trunc            ) [ 00]
trunc_ln44_2           (partselect       ) [ 00]
trunc_ln44_3           (partselect       ) [ 00]
trunc_ln44_4           (partselect       ) [ 00]
trunc_ln44_5           (partselect       ) [ 00]
trunc_ln44_6           (partselect       ) [ 00]
icmp_ln51              (icmp             ) [ 00]
tmp                    (bitselect        ) [ 00]
trunc_ln1              (partselect       ) [ 00]
tmp_1                  (bitselect        ) [ 00]
trunc_ln52             (trunc            ) [ 00]
icmp_ln52              (icmp             ) [ 00]
tmp_2                  (bitselect        ) [ 00]
tmp_3                  (bitselect        ) [ 00]
or_ln52                (or               ) [ 00]
and_ln52               (and              ) [ 00]
zext_ln52              (zext             ) [ 00]
add_ln52               (add              ) [ 00]
tmp_6                  (partselect       ) [ 00]
icmp_ln52_1            (icmp             ) [ 00]
tmp_4                  (bitselect        ) [ 00]
not_tmp_4              (xor              ) [ 00]
and_ln52_4             (or               ) [ 00]
empty                  (and              ) [ 00]
or_ln52_1              (or               ) [ 00]
xor_ln52               (xor              ) [ 00]
or_ln52_2              (or               ) [ 00]
select_ln52            (select           ) [ 00]
select_ln52_1          (select           ) [ 00]
select_ln52_2          (select           ) [ 00]
out_data               (select           ) [ 00]
icmp_ln51_1            (icmp             ) [ 00]
tmp_5                  (bitselect        ) [ 00]
trunc_ln52_2           (partselect       ) [ 00]
tmp_7                  (bitselect        ) [ 00]
tmp_9                  (partselect       ) [ 00]
icmp_ln52_2            (icmp             ) [ 00]
tmp_8                  (bitselect        ) [ 00]
tmp_10                 (bitselect        ) [ 00]
or_ln52_3              (or               ) [ 00]
and_ln52_1             (and              ) [ 00]
zext_ln52_1            (zext             ) [ 00]
add_ln52_1             (add              ) [ 00]
tmp_s                  (partselect       ) [ 00]
icmp_ln52_3            (icmp             ) [ 00]
tmp_11                 (bitselect        ) [ 00]
not_tmp_10             (xor              ) [ 00]
and_ln52_6             (or               ) [ 00]
empty_38               (and              ) [ 00]
or_ln52_4              (or               ) [ 00]
xor_ln52_1             (xor              ) [ 00]
or_ln52_5              (or               ) [ 00]
select_ln52_3          (select           ) [ 00]
select_ln52_4          (select           ) [ 00]
select_ln52_5          (select           ) [ 00]
out_data_1             (select           ) [ 00]
icmp_ln51_2            (icmp             ) [ 00]
tmp_12                 (bitselect        ) [ 00]
trunc_ln52_3           (partselect       ) [ 00]
tmp_13                 (bitselect        ) [ 00]
tmp_14                 (partselect       ) [ 00]
icmp_ln52_4            (icmp             ) [ 00]
tmp_15                 (bitselect        ) [ 00]
tmp_16                 (bitselect        ) [ 00]
or_ln52_6              (or               ) [ 00]
and_ln52_2             (and              ) [ 00]
zext_ln52_2            (zext             ) [ 00]
add_ln52_2             (add              ) [ 00]
tmp_17                 (partselect       ) [ 00]
icmp_ln52_5            (icmp             ) [ 00]
tmp_18                 (bitselect        ) [ 00]
not_tmp_17             (xor              ) [ 00]
and_ln52_8             (or               ) [ 00]
empty_39               (and              ) [ 00]
or_ln52_7              (or               ) [ 00]
xor_ln52_2             (xor              ) [ 00]
or_ln52_8              (or               ) [ 00]
select_ln52_6          (select           ) [ 00]
select_ln52_7          (select           ) [ 00]
select_ln52_8          (select           ) [ 00]
out_data_2             (select           ) [ 00]
icmp_ln51_3            (icmp             ) [ 00]
tmp_19                 (bitselect        ) [ 00]
trunc_ln52_4           (partselect       ) [ 00]
tmp_20                 (bitselect        ) [ 00]
tmp_21                 (partselect       ) [ 00]
icmp_ln52_6            (icmp             ) [ 00]
tmp_22                 (bitselect        ) [ 00]
tmp_23                 (bitselect        ) [ 00]
or_ln52_9              (or               ) [ 00]
and_ln52_3             (and              ) [ 00]
zext_ln52_3            (zext             ) [ 00]
add_ln52_3             (add              ) [ 00]
tmp_24                 (partselect       ) [ 00]
icmp_ln52_7            (icmp             ) [ 00]
tmp_25                 (bitselect        ) [ 00]
not_tmp_24             (xor              ) [ 00]
and_ln52_10            (or               ) [ 00]
empty_40               (and              ) [ 00]
or_ln52_10             (or               ) [ 00]
xor_ln52_3             (xor              ) [ 00]
or_ln52_11             (or               ) [ 00]
select_ln52_9          (select           ) [ 00]
select_ln52_10         (select           ) [ 00]
select_ln52_11         (select           ) [ 00]
out_data_3             (select           ) [ 00]
icmp_ln51_4            (icmp             ) [ 00]
tmp_26                 (bitselect        ) [ 00]
trunc_ln52_5           (partselect       ) [ 00]
tmp_27                 (bitselect        ) [ 00]
tmp_28                 (partselect       ) [ 00]
icmp_ln52_8            (icmp             ) [ 00]
tmp_29                 (bitselect        ) [ 00]
tmp_30                 (bitselect        ) [ 00]
or_ln52_12             (or               ) [ 00]
and_ln52_5             (and              ) [ 00]
zext_ln52_4            (zext             ) [ 00]
add_ln52_4             (add              ) [ 00]
tmp_31                 (partselect       ) [ 00]
icmp_ln52_9            (icmp             ) [ 00]
tmp_32                 (bitselect        ) [ 00]
not_tmp_31             (xor              ) [ 00]
and_ln52_12            (or               ) [ 00]
empty_41               (and              ) [ 00]
or_ln52_13             (or               ) [ 00]
xor_ln52_4             (xor              ) [ 00]
or_ln52_14             (or               ) [ 00]
select_ln52_12         (select           ) [ 00]
select_ln52_13         (select           ) [ 00]
select_ln52_14         (select           ) [ 00]
out_data_4             (select           ) [ 00]
icmp_ln51_5            (icmp             ) [ 00]
tmp_33                 (bitselect        ) [ 00]
trunc_ln52_6           (partselect       ) [ 00]
tmp_34                 (bitselect        ) [ 00]
tmp_35                 (partselect       ) [ 00]
icmp_ln52_10           (icmp             ) [ 00]
tmp_36                 (bitselect        ) [ 00]
tmp_37                 (bitselect        ) [ 00]
or_ln52_15             (or               ) [ 00]
and_ln52_7             (and              ) [ 00]
zext_ln52_5            (zext             ) [ 00]
add_ln52_5             (add              ) [ 00]
tmp_38                 (partselect       ) [ 00]
icmp_ln52_11           (icmp             ) [ 00]
tmp_39                 (bitselect        ) [ 00]
not_tmp_38             (xor              ) [ 00]
and_ln52_13            (or               ) [ 00]
empty_42               (and              ) [ 00]
or_ln52_16             (or               ) [ 00]
xor_ln52_5             (xor              ) [ 00]
or_ln52_17             (or               ) [ 00]
select_ln52_15         (select           ) [ 00]
select_ln52_16         (select           ) [ 00]
select_ln52_17         (select           ) [ 00]
out_data_5             (select           ) [ 00]
or_ln57_9              (bitconcatenate   ) [ 00]
write_ln57             (write            ) [ 00]
i                      (add              ) [ 00]
icmp_ln41              (icmp             ) [ 01]
store_ln41             (store            ) [ 00]
br_ln41                (br               ) [ 00]
ret_ln59               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer8_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer8_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer10_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer10_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i114P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i114.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i114.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i114.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i114.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i114.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i6.i6.i6.i6.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i36P0A"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="i1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="layer8_out_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="114" slack="0"/>
<pin id="150" dir="0" index="1" bw="114" slack="0"/>
<pin id="151" dir="1" index="2" bw="114" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer8_out_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="write_ln57_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="36" slack="0"/>
<pin id="157" dir="0" index="2" bw="36" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln0_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="7" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="i1_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_load/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="trunc_ln44_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="114" slack="0"/>
<pin id="171" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="trunc_ln44_2_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="19" slack="0"/>
<pin id="175" dir="0" index="1" bw="114" slack="0"/>
<pin id="176" dir="0" index="2" bw="6" slack="0"/>
<pin id="177" dir="0" index="3" bw="7" slack="0"/>
<pin id="178" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln44_2/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln44_3_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="19" slack="0"/>
<pin id="185" dir="0" index="1" bw="114" slack="0"/>
<pin id="186" dir="0" index="2" bw="7" slack="0"/>
<pin id="187" dir="0" index="3" bw="7" slack="0"/>
<pin id="188" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln44_3/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="trunc_ln44_4_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="19" slack="0"/>
<pin id="195" dir="0" index="1" bw="114" slack="0"/>
<pin id="196" dir="0" index="2" bw="7" slack="0"/>
<pin id="197" dir="0" index="3" bw="8" slack="0"/>
<pin id="198" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln44_4/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="trunc_ln44_5_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="19" slack="0"/>
<pin id="205" dir="0" index="1" bw="114" slack="0"/>
<pin id="206" dir="0" index="2" bw="8" slack="0"/>
<pin id="207" dir="0" index="3" bw="8" slack="0"/>
<pin id="208" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln44_5/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="trunc_ln44_6_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="19" slack="0"/>
<pin id="215" dir="0" index="1" bw="114" slack="0"/>
<pin id="216" dir="0" index="2" bw="8" slack="0"/>
<pin id="217" dir="0" index="3" bw="8" slack="0"/>
<pin id="218" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln44_6/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln51_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="19" slack="0"/>
<pin id="225" dir="0" index="1" bw="19" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="114" slack="0"/>
<pin id="232" dir="0" index="2" bw="6" slack="0"/>
<pin id="233" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="0"/>
<pin id="239" dir="0" index="1" bw="114" slack="0"/>
<pin id="240" dir="0" index="2" bw="4" slack="0"/>
<pin id="241" dir="0" index="3" bw="5" slack="0"/>
<pin id="242" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="114" slack="0"/>
<pin id="250" dir="0" index="2" bw="3" slack="0"/>
<pin id="251" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln52_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="114" slack="0"/>
<pin id="257" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln52_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="0"/>
<pin id="261" dir="0" index="1" bw="3" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="114" slack="0"/>
<pin id="268" dir="0" index="2" bw="5" slack="0"/>
<pin id="269" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_3_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="114" slack="0"/>
<pin id="276" dir="0" index="2" bw="4" slack="0"/>
<pin id="277" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="or_ln52_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="and_ln52_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln52_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln52_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_6_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="9" slack="0"/>
<pin id="305" dir="0" index="1" bw="114" slack="0"/>
<pin id="306" dir="0" index="2" bw="5" slack="0"/>
<pin id="307" dir="0" index="3" bw="6" slack="0"/>
<pin id="308" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln52_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="9" slack="0"/>
<pin id="315" dir="0" index="1" bw="9" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_1/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_4_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="6" slack="0"/>
<pin id="322" dir="0" index="2" bw="4" slack="0"/>
<pin id="323" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="not_tmp_4_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_4/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="and_ln52_4_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="and_ln52_4/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="empty_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="or_ln52_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_1/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="xor_ln52_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="or_ln52_2_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_2/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="select_ln52_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="6" slack="0"/>
<pin id="366" dir="0" index="2" bw="6" slack="0"/>
<pin id="367" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="select_ln52_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="6" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="0"/>
<pin id="375" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_1/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="select_ln52_2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="6" slack="0"/>
<pin id="382" dir="0" index="2" bw="6" slack="0"/>
<pin id="383" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_2/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="out_data_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="6" slack="0"/>
<pin id="390" dir="0" index="2" bw="6" slack="0"/>
<pin id="391" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln51_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="19" slack="0"/>
<pin id="397" dir="0" index="1" bw="19" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51_1/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_5_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="114" slack="0"/>
<pin id="404" dir="0" index="2" bw="7" slack="0"/>
<pin id="405" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="trunc_ln52_2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="6" slack="0"/>
<pin id="411" dir="0" index="1" bw="114" slack="0"/>
<pin id="412" dir="0" index="2" bw="6" slack="0"/>
<pin id="413" dir="0" index="3" bw="6" slack="0"/>
<pin id="414" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln52_2/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_7_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="114" slack="0"/>
<pin id="422" dir="0" index="2" bw="6" slack="0"/>
<pin id="423" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_9_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="3" slack="0"/>
<pin id="429" dir="0" index="1" bw="114" slack="0"/>
<pin id="430" dir="0" index="2" bw="6" slack="0"/>
<pin id="431" dir="0" index="3" bw="6" slack="0"/>
<pin id="432" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp_ln52_2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="3" slack="0"/>
<pin id="439" dir="0" index="1" bw="3" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_2/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_8_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="114" slack="0"/>
<pin id="446" dir="0" index="2" bw="6" slack="0"/>
<pin id="447" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_10_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="114" slack="0"/>
<pin id="454" dir="0" index="2" bw="6" slack="0"/>
<pin id="455" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="or_ln52_3_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_3/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="and_ln52_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52_1/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln52_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_1/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln52_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_1/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_s_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="9" slack="0"/>
<pin id="483" dir="0" index="1" bw="114" slack="0"/>
<pin id="484" dir="0" index="2" bw="6" slack="0"/>
<pin id="485" dir="0" index="3" bw="7" slack="0"/>
<pin id="486" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="icmp_ln52_3_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="9" slack="0"/>
<pin id="493" dir="0" index="1" bw="9" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_3/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_11_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="6" slack="0"/>
<pin id="500" dir="0" index="2" bw="4" slack="0"/>
<pin id="501" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="not_tmp_10_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_10/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="and_ln52_6_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="and_ln52_6/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="empty_38_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty_38/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="or_ln52_4_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_4/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="xor_ln52_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52_1/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="or_ln52_5_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_5/1 "/>
</bind>
</comp>

<comp id="541" class="1004" name="select_ln52_3_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="6" slack="0"/>
<pin id="544" dir="0" index="2" bw="6" slack="0"/>
<pin id="545" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_3/1 "/>
</bind>
</comp>

<comp id="549" class="1004" name="select_ln52_4_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="6" slack="0"/>
<pin id="552" dir="0" index="2" bw="6" slack="0"/>
<pin id="553" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_4/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="select_ln52_5_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="6" slack="0"/>
<pin id="560" dir="0" index="2" bw="6" slack="0"/>
<pin id="561" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_5/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="out_data_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="6" slack="0"/>
<pin id="568" dir="0" index="2" bw="6" slack="0"/>
<pin id="569" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_1/1 "/>
</bind>
</comp>

<comp id="573" class="1004" name="icmp_ln51_2_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="19" slack="0"/>
<pin id="575" dir="0" index="1" bw="19" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51_2/1 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_12_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="114" slack="0"/>
<pin id="582" dir="0" index="2" bw="7" slack="0"/>
<pin id="583" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="587" class="1004" name="trunc_ln52_3_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="6" slack="0"/>
<pin id="589" dir="0" index="1" bw="114" slack="0"/>
<pin id="590" dir="0" index="2" bw="7" slack="0"/>
<pin id="591" dir="0" index="3" bw="7" slack="0"/>
<pin id="592" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln52_3/1 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_13_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="114" slack="0"/>
<pin id="600" dir="0" index="2" bw="7" slack="0"/>
<pin id="601" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_14_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="3" slack="0"/>
<pin id="607" dir="0" index="1" bw="114" slack="0"/>
<pin id="608" dir="0" index="2" bw="7" slack="0"/>
<pin id="609" dir="0" index="3" bw="7" slack="0"/>
<pin id="610" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="icmp_ln52_4_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="3" slack="0"/>
<pin id="617" dir="0" index="1" bw="3" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_4/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_15_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="114" slack="0"/>
<pin id="624" dir="0" index="2" bw="7" slack="0"/>
<pin id="625" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_16_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="114" slack="0"/>
<pin id="632" dir="0" index="2" bw="7" slack="0"/>
<pin id="633" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="637" class="1004" name="or_ln52_6_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_6/1 "/>
</bind>
</comp>

<comp id="643" class="1004" name="and_ln52_2_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52_2/1 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln52_2_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_2/1 "/>
</bind>
</comp>

<comp id="653" class="1004" name="add_ln52_2_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="6" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_2/1 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_17_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="9" slack="0"/>
<pin id="661" dir="0" index="1" bw="114" slack="0"/>
<pin id="662" dir="0" index="2" bw="7" slack="0"/>
<pin id="663" dir="0" index="3" bw="7" slack="0"/>
<pin id="664" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="669" class="1004" name="icmp_ln52_5_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="9" slack="0"/>
<pin id="671" dir="0" index="1" bw="9" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_5/1 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_18_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="6" slack="0"/>
<pin id="678" dir="0" index="2" bw="4" slack="0"/>
<pin id="679" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="683" class="1004" name="not_tmp_17_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_17/1 "/>
</bind>
</comp>

<comp id="689" class="1004" name="and_ln52_8_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="and_ln52_8/1 "/>
</bind>
</comp>

<comp id="695" class="1004" name="empty_39_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty_39/1 "/>
</bind>
</comp>

<comp id="701" class="1004" name="or_ln52_7_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_7/1 "/>
</bind>
</comp>

<comp id="707" class="1004" name="xor_ln52_2_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52_2/1 "/>
</bind>
</comp>

<comp id="713" class="1004" name="or_ln52_8_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_8/1 "/>
</bind>
</comp>

<comp id="719" class="1004" name="select_ln52_6_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="6" slack="0"/>
<pin id="722" dir="0" index="2" bw="6" slack="0"/>
<pin id="723" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_6/1 "/>
</bind>
</comp>

<comp id="727" class="1004" name="select_ln52_7_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="6" slack="0"/>
<pin id="730" dir="0" index="2" bw="6" slack="0"/>
<pin id="731" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_7/1 "/>
</bind>
</comp>

<comp id="735" class="1004" name="select_ln52_8_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="6" slack="0"/>
<pin id="738" dir="0" index="2" bw="6" slack="0"/>
<pin id="739" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_8/1 "/>
</bind>
</comp>

<comp id="743" class="1004" name="out_data_2_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="6" slack="0"/>
<pin id="746" dir="0" index="2" bw="6" slack="0"/>
<pin id="747" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_2/1 "/>
</bind>
</comp>

<comp id="751" class="1004" name="icmp_ln51_3_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="19" slack="0"/>
<pin id="753" dir="0" index="1" bw="19" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51_3/1 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_19_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="114" slack="0"/>
<pin id="760" dir="0" index="2" bw="8" slack="0"/>
<pin id="761" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="765" class="1004" name="trunc_ln52_4_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="6" slack="0"/>
<pin id="767" dir="0" index="1" bw="114" slack="0"/>
<pin id="768" dir="0" index="2" bw="7" slack="0"/>
<pin id="769" dir="0" index="3" bw="8" slack="0"/>
<pin id="770" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln52_4/1 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_20_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="114" slack="0"/>
<pin id="778" dir="0" index="2" bw="7" slack="0"/>
<pin id="779" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/1 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_21_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="3" slack="0"/>
<pin id="785" dir="0" index="1" bw="114" slack="0"/>
<pin id="786" dir="0" index="2" bw="7" slack="0"/>
<pin id="787" dir="0" index="3" bw="7" slack="0"/>
<pin id="788" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="793" class="1004" name="icmp_ln52_6_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="3" slack="0"/>
<pin id="795" dir="0" index="1" bw="3" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_6/1 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_22_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="114" slack="0"/>
<pin id="802" dir="0" index="2" bw="8" slack="0"/>
<pin id="803" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/1 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_23_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="114" slack="0"/>
<pin id="810" dir="0" index="2" bw="7" slack="0"/>
<pin id="811" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="815" class="1004" name="or_ln52_9_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_9/1 "/>
</bind>
</comp>

<comp id="821" class="1004" name="and_ln52_3_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52_3/1 "/>
</bind>
</comp>

<comp id="827" class="1004" name="zext_ln52_3_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="0"/>
<pin id="829" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_3/1 "/>
</bind>
</comp>

<comp id="831" class="1004" name="add_ln52_3_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="6" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_3/1 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_24_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="9" slack="0"/>
<pin id="839" dir="0" index="1" bw="114" slack="0"/>
<pin id="840" dir="0" index="2" bw="8" slack="0"/>
<pin id="841" dir="0" index="3" bw="8" slack="0"/>
<pin id="842" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/1 "/>
</bind>
</comp>

<comp id="847" class="1004" name="icmp_ln52_7_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="9" slack="0"/>
<pin id="849" dir="0" index="1" bw="9" slack="0"/>
<pin id="850" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_7/1 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_25_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="0"/>
<pin id="855" dir="0" index="1" bw="6" slack="0"/>
<pin id="856" dir="0" index="2" bw="4" slack="0"/>
<pin id="857" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/1 "/>
</bind>
</comp>

<comp id="861" class="1004" name="not_tmp_24_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="0"/>
<pin id="863" dir="0" index="1" bw="1" slack="0"/>
<pin id="864" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_24/1 "/>
</bind>
</comp>

<comp id="867" class="1004" name="and_ln52_10_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="1" slack="0"/>
<pin id="870" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="and_ln52_10/1 "/>
</bind>
</comp>

<comp id="873" class="1004" name="empty_40_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="1" slack="0"/>
<pin id="876" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty_40/1 "/>
</bind>
</comp>

<comp id="879" class="1004" name="or_ln52_10_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="1" slack="0"/>
<pin id="882" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_10/1 "/>
</bind>
</comp>

<comp id="885" class="1004" name="xor_ln52_3_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="1" slack="0"/>
<pin id="888" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52_3/1 "/>
</bind>
</comp>

<comp id="891" class="1004" name="or_ln52_11_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="0"/>
<pin id="893" dir="0" index="1" bw="1" slack="0"/>
<pin id="894" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_11/1 "/>
</bind>
</comp>

<comp id="897" class="1004" name="select_ln52_9_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="0"/>
<pin id="899" dir="0" index="1" bw="6" slack="0"/>
<pin id="900" dir="0" index="2" bw="6" slack="0"/>
<pin id="901" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_9/1 "/>
</bind>
</comp>

<comp id="905" class="1004" name="select_ln52_10_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="0" index="1" bw="6" slack="0"/>
<pin id="908" dir="0" index="2" bw="6" slack="0"/>
<pin id="909" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_10/1 "/>
</bind>
</comp>

<comp id="913" class="1004" name="select_ln52_11_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="0"/>
<pin id="915" dir="0" index="1" bw="6" slack="0"/>
<pin id="916" dir="0" index="2" bw="6" slack="0"/>
<pin id="917" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_11/1 "/>
</bind>
</comp>

<comp id="921" class="1004" name="out_data_3_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="0"/>
<pin id="923" dir="0" index="1" bw="6" slack="0"/>
<pin id="924" dir="0" index="2" bw="6" slack="0"/>
<pin id="925" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_3/1 "/>
</bind>
</comp>

<comp id="929" class="1004" name="icmp_ln51_4_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="19" slack="0"/>
<pin id="931" dir="0" index="1" bw="19" slack="0"/>
<pin id="932" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51_4/1 "/>
</bind>
</comp>

<comp id="935" class="1004" name="tmp_26_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="0"/>
<pin id="937" dir="0" index="1" bw="114" slack="0"/>
<pin id="938" dir="0" index="2" bw="8" slack="0"/>
<pin id="939" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/1 "/>
</bind>
</comp>

<comp id="943" class="1004" name="trunc_ln52_5_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="6" slack="0"/>
<pin id="945" dir="0" index="1" bw="114" slack="0"/>
<pin id="946" dir="0" index="2" bw="8" slack="0"/>
<pin id="947" dir="0" index="3" bw="8" slack="0"/>
<pin id="948" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln52_5/1 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_27_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="0"/>
<pin id="955" dir="0" index="1" bw="114" slack="0"/>
<pin id="956" dir="0" index="2" bw="8" slack="0"/>
<pin id="957" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/1 "/>
</bind>
</comp>

<comp id="961" class="1004" name="tmp_28_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="3" slack="0"/>
<pin id="963" dir="0" index="1" bw="114" slack="0"/>
<pin id="964" dir="0" index="2" bw="8" slack="0"/>
<pin id="965" dir="0" index="3" bw="8" slack="0"/>
<pin id="966" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/1 "/>
</bind>
</comp>

<comp id="971" class="1004" name="icmp_ln52_8_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="3" slack="0"/>
<pin id="973" dir="0" index="1" bw="3" slack="0"/>
<pin id="974" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_8/1 "/>
</bind>
</comp>

<comp id="977" class="1004" name="tmp_29_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="0"/>
<pin id="979" dir="0" index="1" bw="114" slack="0"/>
<pin id="980" dir="0" index="2" bw="8" slack="0"/>
<pin id="981" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/1 "/>
</bind>
</comp>

<comp id="985" class="1004" name="tmp_30_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="0"/>
<pin id="987" dir="0" index="1" bw="114" slack="0"/>
<pin id="988" dir="0" index="2" bw="8" slack="0"/>
<pin id="989" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/1 "/>
</bind>
</comp>

<comp id="993" class="1004" name="or_ln52_12_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="0"/>
<pin id="995" dir="0" index="1" bw="1" slack="0"/>
<pin id="996" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_12/1 "/>
</bind>
</comp>

<comp id="999" class="1004" name="and_ln52_5_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="1" slack="0"/>
<pin id="1001" dir="0" index="1" bw="1" slack="0"/>
<pin id="1002" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52_5/1 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="zext_ln52_4_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="0"/>
<pin id="1007" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_4/1 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="add_ln52_4_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="6" slack="0"/>
<pin id="1011" dir="0" index="1" bw="1" slack="0"/>
<pin id="1012" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_4/1 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="tmp_31_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="9" slack="0"/>
<pin id="1017" dir="0" index="1" bw="114" slack="0"/>
<pin id="1018" dir="0" index="2" bw="8" slack="0"/>
<pin id="1019" dir="0" index="3" bw="8" slack="0"/>
<pin id="1020" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/1 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="icmp_ln52_9_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="9" slack="0"/>
<pin id="1027" dir="0" index="1" bw="9" slack="0"/>
<pin id="1028" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_9/1 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="tmp_32_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="0"/>
<pin id="1033" dir="0" index="1" bw="6" slack="0"/>
<pin id="1034" dir="0" index="2" bw="4" slack="0"/>
<pin id="1035" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/1 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="not_tmp_31_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="0"/>
<pin id="1041" dir="0" index="1" bw="1" slack="0"/>
<pin id="1042" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_31/1 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="and_ln52_12_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="0"/>
<pin id="1047" dir="0" index="1" bw="1" slack="0"/>
<pin id="1048" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="and_ln52_12/1 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="empty_41_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="0"/>
<pin id="1053" dir="0" index="1" bw="1" slack="0"/>
<pin id="1054" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty_41/1 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="or_ln52_13_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="0"/>
<pin id="1059" dir="0" index="1" bw="1" slack="0"/>
<pin id="1060" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_13/1 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="xor_ln52_4_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="0"/>
<pin id="1065" dir="0" index="1" bw="1" slack="0"/>
<pin id="1066" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52_4/1 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="or_ln52_14_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="0"/>
<pin id="1071" dir="0" index="1" bw="1" slack="0"/>
<pin id="1072" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_14/1 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="select_ln52_12_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="0"/>
<pin id="1077" dir="0" index="1" bw="6" slack="0"/>
<pin id="1078" dir="0" index="2" bw="6" slack="0"/>
<pin id="1079" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_12/1 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="select_ln52_13_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="0"/>
<pin id="1085" dir="0" index="1" bw="6" slack="0"/>
<pin id="1086" dir="0" index="2" bw="6" slack="0"/>
<pin id="1087" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_13/1 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="select_ln52_14_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="0"/>
<pin id="1093" dir="0" index="1" bw="6" slack="0"/>
<pin id="1094" dir="0" index="2" bw="6" slack="0"/>
<pin id="1095" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_14/1 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="out_data_4_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="0"/>
<pin id="1101" dir="0" index="1" bw="6" slack="0"/>
<pin id="1102" dir="0" index="2" bw="6" slack="0"/>
<pin id="1103" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_4/1 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="icmp_ln51_5_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="19" slack="0"/>
<pin id="1109" dir="0" index="1" bw="19" slack="0"/>
<pin id="1110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51_5/1 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="tmp_33_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="0"/>
<pin id="1115" dir="0" index="1" bw="114" slack="0"/>
<pin id="1116" dir="0" index="2" bw="8" slack="0"/>
<pin id="1117" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/1 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="trunc_ln52_6_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="6" slack="0"/>
<pin id="1123" dir="0" index="1" bw="114" slack="0"/>
<pin id="1124" dir="0" index="2" bw="8" slack="0"/>
<pin id="1125" dir="0" index="3" bw="8" slack="0"/>
<pin id="1126" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln52_6/1 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="tmp_34_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="1" slack="0"/>
<pin id="1133" dir="0" index="1" bw="114" slack="0"/>
<pin id="1134" dir="0" index="2" bw="8" slack="0"/>
<pin id="1135" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/1 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="tmp_35_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="3" slack="0"/>
<pin id="1141" dir="0" index="1" bw="114" slack="0"/>
<pin id="1142" dir="0" index="2" bw="8" slack="0"/>
<pin id="1143" dir="0" index="3" bw="8" slack="0"/>
<pin id="1144" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/1 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="icmp_ln52_10_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="3" slack="0"/>
<pin id="1151" dir="0" index="1" bw="3" slack="0"/>
<pin id="1152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_10/1 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="tmp_36_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="0"/>
<pin id="1157" dir="0" index="1" bw="114" slack="0"/>
<pin id="1158" dir="0" index="2" bw="8" slack="0"/>
<pin id="1159" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/1 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="tmp_37_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="0"/>
<pin id="1165" dir="0" index="1" bw="114" slack="0"/>
<pin id="1166" dir="0" index="2" bw="8" slack="0"/>
<pin id="1167" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/1 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="or_ln52_15_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="0"/>
<pin id="1173" dir="0" index="1" bw="1" slack="0"/>
<pin id="1174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_15/1 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="and_ln52_7_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="0"/>
<pin id="1179" dir="0" index="1" bw="1" slack="0"/>
<pin id="1180" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52_7/1 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="zext_ln52_5_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="0"/>
<pin id="1185" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_5/1 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="add_ln52_5_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="6" slack="0"/>
<pin id="1189" dir="0" index="1" bw="1" slack="0"/>
<pin id="1190" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_5/1 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="tmp_38_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="9" slack="0"/>
<pin id="1195" dir="0" index="1" bw="114" slack="0"/>
<pin id="1196" dir="0" index="2" bw="8" slack="0"/>
<pin id="1197" dir="0" index="3" bw="8" slack="0"/>
<pin id="1198" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38/1 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="icmp_ln52_11_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="9" slack="0"/>
<pin id="1205" dir="0" index="1" bw="9" slack="0"/>
<pin id="1206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_11/1 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="tmp_39_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="1" slack="0"/>
<pin id="1211" dir="0" index="1" bw="6" slack="0"/>
<pin id="1212" dir="0" index="2" bw="4" slack="0"/>
<pin id="1213" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_39/1 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="not_tmp_38_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="1" slack="0"/>
<pin id="1219" dir="0" index="1" bw="1" slack="0"/>
<pin id="1220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_38/1 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="and_ln52_13_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="1" slack="0"/>
<pin id="1225" dir="0" index="1" bw="1" slack="0"/>
<pin id="1226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="and_ln52_13/1 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="empty_42_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="0"/>
<pin id="1231" dir="0" index="1" bw="1" slack="0"/>
<pin id="1232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty_42/1 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="or_ln52_16_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="1" slack="0"/>
<pin id="1237" dir="0" index="1" bw="1" slack="0"/>
<pin id="1238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_16/1 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="xor_ln52_5_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="1" slack="0"/>
<pin id="1243" dir="0" index="1" bw="1" slack="0"/>
<pin id="1244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52_5/1 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="or_ln52_17_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="1" slack="0"/>
<pin id="1249" dir="0" index="1" bw="1" slack="0"/>
<pin id="1250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_17/1 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="select_ln52_15_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="1" slack="0"/>
<pin id="1255" dir="0" index="1" bw="6" slack="0"/>
<pin id="1256" dir="0" index="2" bw="6" slack="0"/>
<pin id="1257" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_15/1 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="select_ln52_16_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="1" slack="0"/>
<pin id="1263" dir="0" index="1" bw="6" slack="0"/>
<pin id="1264" dir="0" index="2" bw="6" slack="0"/>
<pin id="1265" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_16/1 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="select_ln52_17_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="1" slack="0"/>
<pin id="1271" dir="0" index="1" bw="6" slack="0"/>
<pin id="1272" dir="0" index="2" bw="6" slack="0"/>
<pin id="1273" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_17/1 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="out_data_5_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="1" slack="0"/>
<pin id="1279" dir="0" index="1" bw="6" slack="0"/>
<pin id="1280" dir="0" index="2" bw="6" slack="0"/>
<pin id="1281" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_5/1 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="or_ln57_9_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="36" slack="0"/>
<pin id="1287" dir="0" index="1" bw="6" slack="0"/>
<pin id="1288" dir="0" index="2" bw="6" slack="0"/>
<pin id="1289" dir="0" index="3" bw="6" slack="0"/>
<pin id="1290" dir="0" index="4" bw="6" slack="0"/>
<pin id="1291" dir="0" index="5" bw="6" slack="0"/>
<pin id="1292" dir="0" index="6" bw="6" slack="0"/>
<pin id="1293" dir="1" index="7" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln57_9/1 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="i_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="7" slack="0"/>
<pin id="1304" dir="0" index="1" bw="1" slack="0"/>
<pin id="1305" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="icmp_ln41_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="7" slack="0"/>
<pin id="1310" dir="0" index="1" bw="7" slack="0"/>
<pin id="1311" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="store_ln41_store_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="7" slack="0"/>
<pin id="1316" dir="0" index="1" bw="7" slack="0"/>
<pin id="1317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="i1_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="7" slack="0"/>
<pin id="1321" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="138" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="148" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="148" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="148" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="192"><net_src comp="38" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="148" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="40" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="148" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="44" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="148" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="213" pin=3"/></net>

<net id="227"><net_src comp="169" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="54" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="148" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="56" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="243"><net_src comp="58" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="148" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="60" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="246"><net_src comp="62" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="148" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="64" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="148" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="66" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="54" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="148" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="62" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="278"><net_src comp="54" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="148" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="60" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="285"><net_src comp="273" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="259" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="247" pin="3"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="237" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="68" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="148" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="70" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="312"><net_src comp="56" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="317"><net_src comp="303" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="72" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="74" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="297" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="76" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="265" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="78" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="319" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="327" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="313" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="333" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="229" pin="3"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="339" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="78" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="229" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="351" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="368"><net_src comp="229" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="80" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="297" pin="2"/><net_sink comp="363" pin=2"/></net>

<net id="376"><net_src comp="345" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="363" pin="3"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="82" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="384"><net_src comp="357" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="371" pin="3"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="297" pin="2"/><net_sink comp="379" pin=2"/></net>

<net id="392"><net_src comp="223" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="379" pin="3"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="80" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="399"><net_src comp="173" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="52" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="54" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="148" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="34" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="415"><net_src comp="58" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="148" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="417"><net_src comp="84" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="418"><net_src comp="86" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="424"><net_src comp="54" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="148" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="88" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="433"><net_src comp="90" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="148" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="32" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="92" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="441"><net_src comp="427" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="66" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="54" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="148" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="86" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="456"><net_src comp="54" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="148" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="84" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="463"><net_src comp="451" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="437" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="419" pin="3"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="409" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="471" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="487"><net_src comp="68" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="148" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="489"><net_src comp="94" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="490"><net_src comp="34" pin="0"/><net_sink comp="481" pin=3"/></net>

<net id="495"><net_src comp="481" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="72" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="502"><net_src comp="74" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="475" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="76" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="509"><net_src comp="443" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="78" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="497" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="505" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="491" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="511" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="517" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="401" pin="3"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="517" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="78" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="401" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="529" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="401" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="80" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="475" pin="2"/><net_sink comp="541" pin=2"/></net>

<net id="554"><net_src comp="523" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="541" pin="3"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="82" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="562"><net_src comp="535" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="549" pin="3"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="475" pin="2"/><net_sink comp="557" pin=2"/></net>

<net id="570"><net_src comp="395" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="557" pin="3"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="80" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="577"><net_src comp="183" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="52" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="584"><net_src comp="54" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="148" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="38" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="593"><net_src comp="58" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="148" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="595"><net_src comp="96" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="596"><net_src comp="98" pin="0"/><net_sink comp="587" pin=3"/></net>

<net id="602"><net_src comp="54" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="148" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="100" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="611"><net_src comp="90" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="148" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="36" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="614"><net_src comp="102" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="619"><net_src comp="605" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="66" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="626"><net_src comp="54" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="148" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="98" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="634"><net_src comp="54" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="148" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="96" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="641"><net_src comp="629" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="615" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="637" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="597" pin="3"/><net_sink comp="643" pin=1"/></net>

<net id="652"><net_src comp="643" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="657"><net_src comp="587" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="649" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="665"><net_src comp="68" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="148" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="667"><net_src comp="104" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="668"><net_src comp="38" pin="0"/><net_sink comp="659" pin=3"/></net>

<net id="673"><net_src comp="659" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="72" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="680"><net_src comp="74" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="681"><net_src comp="653" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="682"><net_src comp="76" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="687"><net_src comp="621" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="78" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="675" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="683" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="669" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="689" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="695" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="579" pin="3"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="695" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="78" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="579" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="707" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="724"><net_src comp="579" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="80" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="726"><net_src comp="653" pin="2"/><net_sink comp="719" pin=2"/></net>

<net id="732"><net_src comp="701" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="719" pin="3"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="82" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="740"><net_src comp="713" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="727" pin="3"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="653" pin="2"/><net_sink comp="735" pin=2"/></net>

<net id="748"><net_src comp="573" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="735" pin="3"/><net_sink comp="743" pin=1"/></net>

<net id="750"><net_src comp="80" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="755"><net_src comp="193" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="52" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="762"><net_src comp="54" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="148" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="42" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="771"><net_src comp="58" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="148" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="773"><net_src comp="106" pin="0"/><net_sink comp="765" pin=2"/></net>

<net id="774"><net_src comp="108" pin="0"/><net_sink comp="765" pin=3"/></net>

<net id="780"><net_src comp="54" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="148" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="782"><net_src comp="110" pin="0"/><net_sink comp="775" pin=2"/></net>

<net id="789"><net_src comp="90" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="148" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="791"><net_src comp="40" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="792"><net_src comp="112" pin="0"/><net_sink comp="783" pin=3"/></net>

<net id="797"><net_src comp="783" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="66" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="804"><net_src comp="54" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="148" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="806"><net_src comp="108" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="812"><net_src comp="54" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="813"><net_src comp="148" pin="2"/><net_sink comp="807" pin=1"/></net>

<net id="814"><net_src comp="106" pin="0"/><net_sink comp="807" pin=2"/></net>

<net id="819"><net_src comp="807" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="793" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="815" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="775" pin="3"/><net_sink comp="821" pin=1"/></net>

<net id="830"><net_src comp="821" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="835"><net_src comp="765" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="827" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="843"><net_src comp="68" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="148" pin="2"/><net_sink comp="837" pin=1"/></net>

<net id="845"><net_src comp="114" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="846"><net_src comp="42" pin="0"/><net_sink comp="837" pin=3"/></net>

<net id="851"><net_src comp="837" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="72" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="858"><net_src comp="74" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="859"><net_src comp="831" pin="2"/><net_sink comp="853" pin=1"/></net>

<net id="860"><net_src comp="76" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="865"><net_src comp="799" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="78" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="871"><net_src comp="853" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="861" pin="2"/><net_sink comp="867" pin=1"/></net>

<net id="877"><net_src comp="847" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="867" pin="2"/><net_sink comp="873" pin=1"/></net>

<net id="883"><net_src comp="873" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="757" pin="3"/><net_sink comp="879" pin=1"/></net>

<net id="889"><net_src comp="873" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="78" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="895"><net_src comp="757" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="885" pin="2"/><net_sink comp="891" pin=1"/></net>

<net id="902"><net_src comp="757" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="903"><net_src comp="80" pin="0"/><net_sink comp="897" pin=1"/></net>

<net id="904"><net_src comp="831" pin="2"/><net_sink comp="897" pin=2"/></net>

<net id="910"><net_src comp="879" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="911"><net_src comp="897" pin="3"/><net_sink comp="905" pin=1"/></net>

<net id="912"><net_src comp="82" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="918"><net_src comp="891" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="919"><net_src comp="905" pin="3"/><net_sink comp="913" pin=1"/></net>

<net id="920"><net_src comp="831" pin="2"/><net_sink comp="913" pin=2"/></net>

<net id="926"><net_src comp="751" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="927"><net_src comp="913" pin="3"/><net_sink comp="921" pin=1"/></net>

<net id="928"><net_src comp="80" pin="0"/><net_sink comp="921" pin=2"/></net>

<net id="933"><net_src comp="203" pin="4"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="52" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="940"><net_src comp="54" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="941"><net_src comp="148" pin="2"/><net_sink comp="935" pin=1"/></net>

<net id="942"><net_src comp="46" pin="0"/><net_sink comp="935" pin=2"/></net>

<net id="949"><net_src comp="58" pin="0"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="148" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="951"><net_src comp="116" pin="0"/><net_sink comp="943" pin=2"/></net>

<net id="952"><net_src comp="118" pin="0"/><net_sink comp="943" pin=3"/></net>

<net id="958"><net_src comp="54" pin="0"/><net_sink comp="953" pin=0"/></net>

<net id="959"><net_src comp="148" pin="2"/><net_sink comp="953" pin=1"/></net>

<net id="960"><net_src comp="120" pin="0"/><net_sink comp="953" pin=2"/></net>

<net id="967"><net_src comp="90" pin="0"/><net_sink comp="961" pin=0"/></net>

<net id="968"><net_src comp="148" pin="2"/><net_sink comp="961" pin=1"/></net>

<net id="969"><net_src comp="44" pin="0"/><net_sink comp="961" pin=2"/></net>

<net id="970"><net_src comp="122" pin="0"/><net_sink comp="961" pin=3"/></net>

<net id="975"><net_src comp="961" pin="4"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="66" pin="0"/><net_sink comp="971" pin=1"/></net>

<net id="982"><net_src comp="54" pin="0"/><net_sink comp="977" pin=0"/></net>

<net id="983"><net_src comp="148" pin="2"/><net_sink comp="977" pin=1"/></net>

<net id="984"><net_src comp="118" pin="0"/><net_sink comp="977" pin=2"/></net>

<net id="990"><net_src comp="54" pin="0"/><net_sink comp="985" pin=0"/></net>

<net id="991"><net_src comp="148" pin="2"/><net_sink comp="985" pin=1"/></net>

<net id="992"><net_src comp="116" pin="0"/><net_sink comp="985" pin=2"/></net>

<net id="997"><net_src comp="985" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="971" pin="2"/><net_sink comp="993" pin=1"/></net>

<net id="1003"><net_src comp="993" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="953" pin="3"/><net_sink comp="999" pin=1"/></net>

<net id="1008"><net_src comp="999" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1013"><net_src comp="943" pin="4"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="1005" pin="1"/><net_sink comp="1009" pin=1"/></net>

<net id="1021"><net_src comp="68" pin="0"/><net_sink comp="1015" pin=0"/></net>

<net id="1022"><net_src comp="148" pin="2"/><net_sink comp="1015" pin=1"/></net>

<net id="1023"><net_src comp="124" pin="0"/><net_sink comp="1015" pin=2"/></net>

<net id="1024"><net_src comp="46" pin="0"/><net_sink comp="1015" pin=3"/></net>

<net id="1029"><net_src comp="1015" pin="4"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="72" pin="0"/><net_sink comp="1025" pin=1"/></net>

<net id="1036"><net_src comp="74" pin="0"/><net_sink comp="1031" pin=0"/></net>

<net id="1037"><net_src comp="1009" pin="2"/><net_sink comp="1031" pin=1"/></net>

<net id="1038"><net_src comp="76" pin="0"/><net_sink comp="1031" pin=2"/></net>

<net id="1043"><net_src comp="977" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="78" pin="0"/><net_sink comp="1039" pin=1"/></net>

<net id="1049"><net_src comp="1031" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1050"><net_src comp="1039" pin="2"/><net_sink comp="1045" pin=1"/></net>

<net id="1055"><net_src comp="1025" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1045" pin="2"/><net_sink comp="1051" pin=1"/></net>

<net id="1061"><net_src comp="1051" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1062"><net_src comp="935" pin="3"/><net_sink comp="1057" pin=1"/></net>

<net id="1067"><net_src comp="1051" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="78" pin="0"/><net_sink comp="1063" pin=1"/></net>

<net id="1073"><net_src comp="935" pin="3"/><net_sink comp="1069" pin=0"/></net>

<net id="1074"><net_src comp="1063" pin="2"/><net_sink comp="1069" pin=1"/></net>

<net id="1080"><net_src comp="935" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1081"><net_src comp="80" pin="0"/><net_sink comp="1075" pin=1"/></net>

<net id="1082"><net_src comp="1009" pin="2"/><net_sink comp="1075" pin=2"/></net>

<net id="1088"><net_src comp="1057" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1089"><net_src comp="1075" pin="3"/><net_sink comp="1083" pin=1"/></net>

<net id="1090"><net_src comp="82" pin="0"/><net_sink comp="1083" pin=2"/></net>

<net id="1096"><net_src comp="1069" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1097"><net_src comp="1083" pin="3"/><net_sink comp="1091" pin=1"/></net>

<net id="1098"><net_src comp="1009" pin="2"/><net_sink comp="1091" pin=2"/></net>

<net id="1104"><net_src comp="929" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1105"><net_src comp="1091" pin="3"/><net_sink comp="1099" pin=1"/></net>

<net id="1106"><net_src comp="80" pin="0"/><net_sink comp="1099" pin=2"/></net>

<net id="1111"><net_src comp="213" pin="4"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="52" pin="0"/><net_sink comp="1107" pin=1"/></net>

<net id="1118"><net_src comp="54" pin="0"/><net_sink comp="1113" pin=0"/></net>

<net id="1119"><net_src comp="148" pin="2"/><net_sink comp="1113" pin=1"/></net>

<net id="1120"><net_src comp="50" pin="0"/><net_sink comp="1113" pin=2"/></net>

<net id="1127"><net_src comp="58" pin="0"/><net_sink comp="1121" pin=0"/></net>

<net id="1128"><net_src comp="148" pin="2"/><net_sink comp="1121" pin=1"/></net>

<net id="1129"><net_src comp="126" pin="0"/><net_sink comp="1121" pin=2"/></net>

<net id="1130"><net_src comp="128" pin="0"/><net_sink comp="1121" pin=3"/></net>

<net id="1136"><net_src comp="54" pin="0"/><net_sink comp="1131" pin=0"/></net>

<net id="1137"><net_src comp="148" pin="2"/><net_sink comp="1131" pin=1"/></net>

<net id="1138"><net_src comp="130" pin="0"/><net_sink comp="1131" pin=2"/></net>

<net id="1145"><net_src comp="90" pin="0"/><net_sink comp="1139" pin=0"/></net>

<net id="1146"><net_src comp="148" pin="2"/><net_sink comp="1139" pin=1"/></net>

<net id="1147"><net_src comp="48" pin="0"/><net_sink comp="1139" pin=2"/></net>

<net id="1148"><net_src comp="132" pin="0"/><net_sink comp="1139" pin=3"/></net>

<net id="1153"><net_src comp="1139" pin="4"/><net_sink comp="1149" pin=0"/></net>

<net id="1154"><net_src comp="66" pin="0"/><net_sink comp="1149" pin=1"/></net>

<net id="1160"><net_src comp="54" pin="0"/><net_sink comp="1155" pin=0"/></net>

<net id="1161"><net_src comp="148" pin="2"/><net_sink comp="1155" pin=1"/></net>

<net id="1162"><net_src comp="128" pin="0"/><net_sink comp="1155" pin=2"/></net>

<net id="1168"><net_src comp="54" pin="0"/><net_sink comp="1163" pin=0"/></net>

<net id="1169"><net_src comp="148" pin="2"/><net_sink comp="1163" pin=1"/></net>

<net id="1170"><net_src comp="126" pin="0"/><net_sink comp="1163" pin=2"/></net>

<net id="1175"><net_src comp="1163" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1176"><net_src comp="1149" pin="2"/><net_sink comp="1171" pin=1"/></net>

<net id="1181"><net_src comp="1171" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1182"><net_src comp="1131" pin="3"/><net_sink comp="1177" pin=1"/></net>

<net id="1186"><net_src comp="1177" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1191"><net_src comp="1121" pin="4"/><net_sink comp="1187" pin=0"/></net>

<net id="1192"><net_src comp="1183" pin="1"/><net_sink comp="1187" pin=1"/></net>

<net id="1199"><net_src comp="68" pin="0"/><net_sink comp="1193" pin=0"/></net>

<net id="1200"><net_src comp="148" pin="2"/><net_sink comp="1193" pin=1"/></net>

<net id="1201"><net_src comp="134" pin="0"/><net_sink comp="1193" pin=2"/></net>

<net id="1202"><net_src comp="50" pin="0"/><net_sink comp="1193" pin=3"/></net>

<net id="1207"><net_src comp="1193" pin="4"/><net_sink comp="1203" pin=0"/></net>

<net id="1208"><net_src comp="72" pin="0"/><net_sink comp="1203" pin=1"/></net>

<net id="1214"><net_src comp="74" pin="0"/><net_sink comp="1209" pin=0"/></net>

<net id="1215"><net_src comp="1187" pin="2"/><net_sink comp="1209" pin=1"/></net>

<net id="1216"><net_src comp="76" pin="0"/><net_sink comp="1209" pin=2"/></net>

<net id="1221"><net_src comp="1155" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1222"><net_src comp="78" pin="0"/><net_sink comp="1217" pin=1"/></net>

<net id="1227"><net_src comp="1209" pin="3"/><net_sink comp="1223" pin=0"/></net>

<net id="1228"><net_src comp="1217" pin="2"/><net_sink comp="1223" pin=1"/></net>

<net id="1233"><net_src comp="1203" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1234"><net_src comp="1223" pin="2"/><net_sink comp="1229" pin=1"/></net>

<net id="1239"><net_src comp="1229" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1240"><net_src comp="1113" pin="3"/><net_sink comp="1235" pin=1"/></net>

<net id="1245"><net_src comp="1229" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1246"><net_src comp="78" pin="0"/><net_sink comp="1241" pin=1"/></net>

<net id="1251"><net_src comp="1113" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1252"><net_src comp="1241" pin="2"/><net_sink comp="1247" pin=1"/></net>

<net id="1258"><net_src comp="1113" pin="3"/><net_sink comp="1253" pin=0"/></net>

<net id="1259"><net_src comp="80" pin="0"/><net_sink comp="1253" pin=1"/></net>

<net id="1260"><net_src comp="1187" pin="2"/><net_sink comp="1253" pin=2"/></net>

<net id="1266"><net_src comp="1235" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1267"><net_src comp="1253" pin="3"/><net_sink comp="1261" pin=1"/></net>

<net id="1268"><net_src comp="82" pin="0"/><net_sink comp="1261" pin=2"/></net>

<net id="1274"><net_src comp="1247" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1275"><net_src comp="1261" pin="3"/><net_sink comp="1269" pin=1"/></net>

<net id="1276"><net_src comp="1187" pin="2"/><net_sink comp="1269" pin=2"/></net>

<net id="1282"><net_src comp="1107" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1283"><net_src comp="1269" pin="3"/><net_sink comp="1277" pin=1"/></net>

<net id="1284"><net_src comp="80" pin="0"/><net_sink comp="1277" pin=2"/></net>

<net id="1294"><net_src comp="136" pin="0"/><net_sink comp="1285" pin=0"/></net>

<net id="1295"><net_src comp="1277" pin="3"/><net_sink comp="1285" pin=1"/></net>

<net id="1296"><net_src comp="1099" pin="3"/><net_sink comp="1285" pin=2"/></net>

<net id="1297"><net_src comp="921" pin="3"/><net_sink comp="1285" pin=3"/></net>

<net id="1298"><net_src comp="743" pin="3"/><net_sink comp="1285" pin=4"/></net>

<net id="1299"><net_src comp="565" pin="3"/><net_sink comp="1285" pin=5"/></net>

<net id="1300"><net_src comp="387" pin="3"/><net_sink comp="1285" pin=6"/></net>

<net id="1301"><net_src comp="1285" pin="7"/><net_sink comp="154" pin=2"/></net>

<net id="1306"><net_src comp="166" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1307"><net_src comp="140" pin="0"/><net_sink comp="1302" pin=1"/></net>

<net id="1312"><net_src comp="166" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1313"><net_src comp="142" pin="0"/><net_sink comp="1308" pin=1"/></net>

<net id="1318"><net_src comp="1302" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1322"><net_src comp="144" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="1324"><net_src comp="1319" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="1325"><net_src comp="1319" pin="1"/><net_sink comp="1314" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer10_out | {1 }
 - Input state : 
	Port: relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config10> : layer8_out | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i1_load : 1
		icmp_ln51 : 1
		icmp_ln52 : 1
		or_ln52 : 2
		and_ln52 : 2
		zext_ln52 : 2
		add_ln52 : 3
		icmp_ln52_1 : 1
		tmp_4 : 4
		not_tmp_4 : 1
		and_ln52_4 : 5
		empty : 5
		or_ln52_1 : 5
		xor_ln52 : 5
		or_ln52_2 : 5
		select_ln52 : 4
		select_ln52_1 : 5
		select_ln52_2 : 5
		out_data : 6
		icmp_ln51_1 : 1
		icmp_ln52_2 : 1
		or_ln52_3 : 2
		and_ln52_1 : 2
		zext_ln52_1 : 2
		add_ln52_1 : 3
		icmp_ln52_3 : 1
		tmp_11 : 4
		not_tmp_10 : 1
		and_ln52_6 : 5
		empty_38 : 5
		or_ln52_4 : 5
		xor_ln52_1 : 5
		or_ln52_5 : 5
		select_ln52_3 : 4
		select_ln52_4 : 5
		select_ln52_5 : 5
		out_data_1 : 6
		icmp_ln51_2 : 1
		icmp_ln52_4 : 1
		or_ln52_6 : 2
		and_ln52_2 : 2
		zext_ln52_2 : 2
		add_ln52_2 : 3
		icmp_ln52_5 : 1
		tmp_18 : 4
		not_tmp_17 : 1
		and_ln52_8 : 5
		empty_39 : 5
		or_ln52_7 : 5
		xor_ln52_2 : 5
		or_ln52_8 : 5
		select_ln52_6 : 4
		select_ln52_7 : 5
		select_ln52_8 : 5
		out_data_2 : 6
		icmp_ln51_3 : 1
		icmp_ln52_6 : 1
		or_ln52_9 : 2
		and_ln52_3 : 2
		zext_ln52_3 : 2
		add_ln52_3 : 3
		icmp_ln52_7 : 1
		tmp_25 : 4
		not_tmp_24 : 1
		and_ln52_10 : 5
		empty_40 : 5
		or_ln52_10 : 5
		xor_ln52_3 : 5
		or_ln52_11 : 5
		select_ln52_9 : 4
		select_ln52_10 : 5
		select_ln52_11 : 5
		out_data_3 : 6
		icmp_ln51_4 : 1
		icmp_ln52_8 : 1
		or_ln52_12 : 2
		and_ln52_5 : 2
		zext_ln52_4 : 2
		add_ln52_4 : 3
		icmp_ln52_9 : 1
		tmp_32 : 4
		not_tmp_31 : 1
		and_ln52_12 : 5
		empty_41 : 5
		or_ln52_13 : 5
		xor_ln52_4 : 5
		or_ln52_14 : 5
		select_ln52_12 : 4
		select_ln52_13 : 5
		select_ln52_14 : 5
		out_data_4 : 6
		icmp_ln51_5 : 1
		icmp_ln52_10 : 1
		or_ln52_15 : 2
		and_ln52_7 : 2
		zext_ln52_5 : 2
		add_ln52_5 : 3
		icmp_ln52_11 : 1
		tmp_39 : 4
		not_tmp_38 : 1
		and_ln52_13 : 5
		empty_42 : 5
		or_ln52_16 : 5
		xor_ln52_5 : 5
		or_ln52_17 : 5
		select_ln52_15 : 4
		select_ln52_16 : 5
		select_ln52_17 : 5
		out_data_5 : 6
		or_ln57_9 : 7
		write_ln57 : 8
		i : 2
		icmp_ln41 : 2
		store_ln41 : 3
		br_ln41 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       icmp_ln51_fu_223      |    0    |    26   |
|          |       icmp_ln52_fu_259      |    0    |    11   |
|          |      icmp_ln52_1_fu_313     |    0    |    16   |
|          |      icmp_ln51_1_fu_395     |    0    |    26   |
|          |      icmp_ln52_2_fu_437     |    0    |    11   |
|          |      icmp_ln52_3_fu_491     |    0    |    16   |
|          |      icmp_ln51_2_fu_573     |    0    |    26   |
|          |      icmp_ln52_4_fu_615     |    0    |    11   |
|          |      icmp_ln52_5_fu_669     |    0    |    16   |
|   icmp   |      icmp_ln51_3_fu_751     |    0    |    26   |
|          |      icmp_ln52_6_fu_793     |    0    |    11   |
|          |      icmp_ln52_7_fu_847     |    0    |    16   |
|          |      icmp_ln51_4_fu_929     |    0    |    26   |
|          |      icmp_ln52_8_fu_971     |    0    |    11   |
|          |     icmp_ln52_9_fu_1025     |    0    |    16   |
|          |     icmp_ln51_5_fu_1107     |    0    |    26   |
|          |     icmp_ln52_10_fu_1149    |    0    |    11   |
|          |     icmp_ln52_11_fu_1203    |    0    |    16   |
|          |      icmp_ln41_fu_1308      |    0    |    14   |
|----------|-----------------------------|---------|---------|
|          |      select_ln52_fu_363     |    0    |    6    |
|          |     select_ln52_1_fu_371    |    0    |    6    |
|          |     select_ln52_2_fu_379    |    0    |    6    |
|          |       out_data_fu_387       |    0    |    6    |
|          |     select_ln52_3_fu_541    |    0    |    6    |
|          |     select_ln52_4_fu_549    |    0    |    6    |
|          |     select_ln52_5_fu_557    |    0    |    6    |
|          |      out_data_1_fu_565      |    0    |    6    |
|          |     select_ln52_6_fu_719    |    0    |    6    |
|          |     select_ln52_7_fu_727    |    0    |    6    |
|          |     select_ln52_8_fu_735    |    0    |    6    |
|  select  |      out_data_2_fu_743      |    0    |    6    |
|          |     select_ln52_9_fu_897    |    0    |    6    |
|          |    select_ln52_10_fu_905    |    0    |    6    |
|          |    select_ln52_11_fu_913    |    0    |    6    |
|          |      out_data_3_fu_921      |    0    |    6    |
|          |    select_ln52_12_fu_1075   |    0    |    6    |
|          |    select_ln52_13_fu_1083   |    0    |    6    |
|          |    select_ln52_14_fu_1091   |    0    |    6    |
|          |      out_data_4_fu_1099     |    0    |    6    |
|          |    select_ln52_15_fu_1253   |    0    |    6    |
|          |    select_ln52_16_fu_1261   |    0    |    6    |
|          |    select_ln52_17_fu_1269   |    0    |    6    |
|          |      out_data_5_fu_1277     |    0    |    6    |
|----------|-----------------------------|---------|---------|
|          |       add_ln52_fu_297       |    0    |    14   |
|          |      add_ln52_1_fu_475      |    0    |    14   |
|          |      add_ln52_2_fu_653      |    0    |    14   |
|    add   |      add_ln52_3_fu_831      |    0    |    14   |
|          |      add_ln52_4_fu_1009     |    0    |    14   |
|          |      add_ln52_5_fu_1187     |    0    |    14   |
|          |          i_fu_1302          |    0    |    14   |
|----------|-----------------------------|---------|---------|
|          |        or_ln52_fu_281       |    0    |    2    |
|          |      and_ln52_4_fu_333      |    0    |    2    |
|          |       or_ln52_1_fu_345      |    0    |    2    |
|          |       or_ln52_2_fu_357      |    0    |    2    |
|          |       or_ln52_3_fu_459      |    0    |    2    |
|          |      and_ln52_6_fu_511      |    0    |    2    |
|          |       or_ln52_4_fu_523      |    0    |    2    |
|          |       or_ln52_5_fu_535      |    0    |    2    |
|          |       or_ln52_6_fu_637      |    0    |    2    |
|          |      and_ln52_8_fu_689      |    0    |    2    |
|          |       or_ln52_7_fu_701      |    0    |    2    |
|    or    |       or_ln52_8_fu_713      |    0    |    2    |
|          |       or_ln52_9_fu_815      |    0    |    2    |
|          |      and_ln52_10_fu_867     |    0    |    2    |
|          |      or_ln52_10_fu_879      |    0    |    2    |
|          |      or_ln52_11_fu_891      |    0    |    2    |
|          |      or_ln52_12_fu_993      |    0    |    2    |
|          |     and_ln52_12_fu_1045     |    0    |    2    |
|          |      or_ln52_13_fu_1057     |    0    |    2    |
|          |      or_ln52_14_fu_1069     |    0    |    2    |
|          |      or_ln52_15_fu_1171     |    0    |    2    |
|          |     and_ln52_13_fu_1223     |    0    |    2    |
|          |      or_ln52_16_fu_1235     |    0    |    2    |
|          |      or_ln52_17_fu_1247     |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |       and_ln52_fu_287       |    0    |    2    |
|          |         empty_fu_339        |    0    |    2    |
|          |      and_ln52_1_fu_465      |    0    |    2    |
|          |       empty_38_fu_517       |    0    |    2    |
|          |      and_ln52_2_fu_643      |    0    |    2    |
|    and   |       empty_39_fu_695       |    0    |    2    |
|          |      and_ln52_3_fu_821      |    0    |    2    |
|          |       empty_40_fu_873       |    0    |    2    |
|          |      and_ln52_5_fu_999      |    0    |    2    |
|          |       empty_41_fu_1051      |    0    |    2    |
|          |      and_ln52_7_fu_1177     |    0    |    2    |
|          |       empty_42_fu_1229      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |       not_tmp_4_fu_327      |    0    |    2    |
|          |       xor_ln52_fu_351       |    0    |    2    |
|          |      not_tmp_10_fu_505      |    0    |    2    |
|          |      xor_ln52_1_fu_529      |    0    |    2    |
|          |      not_tmp_17_fu_683      |    0    |    2    |
|    xor   |      xor_ln52_2_fu_707      |    0    |    2    |
|          |      not_tmp_24_fu_861      |    0    |    2    |
|          |      xor_ln52_3_fu_885      |    0    |    2    |
|          |      not_tmp_31_fu_1039     |    0    |    2    |
|          |      xor_ln52_4_fu_1063     |    0    |    2    |
|          |      not_tmp_38_fu_1217     |    0    |    2    |
|          |      xor_ln52_5_fu_1241     |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   | layer8_out_read_read_fu_148 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln57_write_fu_154   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln44_fu_169      |    0    |    0    |
|          |      trunc_ln52_fu_255      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |     trunc_ln44_2_fu_173     |    0    |    0    |
|          |     trunc_ln44_3_fu_183     |    0    |    0    |
|          |     trunc_ln44_4_fu_193     |    0    |    0    |
|          |     trunc_ln44_5_fu_203     |    0    |    0    |
|          |     trunc_ln44_6_fu_213     |    0    |    0    |
|          |       trunc_ln1_fu_237      |    0    |    0    |
|          |         tmp_6_fu_303        |    0    |    0    |
|          |     trunc_ln52_2_fu_409     |    0    |    0    |
|          |         tmp_9_fu_427        |    0    |    0    |
|          |         tmp_s_fu_481        |    0    |    0    |
|partselect|     trunc_ln52_3_fu_587     |    0    |    0    |
|          |        tmp_14_fu_605        |    0    |    0    |
|          |        tmp_17_fu_659        |    0    |    0    |
|          |     trunc_ln52_4_fu_765     |    0    |    0    |
|          |        tmp_21_fu_783        |    0    |    0    |
|          |        tmp_24_fu_837        |    0    |    0    |
|          |     trunc_ln52_5_fu_943     |    0    |    0    |
|          |        tmp_28_fu_961        |    0    |    0    |
|          |        tmp_31_fu_1015       |    0    |    0    |
|          |     trunc_ln52_6_fu_1121    |    0    |    0    |
|          |        tmp_35_fu_1139       |    0    |    0    |
|          |        tmp_38_fu_1193       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_229         |    0    |    0    |
|          |         tmp_1_fu_247        |    0    |    0    |
|          |         tmp_2_fu_265        |    0    |    0    |
|          |         tmp_3_fu_273        |    0    |    0    |
|          |         tmp_4_fu_319        |    0    |    0    |
|          |         tmp_5_fu_401        |    0    |    0    |
|          |         tmp_7_fu_419        |    0    |    0    |
|          |         tmp_8_fu_443        |    0    |    0    |
|          |        tmp_10_fu_451        |    0    |    0    |
|          |        tmp_11_fu_497        |    0    |    0    |
|          |        tmp_12_fu_579        |    0    |    0    |
|          |        tmp_13_fu_597        |    0    |    0    |
|          |        tmp_15_fu_621        |    0    |    0    |
|          |        tmp_16_fu_629        |    0    |    0    |
| bitselect|        tmp_18_fu_675        |    0    |    0    |
|          |        tmp_19_fu_757        |    0    |    0    |
|          |        tmp_20_fu_775        |    0    |    0    |
|          |        tmp_22_fu_799        |    0    |    0    |
|          |        tmp_23_fu_807        |    0    |    0    |
|          |        tmp_25_fu_853        |    0    |    0    |
|          |        tmp_26_fu_935        |    0    |    0    |
|          |        tmp_27_fu_953        |    0    |    0    |
|          |        tmp_29_fu_977        |    0    |    0    |
|          |        tmp_30_fu_985        |    0    |    0    |
|          |        tmp_32_fu_1031       |    0    |    0    |
|          |        tmp_33_fu_1113       |    0    |    0    |
|          |        tmp_34_fu_1131       |    0    |    0    |
|          |        tmp_36_fu_1155       |    0    |    0    |
|          |        tmp_37_fu_1163       |    0    |    0    |
|          |        tmp_39_fu_1209       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       zext_ln52_fu_293      |    0    |    0    |
|          |      zext_ln52_1_fu_471     |    0    |    0    |
|   zext   |      zext_ln52_2_fu_649     |    0    |    0    |
|          |      zext_ln52_3_fu_827     |    0    |    0    |
|          |     zext_ln52_4_fu_1005     |    0    |    0    |
|          |     zext_ln52_5_fu_1183     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|      or_ln57_9_fu_1285      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   670   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|i1_reg_1319|    7   |
+-----------+--------+
|   Total   |    7   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   670  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    7   |    -   |
+-----------+--------+--------+
|   Total   |    7   |   670  |
+-----------+--------+--------+
