<html><body><samp><pre>
<!@TC:1666893395>
#Build: Synplify Pro (R) S-2021.09M-SP1, Build 150R, Jun 14 2022
#install: /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro
#OS: Linux 
#Hostname: eric-manjaro

# Thu Oct 27 13:56:35 2022

#Implementation: synthesis_1

$ Running Identify Instrumentor. See log file:
@N: : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/synlog/top_level_identify_compile.log:@N::@XP_MSG">top_level_identify_compile.log</a><!@TM:1666893395> | 
#Thu Oct 27 13:56:35 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro
OS: Manjaro Linux
Hostname: eric-manjaro
max virtual memory: unlimited (bytes)
max user processes: 514587
max stack size: 8388608 (bytes)


Implementation : synthesis_1
<a name=compilerReport112></a>Synopsys HDL Compiler, Version comp202109synp2, Build 152R, Built Jun 14 2022 11:50:29, @4302666</a>

@N: : <!@TM:1666893395> | Running in 64-bit mode 

Identify db is up to date. No re-compile necessary


At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 42MB peak: 42MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 27 13:56:35 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1666893395>
Running in restricted mode: identify_job

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Identify (R) Instrumentor
Build: S-2021.09M-SP1
Install: /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro
OS: Manjaro Linux
Hostname: eric-manjaro
max virtual memory: unlimited (bytes)
max user processes: 514587
max stack size: 8388608 (bytes)


Implementation : synthesis_1

Arguments:   -tsl JhrVKipd -af _CMD_IDENTIFY_COMPILE.CML
ProductType: identify_instrumentor




*** Integrated Instrumentor ***
Added instrumentation 'synthesis' to the project
Added instrumentation 'synthesis_1' to the project
. has been added to search path.
Loading instrumentation 'synthesis_1'
Source IDC file /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/identify.idc
Setting IICE sample clock to '/architecture_top_level/uart_reader_i/clk' for IICE named 'IICE'
Instrumenting design `top_level' in directory /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1
Current instrumentation information: 	IICE=IICE 
		FPGA=regular 
		Total instrumentation in bits: Sample Only 25, Trigger Only 1, Sample and trigger 2
		Group wise instrumentation in bits: 
					Group NM:Sample Only 21, Sample and trigger 4
					Group s1:Sample Only 4, Sample and trigger 0
		Maximum sample clock frequency is same as maximum user clock frequency (as reported by P&R)
exit status=0
Unloading current instrumentation 'synthesis_1'

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1666893395>

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro
OS: Manjaro Linux
Hostname: eric-manjaro
max virtual memory: unlimited (bytes)
max user processes: 514587
max stack size: 8388608 (bytes)


Implementation : synthesis_1
<a name=compilerReport125></a>Synopsys HDL Compiler, Version comp202109synp2, Build 152R, Built Jun 14 2022 11:50:29, @4302666</a>

@N: : <!@TM:1666893396> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro
OS: Manjaro Linux
Hostname: eric-manjaro
max virtual memory: unlimited (bytes)
max user processes: 514587
max stack size: 8388608 (bytes)


Implementation : synthesis_1
<a name=compilerReport126></a>Synopsys VHDL Compiler, Version comp202109synp2, Build 152R, Built Jun 14 2022 11:50:29, @4302666</a>

@N: : <!@TM:1666893396> | Running in 64-bit mode 
@N: : <!@TM:1666893396> | :Reading compiler constraint file /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.cdc 
@N: : <!@TM:1666893396> | stack limit increased to max 
@N: : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd:23:7:23:16:@N::@XP_MSG">top_level.vhd(23)</a><!@TM:1666893396> | Top entity is set to top_level.
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1666893396> | Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1666893396> | Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1666893396> | Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1666893396> | Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/fifo_256x8_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1666893396> | Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/coreuart_pkg.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1666893396> | Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/components.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1666893396> | Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1666893396> | Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_reader.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1666893396> | Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1666893396> | Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1666893396> | Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd'. 
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/vhd2008/std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1666893396> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.cdc changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Process completed successfully.
# Thu Oct 27 13:56:36 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro
OS: Manjaro Linux
Hostname: eric-manjaro
max virtual memory: unlimited (bytes)
max user processes: 514587
max stack size: 8388608 (bytes)


Implementation : synthesis_1
<a name=compilerReport127></a>Synopsys Verilog Compiler, Version comp202109synp2, Build 152R, Built Jun 14 2022 11:50:29, @4302666</a>

@N: : <!@TM:1666893396> | Running in 64-bit mode 
@N: : <!@TM:1666893396> | :Reading compiler constraint file /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.cdc 
@I::"/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/generic/acg5.v" (library work)
@I::"/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:21:13:21:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(21)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:61:13:61:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(61)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:88:13:88:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(88)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:118:13:118:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(118)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:168:13:168:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(168)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:213:13:213:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(213)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:232:13:232:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(232)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:281:13:281:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(281)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:335:13:335:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(335)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:657:13:657:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(657)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:761:13:761:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(761)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:795:13:795:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(795)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:1059:13:1059:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1059)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:1369:13:1369:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1369)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:1396:13:1396:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1396)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:1441:13:1441:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1441)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:1474:13:1474:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1474)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:1492:13:1492:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1492)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:1518:13:1518:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1518)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:1559:13:1559:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1559)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:1581:13:1581:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1581)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:1599:13:1599:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1599)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:1616:13:1616:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1616)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:1635:13:1635:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1635)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:1652:13:1652:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1652)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:1681:13:1681:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1681)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:1712:13:1712:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1712)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:1802:13:1802:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1802)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:2026:13:2026:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2026)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:2187:13:2187:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2187)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:2203:13:2203:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2203)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:2219:13:2219:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2219)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:2235:13:2235:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2235)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:2267:13:2267:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2267)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:2648:13:2648:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2648)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:3661:13:3661:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3661)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:3732:13:3732:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3732)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:3861:13:3861:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3861)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:3879:13:3879:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3879)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:3896:13:3896:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3896)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:3911:13:3911:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3911)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:3926:13:3926:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3926)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:3953:13:3953:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3953)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:4065:13:4065:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4065)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:4096:13:4096:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4096)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:4142:13:4142:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4142)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:4252:13:4252:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4252)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:4436:13:4436:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4436)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:4477:13:4477:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4477)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:4503:13:4503:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4503)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:4520:13:4520:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4520)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:4597:13:4597:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4597)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:5361:13:5361:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(5361)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:6171:13:6171:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6171)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:6280:13:6280:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6280)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:6318:13:6318:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6318)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:6391:13:6391:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6391)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:7280:13:7280:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(7280)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:8337:13:8337:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(8337)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:9296:13:9296:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(9296)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:10032:13:10032:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10032)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:10747:13:10747:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10747)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:10781:13:10781:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10781)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:10817:13:10817:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10817)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:10864:13:10864:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10864)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:10898:13:10898:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10898)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:11764:13:11764:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(11764)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:12807:13:12807:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12807)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:12819:15:12819:28:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12819)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:12830:13:12830:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12830)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/polarfire_syn_comps.v:12843:13:12843:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12843)</a><!@TM:1666893396> | User defined pragma syn_black_box detected</font>

@N: : <!@TM:1666893396> | stack limit increased to max 
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Process completed successfully.
# Thu Oct 27 13:56:36 2022

###########################################################]
###########################################################[
@N: : <!@TM:1666893396> | :Reading compiler constraint file /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.cdc 
@N: : <!@TM:1666893396> | stack limit increased to max 
@N: : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd:23:7:23:16:@N::@XP_MSG">top_level.vhd(23)</a><!@TM:1666893396> | Top entity is set to top_level.
File /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.cdc changed - recompiling
File /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/generic/acg5.vhd changed - recompiling
File /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/coreuart_pkg.vhd changed - recompiling
File /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd changed - recompiling
File /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_reader.vhd changed - recompiling
File /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd changed - recompiling
File /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0.vhd changed - recompiling
File /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd changed - recompiling
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1666893396> | Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1666893396> | Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1666893396> | Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1666893396> | Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/fifo_256x8_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1666893396> | Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/coreuart_pkg.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1666893396> | Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/components.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1666893396> | Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1666893396> | Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_reader.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1666893396> | Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1666893396> | Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1666893396> | Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd'. 
VHDL syntax check successful!
File /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.cdc changed - recompiling
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/vhd2008/std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1666893396> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd:23:7:23:16:@N:CD630:@XP_MSG">top_level.vhd(23)</a><!@TM:1666893396> | Synthesizing work.top_level.architecture_top_level.
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd:104:30:104:49:@W:CD326:@XP_MSG">top_level.vhd(104)</a><!@TM:1666893396> | Port oen of entity work.default_values is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd:65:11:65:18:@W:CD638:@XP_MSG">top_level.vhd(65)</a><!@TM:1666893396> | Signal start_s is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_reader.vhd:24:7:24:18:@N:CD630:@XP_MSG">uart_reader.vhd(24)</a><!@TM:1666893396> | Synthesizing work.uart_reader.architecture_uart_reader.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_reader.vhd:48:25:48:27:@N:CD233:@XP_MSG">uart_reader.vhd(48)</a><!@TM:1666893396> | Using sequential encoding for type uart_state_type.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_reader.vhd:103:20:103:34:@N:CD604:@XP_MSG">uart_reader.vhd(103)</a><!@TM:1666893396> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_reader.vhd:46:11:46:17:@W:CD638:@XP_MSG">uart_reader.vhd(46)</a><!@TM:1666893396> | Signal data_s is undriven. Either assign the signal a value or remove the signal declaration.</font>
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Running optimization stage 1 on syn_hyper_source .......
Finished optimization stage 1 on syn_hyper_source (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
Post processing for work.uart_reader.architecture_uart_reader
Running optimization stage 1 on uart_reader .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_reader.vhd:53:8:53:10:@N:CL189:@XP_MSG">uart_reader.vhd(53)</a><!@TM:1666893396> | Register bit LED4 is always 1.
Finished optimization stage 1 on uart_reader (CPU Time 0h:00m:00s, Memory Used current: 136MB peak: 136MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:23:7:23:21:@N:CD630:@XP_MSG">default_values.vhd(23)</a><!@TM:1666893396> | Synthesizing work.default_values.architecture_default_values.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:42:25:42:27:@N:CD233:@XP_MSG">default_values.vhd(42)</a><!@TM:1666893396> | Using sequential encoding for type uart_state_type.
Post processing for work.default_values.architecture_default_values
Running optimization stage 1 on default_values .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:36:4:36:7:@W:CL240:@XP_MSG">default_values.vhd(36)</a><!@TM:1666893396> | Signal OEN is floating; a simulation mismatch is possible.</font>
Finished optimization stage 1 on default_values (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0.vhd:35:7:35:18:@N:CD630:@XP_MSG">COREUART_C0.vhd(35)</a><!@TM:1666893396> | Synthesizing work.coreuart_c0.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd:34:7:34:41:@N:CD630:@XP_MSG">CoreUART.vhd(34)</a><!@TM:1666893396> | Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_coreuart.translated.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd:265:21:265:32:@W:CD434:@XP_MSG">CoreUART.vhd(265)</a><!@TM:1666893396> | Signal rx_dout_reg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd:265:34:265:50:@W:CD434:@XP_MSG">CoreUART.vhd(265)</a><!@TM:1666893396> | Signal parity_err_xhdl1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd:392:9:392:23:@N:CD604:@XP_MSG">CoreUART.vhd(392)</a><!@TM:1666893396> | OTHERS clause is not synthesized.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd:450:13:450:25:@N:CD364:@XP_MSG">CoreUART.vhd(450)</a><!@TM:1666893396> | Removing redundant assignment.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd:33:7:33:41:@N:CD630:@XP_MSG">Rx_async.vhd(33)</a><!@TM:1666893396> | Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_rx_async.translated.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd:64:24:64:26:@N:CD233:@XP_MSG">Rx_async.vhd(64)</a><!@TM:1666893396> | Using sequential encoding for type receive_states.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd:233:15:233:30:@N:CD364:@XP_MSG">Rx_async.vhd(233)</a><!@TM:1666893396> | Removing redundant assignment.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd:253:21:253:35:@N:CD604:@XP_MSG">Rx_async.vhd(253)</a><!@TM:1666893396> | OTHERS clause is not synthesized.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd:256:19:256:27:@N:CD364:@XP_MSG">Rx_async.vhd(256)</a><!@TM:1666893396> | Removing redundant assignment.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd:318:19:318:34:@N:CD604:@XP_MSG">Rx_async.vhd(318)</a><!@TM:1666893396> | OTHERS clause is not synthesized.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd:423:18:423:33:@N:CD604:@XP_MSG">Rx_async.vhd(423)</a><!@TM:1666893396> | OTHERS clause is not synthesized.
Post processing for coreuart_lib.coreuart_c0_coreuart_c0_0_rx_async.translated
Running optimization stage 1 on COREUART_C0_COREUART_C0_0_Rx_async .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd:443:6:443:8:@W:CL177:@XP_MSG">Rx_async.vhd(443)</a><!@TM:1666893396> | Sharing sequential element clear_framing_error_en_i and merging clear_parity_en_xhdl3. Add a syn_preserve attribute to the element to prevent sharing.</font>
Finished optimization stage 1 on COREUART_C0_COREUART_C0_0_Rx_async (CPU Time 0h:00m:00s, Memory Used current: 138MB peak: 138MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd:33:7:33:41:@N:CD630:@XP_MSG">Tx_async.vhd(33)</a><!@TM:1666893396> | Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_tx_async.translated.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd:311:12:311:21:@N:CD364:@XP_MSG">Tx_async.vhd(311)</a><!@TM:1666893396> | Removing redundant assignment.
Post processing for coreuart_lib.coreuart_c0_coreuart_c0_0_tx_async.translated
Running optimization stage 1 on COREUART_C0_COREUART_C0_0_Tx_async .......
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd:134:4:134:6:@W:CL190:@XP_MSG">Tx_async.vhd(134)</a><!@TM:1666893396> | Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd:134:4:134:6:@W:CL169:@XP_MSG">Tx_async.vhd(134)</a><!@TM:1666893396> | Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on COREUART_C0_COREUART_C0_0_Tx_async (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 139MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd:35:7:35:42:@N:CD630:@XP_MSG">Clock_gen.vhd(35)</a><!@TM:1666893396> | Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_clock_gen.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd:54:7:54:20:@W:CD638:@XP_MSG">Clock_gen.vhd(54)</a><!@TM:1666893396> | Signal baud_cntr_one is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for coreuart_lib.coreuart_c0_coreuart_c0_0_clock_gen.rtl
Running optimization stage 1 on COREUART_C0_COREUART_C0_0_Clock_gen .......
Finished optimization stage 1 on COREUART_C0_COREUART_C0_0_Clock_gen (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 139MB)
Post processing for coreuart_lib.coreuart_c0_coreuart_c0_0_coreuart.translated
Running optimization stage 1 on COREUART_C0_COREUART_C0_0_COREUART .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd:439:7:439:9:@W:CL169:@XP_MSG">CoreUART.vhd(439)</a><!@TM:1666893396> | Pruning unused register overflow_reg_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd:414:7:414:9:@W:CL169:@XP_MSG">CoreUART.vhd(414)</a><!@TM:1666893396> | Pruning unused register rx_dout_reg_empty_5. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd:399:6:399:8:@W:CL169:@XP_MSG">CoreUART.vhd(399)</a><!@TM:1666893396> | Pruning unused register rx_dout_reg_5(7 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd:367:6:367:8:@W:CL169:@XP_MSG">CoreUART.vhd(367)</a><!@TM:1666893396> | Pruning unused register rx_state_4(1 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd:350:6:350:8:@W:CL169:@XP_MSG">CoreUART.vhd(350)</a><!@TM:1666893396> | Pruning unused register clear_framing_error_reg0_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd:350:6:350:8:@W:CL169:@XP_MSG">CoreUART.vhd(350)</a><!@TM:1666893396> | Pruning unused register clear_framing_error_reg_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd:333:6:333:8:@W:CL169:@XP_MSG">CoreUART.vhd(333)</a><!@TM:1666893396> | Pruning unused register clear_parity_reg0_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd:333:6:333:8:@W:CL169:@XP_MSG">CoreUART.vhd(333)</a><!@TM:1666893396> | Pruning unused register clear_parity_reg_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd:245:6:245:8:@W:CL169:@XP_MSG">CoreUART.vhd(245)</a><!@TM:1666893396> | Pruning unused register fifo_write_tx_4. Make sure that there are no unused intermediate registers.</font>
Finished optimization stage 1 on COREUART_C0_COREUART_C0_0_COREUART (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 139MB)
Post processing for work.coreuart_c0.rtl
Running optimization stage 1 on COREUART_C0 .......
Finished optimization stage 1 on COREUART_C0 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 139MB)
Post processing for work.top_level.architecture_top_level
Running optimization stage 1 on top_level .......
Finished optimization stage 1 on top_level (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 139MB)
Running optimization stage 2 on COREUART_C0_COREUART_C0_0_Clock_gen_0_0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd:41:20:41:37:@N:CL159:@XP_MSG">Clock_gen.vhd(41)</a><!@TM:1666893396> | Input BAUD_VAL_FRACTION is unused.
Finished optimization stage 2 on COREUART_C0_COREUART_C0_0_Clock_gen_0_0 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
Running optimization stage 2 on COREUART_C0_COREUART_C0_0_Tx_async_0_0 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd:134:4:134:6:@N:CL201:@XP_MSG">Tx_async.vhd(134)</a><!@TM:1666893396> | Trying to extract state machine for register xmit_state.
Extracted state machine for register xmit_state
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd:45:9:45:20:@N:CL159:@XP_MSG">Tx_async.vhd(45)</a><!@TM:1666893396> | Input tx_dout_reg is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd:46:9:46:19:@N:CL159:@XP_MSG">Tx_async.vhd(46)</a><!@TM:1666893396> | Input fifo_empty is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd:47:9:47:18:@N:CL159:@XP_MSG">Tx_async.vhd(47)</a><!@TM:1666893396> | Input fifo_full is unused.
Finished optimization stage 2 on COREUART_C0_COREUART_C0_0_Tx_async_0_0 (CPU Time 0h:00m:00s, Memory Used current: 139MB peak: 140MB)
Running optimization stage 2 on COREUART_C0_COREUART_C0_0_Rx_async_0_0 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd:264:6:264:8:@N:CL201:@XP_MSG">Rx_async.vhd(264)</a><!@TM:1666893396> | Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on COREUART_C0_COREUART_C0_0_Rx_async_0_0 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
Running optimization stage 2 on COREUART_C0_COREUART_C0_0_COREUART_26_0_0_0_0 .......
Finished optimization stage 2 on COREUART_C0_COREUART_C0_0_COREUART_26_0_0_0_0 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
Running optimization stage 2 on COREUART_C0 .......
Finished optimization stage 2 on COREUART_C0 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
Running optimization stage 2 on default_values .......
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@W:CL138:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893396> | Removing register 'CSN' because it is only assigned 0 or its original value.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:CL189:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893396> | Register bit BIT8 is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:CL189:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893396> | Register bit ODD_N_EVEN is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:CL189:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893396> | Register bit PARITY_EN is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:CL189:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893396> | Register bit BAUD_VAL(0) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:CL189:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893396> | Register bit BAUD_VAL(1) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:CL189:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893396> | Register bit BAUD_VAL(2) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:CL189:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893396> | Register bit BAUD_VAL(3) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:CL189:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893396> | Register bit BAUD_VAL(4) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:CL189:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893396> | Register bit BAUD_VAL(5) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:CL189:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893396> | Register bit BAUD_VAL(6) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:CL189:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893396> | Register bit BAUD_VAL(7) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:CL189:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893396> | Register bit BAUD_VAL(8) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:CL189:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893396> | Register bit BAUD_VAL(9) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:CL189:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893396> | Register bit BAUD_VAL(10) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:CL189:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893396> | Register bit BAUD_VAL(11) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:CL189:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893396> | Register bit BAUD_VAL(12) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:CL189:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893396> | Register bit DATA_IN(1) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:CL189:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893396> | Register bit DATA_IN(2) is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:CL189:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893396> | Register bit DATA_IN(3) is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:CL189:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893396> | Register bit DATA_IN(4) is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@W:CL279:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893396> | Pruning register bits 4 to 1 of DATA_IN(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:CL201:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893396> | Trying to extract state machine for register uart_wr_state.
Extracted state machine for register uart_wr_state
State machine has 2 reachable states with original encodings of:
   00
   10
Finished optimization stage 2 on default_values (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
Running optimization stage 2 on syn_hyper_source_1_ident_ihs_led4 .......
Finished optimization stage 2 on syn_hyper_source_1_ident_ihs_led4 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
Running optimization stage 2 on syn_hyper_source_1_ident_ihs_led3 .......
Finished optimization stage 2 on syn_hyper_source_1_ident_ihs_led3 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
Running optimization stage 2 on syn_hyper_source_1_ident_ihs_led2 .......
Finished optimization stage 2 on syn_hyper_source_1_ident_ihs_led2 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
Running optimization stage 2 on syn_hyper_source_1_ident_ihs_led1 .......
Finished optimization stage 2 on syn_hyper_source_1_ident_ihs_led1 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
Running optimization stage 2 on syn_hyper_source_1_ident_ihs_oen .......
Finished optimization stage 2 on syn_hyper_source_1_ident_ihs_oen (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
Running optimization stage 2 on syn_hyper_source_1_ident_ihs_wen .......
Finished optimization stage 2 on syn_hyper_source_1_ident_ihs_wen (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
Running optimization stage 2 on syn_hyper_source_8_ident_ihs_data_in .......
Finished optimization stage 2 on syn_hyper_source_8_ident_ihs_data_in (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
Running optimization stage 2 on syn_hyper_source_1_ident_ihs_txrdy .......
Finished optimization stage 2 on syn_hyper_source_1_ident_ihs_txrdy (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
Running optimization stage 2 on syn_hyper_source_1_ident_ihs_rxrdy .......
Finished optimization stage 2 on syn_hyper_source_1_ident_ihs_rxrdy (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
Running optimization stage 2 on syn_hyper_source_1_ident_ihs_parity_err .......
Finished optimization stage 2 on syn_hyper_source_1_ident_ihs_parity_err (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
Running optimization stage 2 on syn_hyper_source_1_ident_ihs_overflow .......
Finished optimization stage 2 on syn_hyper_source_1_ident_ihs_overflow (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
Running optimization stage 2 on syn_hyper_source_1_ident_ihs_framing_err .......
Finished optimization stage 2 on syn_hyper_source_1_ident_ihs_framing_err (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
Running optimization stage 2 on syn_hyper_source_8_ident_ihs_data_out .......
Finished optimization stage 2 on syn_hyper_source_8_ident_ihs_data_out (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
Running optimization stage 2 on syn_hyper_source_1_ident_ihs_rst .......
Finished optimization stage 2 on syn_hyper_source_1_ident_ihs_rst (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
Running optimization stage 2 on syn_hyper_source_1_ident_ihs_clk .......
Finished optimization stage 2 on syn_hyper_source_1_ident_ihs_clk (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
Running optimization stage 2 on syn_hyper_source_1_bpsig_2835 .......
Finished optimization stage 2 on syn_hyper_source_1_bpsig_2835 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
Running optimization stage 2 on syn_hyper_source_1_bpsig_2753 .......
Finished optimization stage 2 on syn_hyper_source_1_bpsig_2753 (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
Running optimization stage 2 on uart_reader .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_reader.vhd:53:8:53:10:@N:CL201:@XP_MSG">uart_reader.vhd(53)</a><!@TM:1666893396> | Trying to extract state machine for register uart_wr_state.
Extracted state machine for register uart_wr_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on uart_reader (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)
Running optimization stage 2 on top_level .......
Finished optimization stage 2 on top_level (CPU Time 0h:00m:00s, Memory Used current: 141MB peak: 141MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/synwork/layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Process completed successfully.
# Thu Oct 27 13:56:36 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro
OS: Manjaro Linux
Hostname: eric-manjaro
max virtual memory: unlimited (bytes)
max user processes: 514587
max stack size: 8388608 (bytes)


Implementation : synthesis_1
<a name=compilerReport128></a>Synopsys Synopsys Netlist Linker, Version comp202109synp2, Build 152R, Built Jun 14 2022 11:50:29, @4302666</a>

@N: : <!@TM:1666893396> | Running in 64-bit mode 
File /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/synwork/layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 123MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 27 13:56:36 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/synwork/top_level_comp.rt.csv:@XP_FILE">top_level_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 42MB peak: 42MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 27 13:56:36 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1666893395>
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro
OS: Manjaro Linux
Hostname: eric-manjaro
max virtual memory: unlimited (bytes)
max user processes: 514587
max stack size: 8388608 (bytes)


Implementation : synthesis_1
<a name=compilerReport135></a>Synopsys Synopsys Netlist Linker, Version comp202109synp2, Build 152R, Built Jun 14 2022 11:50:29, @4302666</a>

@N: : <!@TM:1666893397> | Running in 64-bit mode 
File /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/synwork/top_level_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 123MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 27 13:56:37 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1666893395>
# Thu Oct 27 13:56:37 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro
OS: Manjaro Linux
Hostname: eric-manjaro
max virtual memory: unlimited (bytes)
max user processes: 514587
max stack size: 8388608 (bytes)


Implementation : synthesis_1
<a name=mapperReport142></a>Synopsys Microchip Technology Pre-mapping, Version map202109actsp1, Build 056R, Built Jun 14 2022 12:05:51, @4302666</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 221MB peak: 221MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 232MB peak: 232MB)

Reading constraint file: /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/designer/top_level/synthesis.fdc
Reading constraint file: /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.sdc
Linked File:  <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level_scck.rpt:@XP_FILE">top_level_scck.rpt</a>
See clock summary report "/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level_scck.rpt"
@N:<a href="@N:MF472:@XP_HELP">MF472</a> : <!@TM:1666893398> | Synthesis running in Automatic Compile Point mode 
@N:<a href="@N:MF474:@XP_HELP">MF474</a> : <!@TM:1666893398> | No compile point is identified in Automatic Compile Point mode 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1666893398> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1666893398> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1666893398> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 232MB peak: 232MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 232MB peak: 232MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 232MB peak: 232MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 232MB peak: 232MB)

@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:FX1171:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893398> | Found instance default_values_i.DATA_IN_1[7:5] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:FX1171:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893398> | Found instance default_values_i.DATA_IN_1[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:FX1171:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893398> | Found instance default_values_i.WEN with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_reader.vhd:53:8:53:10:@W:BN132:@XP_MSG">uart_reader.vhd(53)</a><!@TM:1666893398> | Removing sequential instance uart_reader_i.WEN because it is equivalent to instance uart_reader_i.OEN. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_reader.vhd:53:8:53:10:@N:FX1171:@XP_MSG">uart_reader.vhd(53)</a><!@TM:1666893398> | Found instance uart_reader_i.OEN with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_reader.vhd:53:8:53:10:@N:FX1171:@XP_MSG">uart_reader.vhd(53)</a><!@TM:1666893398> | Found instance uart_reader_i.LED1 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_reader.vhd:53:8:53:10:@N:FX1171:@XP_MSG">uart_reader.vhd(53)</a><!@TM:1666893398> | Found instance uart_reader_i.LED3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_reader.vhd:53:8:53:10:@N:FX1171:@XP_MSG">uart_reader.vhd(53)</a><!@TM:1666893398> | Found instance uart_reader_i.LED2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 

Making connections to hyper_source modules

#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####
@N:<a href="@N:MF625:@XP_HELP">MF625</a> : <!@TM:1666893398> | Insert Identify debug core 
*** Launch instrumentor shell: "/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/bin/identify_instrumentor_shell" -srs_gen_hw "/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v" -prj "/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/scratchproject.prs" -idb "/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/identify.db" -isrs /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/synwork/top_level_mult.srs -curimpl synthesis_1 -write_fdc -log /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/identify.log  -tsl JhrVKipd -fidc /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/identify.idc
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:64:2:64:8:@N:FX1171:@XP_MSG">syn_dics.v(64)</a><!@TM:1666893398> | Found instance b3_ORb[32:1] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:2539:2:2539:8:@N:FX1171:@XP_MSG">syn_dics.v(2539)</a><!@TM:1666893398> | Found instance b8_FZFFLXYE[6:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:2539:2:2539:8:@N:FX1171:@XP_MSG">syn_dics.v(2539)</a><!@TM:1666893398> | Found instance b8_jAA_KlCO with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:2581:10:2581:16:@N:FX1171:@XP_MSG">syn_dics.v(2581)</a><!@TM:1666893398> | Found instance genblk9.b7_nYJ_BFM[35:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:4777:3:4777:9:@N:FX1171:@XP_MSG">syn_dics.v(4777)</a><!@TM:1666893398> | Found instance genblk4.b10_nYhI3_umjB with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5223:6:5223:12:@N:FX1171:@XP_MSG">syn_dics.v(5223)</a><!@TM:1666893398> | Found instance genblk4.b9_ibScJX_E2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5194:6:5194:12:@N:FX1171:@XP_MSG">syn_dics.v(5194)</a><!@TM:1666893398> | Found instance genblk3.b8_vABZ3qsY with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:4500:3:4500:9:@N:FX1171:@XP_MSG">syn_dics.v(4500)</a><!@TM:1666893398> | Found instance b4_oYh0[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:4483:3:4483:9:@N:FX1171:@XP_MSG">syn_dics.v(4483)</a><!@TM:1666893398> | Found instance b7_OSr_J90 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:4472:3:4472:9:@N:FX1171:@XP_MSG">syn_dics.v(4472)</a><!@TM:1666893398> | Found instance b8_uUT_CqMr[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:4500:3:4500:9:@N:FX1171:@XP_MSG">syn_dics.v(4500)</a><!@TM:1666893398> | Found instance b4_oYh0[4:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:4483:3:4483:9:@N:FX1171:@XP_MSG">syn_dics.v(4483)</a><!@TM:1666893398> | Found instance b7_OSr_J90 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:4472:3:4472:9:@N:FX1171:@XP_MSG">syn_dics.v(4472)</a><!@TM:1666893398> | Found instance b8_uUT_CqMr[4:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
Reading constraint file: /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.fdc

Making connections to hyper_source modules
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5736:28:5736:52:@N:BN397:@XP_MSG">syn_dics.v(5736)</a><!@TM:1666893398> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_wen_IICE_24, tag uart_reader_i.ident_ihs_wen to syn_hyper_source uart_reader_i.ident_hs_WEN
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5729:28:5729:54:@N:BN397:@XP_MSG">syn_dics.v(5729)</a><!@TM:1666893398> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_txrdy_IICE_29, tag uart_reader_i.ident_ihs_txrdy to syn_hyper_source uart_reader_i.ident_hs_TXRDY
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5722:28:5722:54:@N:BN397:@XP_MSG">syn_dics.v(5722)</a><!@TM:1666893398> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_rxrdy_IICE_28, tag uart_reader_i.ident_ihs_rxrdy to syn_hyper_source uart_reader_i.ident_hs_RXRDY
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5715:28:5715:52:@N:BN397:@XP_MSG">syn_dics.v(5715)</a><!@TM:1666893398> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_rst_IICE_27, tag uart_reader_i.ident_ihs_rst to syn_hyper_source uart_reader_i.ident_hs_RST
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5708:28:5708:59:@N:BN397:@XP_MSG">syn_dics.v(5708)</a><!@TM:1666893398> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_parity_err_IICE_23, tag uart_reader_i.ident_ihs_parity_err to syn_hyper_source uart_reader_i.ident_hs_PARITY_ERR
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5701:28:5701:57:@N:BN397:@XP_MSG">syn_dics.v(5701)</a><!@TM:1666893398> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_overflow_IICE_22, tag uart_reader_i.ident_ihs_overflow to syn_hyper_source uart_reader_i.ident_hs_OVERFLOW
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5694:28:5694:52:@N:BN397:@XP_MSG">syn_dics.v(5694)</a><!@TM:1666893398> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_oen_IICE_21, tag uart_reader_i.ident_ihs_oen to syn_hyper_source uart_reader_i.ident_hs_OEN
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5687:28:5687:53:@N:BN397:@XP_MSG">syn_dics.v(5687)</a><!@TM:1666893398> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_led4_IICE_20, tag uart_reader_i.ident_ihs_led4 to syn_hyper_source uart_reader_i.ident_hs_LED4
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5680:28:5680:53:@N:BN397:@XP_MSG">syn_dics.v(5680)</a><!@TM:1666893398> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_led3_IICE_19, tag uart_reader_i.ident_ihs_led3 to syn_hyper_source uart_reader_i.ident_hs_LED3
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5673:28:5673:53:@N:BN397:@XP_MSG">syn_dics.v(5673)</a><!@TM:1666893398> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_led2_IICE_18, tag uart_reader_i.ident_ihs_led2 to syn_hyper_source uart_reader_i.ident_hs_LED2
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5666:28:5666:53:@N:BN397:@XP_MSG">syn_dics.v(5666)</a><!@TM:1666893398> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_led1_IICE_17, tag uart_reader_i.ident_ihs_led1 to syn_hyper_source uart_reader_i.ident_hs_LED1
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5659:28:5659:60:@N:BN397:@XP_MSG">syn_dics.v(5659)</a><!@TM:1666893398> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_framing_err_IICE_16, tag uart_reader_i.ident_ihs_framing_err to syn_hyper_source uart_reader_i.ident_hs_FRAMING_ERR
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5652:28:5652:56:@N:BN397:@XP_MSG">syn_dics.v(5652)</a><!@TM:1666893398> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_data_out_IICE_8, tag uart_reader_i.ident_ihs_data_out to syn_hyper_source uart_reader_i.ident_hs_DATA_OUT
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5645:28:5645:55:@N:BN397:@XP_MSG">syn_dics.v(5645)</a><!@TM:1666893398> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_data_in_IICE_0, tag uart_reader_i.ident_ihs_data_in to syn_hyper_source uart_reader_i.ident_hs_DATA_IN
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5638:28:5638:49:@N:BN397:@XP_MSG">syn_dics.v(5638)</a><!@TM:1666893398> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_clk_IICE, tag uart_reader_i.ident_ihs_clk to syn_hyper_source uart_reader_i.ident_hs_CLK
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5631:28:5631:59:@N:BN397:@XP_MSG">syn_dics.v(5631)</a><!@TM:1666893398> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_bpsig_2835_IICE_26, tag uart_reader_i.bpsig_2835 to syn_hyper_source uart_reader_i.ident_hs_ident_breakpoint_2835
@N:<a href="@N:BN397:@XP_HELP">BN397</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5624:28:5624:59:@N:BN397:@XP_MSG">syn_dics.v(5624)</a><!@TM:1666893398> | Connected syn_hyper_connect ident_coreinst.ident_hyperc_bpsig_2753_IICE_25, tag uart_reader_i.bpsig_2753 to syn_hyper_source uart_reader_i.ident_hs_ident_breakpoint_2753

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 264MB peak: 264MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 264MB peak: 264MB)


Making connections to hyper_source modules
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5333:7:5333:21:@N:MO111:@XP_MSG">syn_dics.v(5333)</a><!@TM:1666893398> | Tristate driver b10_PbTt39_Y2x (in view: VhdlGenLib.IICE_x(verilog)) on net b10_PbTt39_Y2x (in view: VhdlGenLib.IICE_x(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5528:22:5528:38:@N:MO111:@XP_MSG">syn_dics.v(5528)</a><!@TM:1666893398> | Tristate driver b12_ocsGfWYY_Lyh (in view: VhdlGenLib.IICE_x(verilog)) on net b12_ocsGfWYY_Lyh (in view: VhdlGenLib.IICE_x(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5367:14:5367:147:@N:MO111:@XP_MSG">syn_dics.v(5367)</a><!@TM:1666893398> | Tristate driver un1_txrdy_IICE_29_tri3 (in view: VhdlGenLib.IICE_x(verilog)) on net un1_txrdy_IICE_29_tri3 (in view: VhdlGenLib.IICE_x(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5367:14:5367:147:@N:MO111:@XP_MSG">syn_dics.v(5367)</a><!@TM:1666893398> | Tristate driver un1_txrdy_IICE_29_tri4 (in view: VhdlGenLib.IICE_x(verilog)) on net un1_txrdy_IICE_29_tri4 (in view: VhdlGenLib.IICE_x(verilog)) has its enable tied to GND.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd:104:30:104:49:@N:BN115:@XP_MSG">top_level.vhd(104)</a><!@TM:1666893398> | Removing instance default_values_i (in view: work.top_level(architecture_top_level)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd:443:6:443:8:@N:BN362:@XP_MSG">Rx_async.vhd(443)</a><!@TM:1666893398> | Removing sequential instance clear_parity_en_xhdl3 (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd:443:6:443:8:@N:BN362:@XP_MSG">Rx_async.vhd(443)</a><!@TM:1666893398> | Removing sequential instance fifo_write_xhdl6 (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5223:6:5223:12:@N:BN362:@XP_MSG">syn_dics.v(5223)</a><!@TM:1666893398> | Removing sequential instance genblk4\.b9_ibScJX_E2 (in view: VhdlGenLib.b8_nR_ymqrG_7s_5s_0_0s_0s_0_63s_x(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:BN362:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893398> | Removing sequential instance DATA_IN_1[0] (in view: work.default_values(architecture_default_values)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:BN362:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893398> | Removing sequential instance DATA_IN_1[7:5] (in view: work.default_values(architecture_default_values)) of type view:PrimLib.sdffpatre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:BN362:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893398> | Removing sequential instance WEN (in view: work.default_values(architecture_default_values)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5249:2:5249:8:@N:BN362:@XP_MSG">syn_dics.v(5249)</a><!@TM:1666893398> | Removing sequential instance b11_ibScJX_E2_P (in view: VhdlGenLib.b8_nR_ymqrG_7s_5s_0_0s_0s_0_63s_x(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd:47:8:47:10:@N:BN362:@XP_MSG">default_values.vhd(47)</a><!@TM:1666893398> | Removing sequential instance uart_wr_state[0:1] (in view: work.default_values(architecture_default_values)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1666893398> | Promoting Net clk on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1666893398> | Promoting Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1666893398> | Promoting Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX on CLKINT  I_2  
@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1666893398> | Applying syn_allowed_resources blockrams=952 on top level netlist top_level  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 264MB peak: 264MB)

<font color=#A52A2A>@W:<a href="@W:Z241:@XP_HELP">Z241</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.fdc:2:0:2:1:@W:Z241:@XP_MSG">syn_dics.fdc(2)</a><!@TM:1666893398> | Source for clock ident_coreinst.comm_block_INST.dr2_tck should be moved to net ident_coreinst.comm_block_INST.jtagi.b7_oSD_3vW connected to driving cell pin ident_coreinst.comm_block_INST.jtagi.jtag_clkint_prim.O </font>


<a name=mapperReport143></a>Clock Summary</a>
******************

          Start                                                Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------------------------------------------
0 -       clk_main                                             50.0 MHz      20.000        declared     default_clkgroup          296  
                                                                                                                                       
0 -       ident_coreinst.comm_block_INST.dr2_tck               1.0 MHz       1000.000      declared     identify_jtag_group1      8    
                                                                                                                                       
0 -       System                                               100.0 MHz     10.000        system       system_clkgroup           0    
                                                                                                                                       
0 -       jtag_interface_x|identify_clk_int_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0_1     306  
                                                                                                                                       
0 -       jtag_interface_x|b9_nv_oQwfYF                        100.0 MHz     10.000        inferred     Inferred_clkgroup_0_3     13   
                                                                                                                                       
0 -       jtag_interface_x|b10_8Kz_rKlrtX                      100.0 MHz     10.000        inferred     Inferred_clkgroup_0_2     8    
=======================================================================================================================================



Clock Load Summary
***********************

                                                     Clock     Source                                                             Clock Pin                                                                    Non-clock Pin     Non-clock Pin                                                
Clock                                                Load      Pin                                                                Seq Example                                                                  Seq Example       Comb Example                                                 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clk_main                                             296       clk(port)                                                          framing_err_out.C                                                            -                 I_1.A(CLKINT)                                                
                                                                                                                                                                                                                                                                                              
ident_coreinst.comm_block_INST.dr2_tck               8         ident_coreinst.comm_block_INST.jtagi.jtag_clkint_prim.O(BUFG)      ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7:0].C                -                 -                                                            
                                                                                                                                                                                                                                                                                              
System                                               0         -                                                                  -                                                                            -                 -                                                            
                                                                                                                                                                                                                                                                                              
jtag_interface_x|identify_clk_int_inferred_clock     306       ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw.UDRCK(UJTAG)     ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[32:1].C                   -                 ident_coreinst.comm_block_INST.jtagi.jtag_clkint_prim.I(BUFG)
                                                                                                                                                                                                                                                                                              
jtag_interface_x|b9_nv_oQwfYF                        13        ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3.OUT(and)       ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY.C         -                 ident_coreinst.comm_block_INST.jtagi.I_1.A(CLKINT)           
                                                                                                                                                                                                                                                                                              
jtag_interface_x|b10_8Kz_rKlrtX                      8         ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3.OUT(and)     ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0].C     -                 ident_coreinst.comm_block_INST.jtagi.I_2.A(CLKINT)           
==============================================================================================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:4500:3:4500:9:@W:MT530:@XP_MSG">syn_dics.v(4500)</a><!@TM:1666893398> | Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 306 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b4_oYh0[4:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:342:6:342:12:@W:MT530:@XP_MSG">syn_dics.v(342)</a><!@TM:1666893398> | Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 8 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5176:6:5176:12:@W:MT530:@XP_MSG">syn_dics.v(5176)</a><!@TM:1666893398> | Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 13 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk2\.b3_nUT[6:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1666893398> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1666893398> | Writing default property annotation file /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 265MB peak: 265MB)

Encoding state machine xmit_state[0:5] (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Tx_async_0_0(translated))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[0:3] (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd:264:6:264:8:@N:MO225:@XP_MSG">Rx_async.vhd(264)</a><!@TM:1666893398> | There are no possible illegal states for state machine rx_state[0:3] (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)); safe FSM implementation is not required.
Encoding state machine uart_wr_state[0:2] (in view: work.uart_reader(architecture_uart_reader))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine b13_nAzGfFM_sLsv3[13:0] (in view: VhdlGenLib.b7_OCByLXC_Z1_x(verilog))
original code -> new code
   0000 -> 00000000000000
   0001 -> 00000000000011
   0010 -> 00000000000101
   0011 -> 00000000001001
   0100 -> 00000000010001
   0101 -> 00000000100001
   0110 -> 00000001000001
   0111 -> 00000010000001
   1000 -> 00000100000001
   1001 -> 00001000000001
   1010 -> 00010000000001
   1011 -> 00100000000001
   1100 -> 01000000000001
   1101 -> 10000000000001

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 266MB peak: 266MB)

<font color=#A52A2A>@W:<a href="@W:MF511:@XP_HELP">MF511</a> : <!@TM:1666893398> | Found issues with constraints. Please check constraint checker report "/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level_cck.rpt" .</font> 

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 267MB peak: 267MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 267MB peak: 267MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 27 13:56:38 2022

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1666893395>
# Thu Oct 27 13:56:39 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro
OS: Manjaro Linux
Hostname: eric-manjaro
max virtual memory: unlimited (bytes)
max user processes: 514587
max stack size: 8388608 (bytes)


Implementation : synthesis_1
<a name=mapperReport150></a>Synopsys Microchip Technology Mapper, Version map202109actsp1, Build 056R, Built Jun 14 2022 12:05:51, @4302666</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 221MB peak: 221MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1666893400> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1666893400> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1666893400> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 232MB peak: 232MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 232MB peak: 232MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 232MB peak: 232MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 232MB peak: 232MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 262MB peak: 262MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5367:14:5367:147:@N:MO111:@XP_MSG">syn_dics.v(5367)</a><!@TM:1666893400> | Tristate driver un1_txrdy_IICE_29_tri4 (in view: VhdlGenLib.IICE_x(verilog)) on net un1_txrdy_IICE_29_tri4 (in view: VhdlGenLib.IICE_x(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5367:14:5367:147:@N:MO111:@XP_MSG">syn_dics.v(5367)</a><!@TM:1666893400> | Tristate driver un1_txrdy_IICE_29_tri3 (in view: VhdlGenLib.IICE_x(verilog)) on net un1_txrdy_IICE_29_tri3 (in view: VhdlGenLib.IICE_x(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5333:7:5333:21:@N:MO111:@XP_MSG">syn_dics.v(5333)</a><!@TM:1666893400> | Tristate driver b10_PbTt39_Y2x (in view: VhdlGenLib.IICE_x(verilog)) on net b10_PbTt39_Y2x (in view: VhdlGenLib.IICE_x(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5528:22:5528:38:@N:MO111:@XP_MSG">syn_dics.v(5528)</a><!@TM:1666893400> | Tristate driver b12_ocsGfWYY_Lyh (in view: VhdlGenLib.IICE_x(verilog)) on net b12_ocsGfWYY_Lyh (in view: VhdlGenLib.IICE_x(verilog)) has its enable tied to GND.
Dissolving instances under view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog) (flattening)


Available hyper_sources - for debug and ip models
HyperSrc tag uart_reader_i.ident_ihs_clk
HyperSrc tag uart_reader_i.ident_ihs_data_in
HyperSrc tag uart_reader_i.ident_ihs_data_out
HyperSrc tag uart_reader_i.ident_ihs_framing_err
HyperSrc tag uart_reader_i.ident_ihs_led1
HyperSrc tag uart_reader_i.ident_ihs_led2
HyperSrc tag uart_reader_i.ident_ihs_led3
HyperSrc tag uart_reader_i.ident_ihs_led4
HyperSrc tag uart_reader_i.ident_ihs_oen
HyperSrc tag uart_reader_i.ident_ihs_overflow
HyperSrc tag uart_reader_i.ident_ihs_parity_err
HyperSrc tag uart_reader_i.ident_ihs_rst
HyperSrc tag uart_reader_i.ident_ihs_rxrdy
HyperSrc tag uart_reader_i.ident_ihs_txrdy
HyperSrc tag uart_reader_i.ident_ihs_wen
HyperSrc tag uart_reader_i.bpsig_2753
HyperSrc tag uart_reader_i.bpsig_2835
HyperSrc tag ident_coreinst.IICE_INST.ident_ihs_IICE_master_clock
HyperSrc tag ident_coreinst.IICE_INST.Identify_IICE_trigger_ext
HyperSrc tag ident_coreinst.IICE_INST.b3_SoW.identify_sampler_ready
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_uireg
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_urstb
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrupd
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrck
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrcap
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_udrsh
HyperSrc tag ident_coreinst.comm_block_INST.jtagi.ujtag_wrapper_utdi

Making connections to hyper_source modules
<font color=#A52A2A>@W:<a href="@W:BN401:@XP_HELP">BN401</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:210:20:210:45:@W:BN401:@XP_MSG">syn_dics.v(210)</a><!@TM:1666893400> | Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'</font>
Deleting unused hyper source sample_clock_hs (in view: VhdlGenLib.IICE_x(verilog))
Deleting unused hyper source trigger_hs (in view: VhdlGenLib.IICE_x(verilog))
Deleting unused hyper source hypers_sampler_ready (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog))
Deleting unused hyper source hypers_ujtag_wrapper_uireg (in view: VhdlGenLib.jtag_interface_x(verilog))
Deleting unused hyper source hypers_ujtag_wrapper_urstb (in view: VhdlGenLib.jtag_interface_x(verilog))
Deleting unused hyper source hypers_ujtag_wrapper_udrupd (in view: VhdlGenLib.jtag_interface_x(verilog))
Deleting unused hyper source hypers_ujtag_wrapper_udrck (in view: VhdlGenLib.jtag_interface_x(verilog))
Deleting unused hyper source hypers_ujtag_wrapper_udrcap (in view: VhdlGenLib.jtag_interface_x(verilog))
Deleting unused hyper source hypers_ujtag_wrapper_udrsh (in view: VhdlGenLib.jtag_interface_x(verilog))
Deleting unused hyper source hypers_ujtag_wrapper_utdi (in view: VhdlGenLib.jtag_interface_x(verilog))

#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:5469:2:5469:8:@N:BN362:@XP_MSG">syn_dics.v(5469)</a><!@TM:1666893400> | Removing sequential instance b13_PSyil9s_FMZ_L (in view: VhdlGenLib.IICE_x(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 263MB peak: 263MB)

@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd:214:11:214:13:@N:MO231:@XP_MSG">Clock_gen.vhd(214)</a><!@TM:1666893400> | Found counter in view:coreuart_lib.COREUART_C0_COREUART_C0_0_Clock_gen_0_0(rtl) instance baud_cntr[12:0] 
Encoding state machine xmit_state[0:5] (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Tx_async_0_0(translated))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[0:3] (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd:264:6:264:8:@N:MO225:@XP_MSG">Rx_async.vhd(264)</a><!@TM:1666893400> | There are no possible illegal states for state machine rx_state[0:3] (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)); safe FSM implementation is not required.
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd:241:7:241:9:@W:MO161:@XP_MSG">Rx_async.vhd(241)</a><!@TM:1666893400> | Register bit last_bit[3] (in view view:coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd:241:7:241:9:@W:MO160:@XP_MSG">Rx_async.vhd(241)</a><!@TM:1666893400> | Register bit last_bit[2] (in view view:coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd:241:7:241:9:@W:MO160:@XP_MSG">Rx_async.vhd(241)</a><!@TM:1666893400> | Register bit last_bit[1] (in view view:coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd:241:7:241:9:@W:MO161:@XP_MSG">Rx_async.vhd(241)</a><!@TM:1666893400> | Register bit last_bit[0] (in view view:coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine uart_wr_state[0:2] (in view: work.uart_reader(architecture_uart_reader))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine b13_nAzGfFM_sLsv3[13:0] (in view: VhdlGenLib.b7_OCByLXC_Z1_x(verilog))
original code -> new code
   0000 -> 00000000000000
   0001 -> 00000000000011
   0010 -> 00000000000101
   0011 -> 00000000001001
   0100 -> 00000000010001
   0101 -> 00000000100001
   0110 -> 00000001000001
   0111 -> 00000010000001
   1000 -> 00000100000001
   1001 -> 00001000000001
   1010 -> 00010000000001
   1011 -> 00100000000001
   1100 -> 01000000000001
   1101 -> 10000000000001
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:4777:3:4777:9:@N:MO231:@XP_MSG">syn_dics.v(4777)</a><!@TM:1666893400> | Found counter in view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog) instance genblk4\.b7_nYhI39s[6:0] 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "0" on instance iclksync_status.b5_uU_cL. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "0" on instance iclksync_current_state.b5_uU_cL. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "0" on instance b13_nAzGfFM_sLsv3_i[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[1]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[2]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[3]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[5]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "0" on instance cntrl_chain.genblk2\.b3_nUT[6]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[1]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[2]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[3]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[0]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[1]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[2]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[3]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[4]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[5]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[6]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[7]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[8]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[9]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[10]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[11]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[12]. 
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1666893400> | Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[13]. 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:2737:4:2737:10:@W:FX107:@XP_MSG">syn_dics.v(2737)</a><!@TM:1666893400> | RAM b3_SoW.b3_SoW[28:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:2611:10:2611:16:@W:MO160:@XP_MSG">syn_dics.v(2611)</a><!@TM:1666893400> | Register bit genblk9\.b3_PfG[35] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:2611:10:2611:16:@W:MO160:@XP_MSG">syn_dics.v(2611)</a><!@TM:1666893400> | Register bit genblk9\.b3_PfG[34] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:2611:10:2611:16:@W:MO160:@XP_MSG">syn_dics.v(2611)</a><!@TM:1666893400> | Register bit genblk9\.b3_PfG[33] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:2611:10:2611:16:@W:MO160:@XP_MSG">syn_dics.v(2611)</a><!@TM:1666893400> | Register bit genblk9\.b3_PfG[32] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:2611:10:2611:16:@W:MO160:@XP_MSG">syn_dics.v(2611)</a><!@TM:1666893400> | Register bit genblk9\.b3_PfG[31] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:2611:10:2611:16:@W:MO160:@XP_MSG">syn_dics.v(2611)</a><!@TM:1666893400> | Register bit genblk9\.b3_PfG[30] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 266MB peak: 266MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:4191:2:4191:8:@W:BN132:@XP_MSG">syn_dics.v(4191)</a><!@TM:1666893400> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b7_1LbcgKG.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:4191:2:4191:8:@W:BN132:@XP_MSG">syn_dics.v(4191)</a><!@TM:1666893400> | Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b7_1LbcgKF.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:4810:2:4810:8:@N:BN362:@XP_MSG">syn_dics.v(4810)</a><!@TM:1666893400> | Removing sequential instance b5_nUTGT.b13_xYTFKCkrt_FH9 (in view: VhdlGenLib.IICE_x(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 270MB peak: 270MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:4472:3:4472:9:@N:BN362:@XP_MSG">syn_dics.v(4472)</a><!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b8_uUT_CqMr[4] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.v:4500:3:4500:9:@N:BN362:@XP_MSG">syn_dics.v(4500)</a><!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b4_oYh0[4] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 271MB peak: 271MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 272MB peak: 272MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 272MB peak: 272MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 272MB peak: 272MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 272MB peak: 272MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 278MB peak: 278MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.11ns		 414 /       577
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[0] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[1] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[2] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[3] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[4] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[5] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[6] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[7] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[8] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[9] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[10] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[11] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[12] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[13] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[14] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[15] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[16] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[17] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[18] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[19] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[20] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[21] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[22] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[23] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[24] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[25] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[26] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[27] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <!@TM:1666893400> | Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[28] (in view: work.top_level(architecture_top_level)) because it does not drive other instances. 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 278MB peak: 278MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 278MB peak: 278MB)



@S |Clock Optimization Summary


<a name=clockReport151></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
3 non-gated/non-generated clock tree(s) driving 529 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

====================================================================== Non-Gated/Non-Generated Clocks ======================================================================
Clock Tree ID     Driving Element                                       Drive Element Type              Fanout     Sample Instance                                          
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw@|E:ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[1]@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw     UJTAG                           265        ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[1]    
<a href="@|S:clk@|E:overflow_err_out@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       clk                                                   clock definition on port        256        overflow_err_out                                         
<a href="@|S:ident_coreinst.comm_block_INST.dr2_tck_keep@|E:ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       ident_coreinst.comm_block_INST.dr2_tck_keep           clock definition on keepbuf     8          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]
============================================================================================================================================================================
=========================================================================================================== Gated/Generated Clocks ===========================================================================================================
Clock Tree ID     Driving Element                                           Drive Element Type     Fanout     Sample Instance                                                          Explanation                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3@|E:ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk2\.b3_nUT[6]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3       CFG2                   13         ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk2\.b3_nUT[6]         No gated clock conversion method for cell cell:ACG4.SLE
<a href="@|S:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3@|E:ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[0]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_3     CFG2                   8          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[0]     No gated clock conversion method for cell cell:ACG4.SLE
==============================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 278MB peak: 278MB)

Writing Analyst data base /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/synwork/top_level_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 278MB peak: 278MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1666893400> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1666893400> | Synopsys Constraint File capacitance units using default value of 1pF  
@N:<a href="@N:BW278:@XP_HELP">BW278</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.fdc:2:0:2:1:@N:BW278:@XP_MSG">syn_dics.fdc(2)</a><!@TM:1666893400> | Clock ident_coreinst.comm_block_INST.dr2_tck source pin ident_coreinst.comm_block_INST.dr2_tck_keep.OUT[0]
@N:<a href="@N:BW279:@XP_HELP">BW279</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.fdc:2:0:2:1:@N:BW279:@XP_MSG">syn_dics.fdc(2)</a><!@TM:1666893400> | Clock ident_coreinst.comm_block_INST.dr2_tck drive pin ident_coreinst.comm_block_INST.jtagi.jtag_clkint_prim.Y
@N:<a href="@N:BW280:@XP_HELP">BW280</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.fdc:2:0:2:1:@N:BW280:@XP_MSG">syn_dics.fdc(2)</a><!@TM:1666893400> | Forward annotating clock ident_coreinst.comm_block_INST.dr2_tck on drive pins would add that clock to 265 clock pins including ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0.A_CLK
<font color=#A52A2A>@W:<a href="@W:BW295:@XP_HELP">BW295</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.fdc:2:0:2:1:@W:BW295:@XP_MSG">syn_dics.fdc(2)</a><!@TM:1666893400> | Forward annotation of clocks to input pins not allowed for this technology. Forward annotating clock ident_coreinst.comm_block_INST.dr2_tck on driving pins</font>
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.fdc:3:0:3:1:@W:BW156:@XP_MSG">syn_dics.fdc(3)</a><!@TM:1666893400> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font>
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1666893400> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1666893400> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1666893400> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 278MB peak: 278MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 278MB peak: 278MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 278MB peak: 278MB)

@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1666893400> | Found clock clk_main with period 20.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1666893400> | Found clock ident_coreinst.comm_block_INST.dr2_tck with period 1000.00ns  
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1666893400> | Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on net ident_coreinst.comm_block_INST.jtagi.identify_clk_int.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1666893400> | Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1666893400> | Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF.</font> 


<a name=timingReport152></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Thu Oct 27 13:56:40 2022
#


Top view:               top_level
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/designer/top_level/synthesis.fdc
                       /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.sdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1666893400> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1666893400> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary153></a>Performance Summary</a>
*******************


Worst slack in design: 4.663

                                                     Requested     Estimated      Requested     Estimated                 Clock        Clock                
Starting Clock                                       Frequency     Frequency      Period        Period        Slack       Type         Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk_main                                             50.0 MHz      246.0 MHz      20.000        4.065         15.935      declared     default_clkgroup     
ident_coreinst.comm_block_INST.dr2_tck               1.0 MHz       2922.3 MHz     1000.000      0.342         999.658     declared     identify_jtag_group1 
jtag_interface_x|b9_nv_oQwfYF                        100.0 MHz     508.9 MHz      10.000        1.965         8.035       inferred     Inferred_clkgroup_0_3
jtag_interface_x|b10_8Kz_rKlrtX                      100.0 MHz     225.2 MHz      10.000        4.440         5.560       inferred     Inferred_clkgroup_0_2
jtag_interface_x|identify_clk_int_inferred_clock     100.0 MHz     217.1 MHz      10.000        4.606         5.394       inferred     Inferred_clkgroup_0_1
System                                               100.0 MHz     208.8 MHz      10.000        4.790         5.210       system       system_clkgroup      
============================================================================================================================================================
<font color=#A52A2A>@W:<a href="@W:Z241:@XP_HELP">Z241</a> : <a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.fdc:2:0:2:1:@W:Z241:@XP_MSG">syn_dics.fdc(2)</a><!@TM:1666893400> | Source for clock ident_coreinst.comm_block_INST.dr2_tck should be moved to net ident_coreinst.comm_block_INST.jtagi.b7_oSD_3vW connected to driving cell pin ident_coreinst.comm_block_INST.jtagi.jtag_clkint_prim.O </font>





<a name=clockRelationships154></a>Clock Relationships</a>
*******************

Clocks                                                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                          Ending                                            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                            System                                            |  10.000      5.210    |  No paths    -      |  No paths    -      |  No paths    -    
System                                            ident_coreinst.comm_block_INST.dr2_tck            |  1000.000    997.738  |  No paths    -      |  No paths    -      |  No paths    -    
System                                            jtag_interface_x|identify_clk_int_inferred_clock  |  10.000      4.663    |  No paths    -      |  No paths    -      |  No paths    -    
System                                            jtag_interface_x|b10_8Kz_rKlrtX                   |  10.000      8.215    |  No paths    -      |  No paths    -      |  No paths    -    
System                                            jtag_interface_x|b9_nv_oQwfYF                     |  10.000      6.786    |  No paths    -      |  No paths    -      |  No paths    -    
clk_main                                          clk_main                                          |  20.000      15.935   |  No paths    -      |  No paths    -      |  No paths    -    
clk_main                                          jtag_interface_x|identify_clk_int_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.dr2_tck            System                                            |  1000.000    998.361  |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.dr2_tck            ident_coreinst.comm_block_INST.dr2_tck            |  1000.000    999.658  |  No paths    -      |  No paths    -      |  No paths    -    
ident_coreinst.comm_block_INST.dr2_tck            jtag_interface_x|b10_8Kz_rKlrtX                   |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock  System                                            |  10.000      7.032    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock  clk_main                                          |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock  jtag_interface_x|identify_clk_int_inferred_clock  |  10.000      5.394    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|identify_clk_int_inferred_clock  jtag_interface_x|b9_nv_oQwfYF                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b10_8Kz_rKlrtX                   System                                            |  10.000      5.560    |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b10_8Kz_rKlrtX                   jtag_interface_x|identify_clk_int_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b10_8Kz_rKlrtX                   jtag_interface_x|b9_nv_oQwfYF                     |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b9_nv_oQwfYF                     clk_main                                          |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b9_nv_oQwfYF                     jtag_interface_x|identify_clk_int_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
jtag_interface_x|b9_nv_oQwfYF                     jtag_interface_x|b9_nv_oQwfYF                     |  10.000      8.035    |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo155></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport156></a>Detailed Report for Clock: clk_main</a>
====================================



<a name=startingSlack157></a>Starting Points with Worst Slack</a>
********************************

                                                              Starting                                                 Arrival           
Instance                                                      Reference     Type     Pin     Net                       Time        Slack 
                                                              Clock                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[2]                   clk_main      SLE      Q       b3_nfs[2]                 0.218       15.935
ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[3]                   clk_main      SLE      Q       b3_nfs[3]                 0.218       15.999
ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[4]                   clk_main      SLE      Q       b3_nfs[4]                 0.218       16.032
ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[0]                   clk_main      SLE      Q       b3_nfs[0]                 0.218       16.150
ident_coreinst.IICE_INST.b5_nUTGT.b8_vABZ3qsY                 clk_main      SLE      Q       b8_vABZ3qsY               0.201       16.562
ident_coreinst.IICE_INST.b5_nUTGT.runstart_d                  clk_main      SLE      Q       runstart_d                0.218       16.597
ident_coreinst.IICE_INST.b5_nUTGT.b13_nAzGfFM_sLsv3[10]       clk_main      SLE      Q       b13_nAzGfFM_sLsv3[10]     0.201       16.734
ident_coreinst.IICE_INST.b5_nUTGT.b13_nAzGfFM_sLsv3[11]       clk_main      SLE      Q       b13_nAzGfFM_sLsv3[11]     0.201       16.790
ident_coreinst.IICE_INST.b5_nUTGT.b13_nAzGfFM_sLsv3[1]        clk_main      SLE      Q       b13_nAzGfFM_sLsv3[1]      0.218       16.805
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b10_nYhI3_umjB     clk_main      SLE      Q       b10_nYhI3_umjB            0.218       17.338
=========================================================================================================================================


<a name=endingSlack158></a>Ending Points with Worst Slack</a>
******************************

                                                             Starting                                           Required           
Instance                                                     Reference     Type     Pin     Net                 Time         Slack 
                                                             Clock                                                                 
-----------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[6]     clk_main      SLE      D       b7_nYhI39s_s[6]     20.000       15.935
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[5]     clk_main      SLE      D       b7_nYhI39s_s[5]     20.000       15.943
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[4]     clk_main      SLE      D       b7_nYhI39s_s[4]     20.000       15.951
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[3]     clk_main      SLE      D       b7_nYhI39s_s[3]     20.000       15.959
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[2]     clk_main      SLE      D       b7_nYhI39s_s[2]     20.000       15.967
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[1]     clk_main      SLE      D       b7_nYhI39s_s[1]     20.000       15.975
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[0]     clk_main      SLE      EN      b7_nYhI39se         19.873       16.294
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[1]     clk_main      SLE      EN      b7_nYhI39se         19.873       16.294
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[2]     clk_main      SLE      EN      b7_nYhI39se         19.873       16.294
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[3]     clk_main      SLE      EN      b7_nYhI39se         19.873       16.294
===================================================================================================================================



<a name=worstPaths159></a>Worst Path Information</a>
<a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level.srr:srsf/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level.srs:fp:124476:128940:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.000

    - Propagation time:                      4.065
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 15.935

    Number of logic level(s):                11
    Starting point:                          ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[2] / Q
    Ending point:                            ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[6] / D
    The start point is clocked by            clk_main [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK
    The end   point is clocked by            clk_main [rising] (rise=0.000 fall=10.000 period=20.000) on pin CLK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                             Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b5_nUTGT.b3_nfs[2]                      SLE      Q        Out     0.218     0.218 r     -         
b3_nfs[2]                                                        Net      -        -       0.579     -           5         
ident_coreinst.IICE_INST.b5_nUTGT.un1_b3_nfs_2_1                 CFG3     C        In      -         0.797 r     -         
ident_coreinst.IICE_INST.b5_nUTGT.un1_b3_nfs_2_1                 CFG3     Y        Out     0.148     0.945 r     -         
un1_b3_nfs_2_1                                                   Net      -        -       0.118     -           1         
ident_coreinst.IICE_INST.b5_nUTGT.b6_nUT_fF11                    CFG4     B        In      -         1.063 r     -         
ident_coreinst.IICE_INST.b5_nUTGT.b6_nUT_fF11                    CFG4     Y        Out     0.083     1.146 r     -         
b6_nUT_fF11                                                      Net      -        -       0.547     -           3         
ident_coreinst.IICE_INST.b5_nUTGT.b6_Ocm0rW_i_o2[1]              CFG2     A        In      -         1.693 r     -         
ident_coreinst.IICE_INST.b5_nUTGT.b6_Ocm0rW_i_o2[1]              CFG2     Y        Out     0.046     1.739 f     -         
N_146                                                            Net      -        -       0.609     -           7         
ident_coreinst.IICE_INST.b5_nUTGT.b8_nUT_TJfx_0_o3               CFG4     C        In      -         2.348 f     -         
ident_coreinst.IICE_INST.b5_nUTGT.b8_nUT_TJfx_0_o3               CFG4     Y        Out     0.130     2.479 r     -         
b8_nUT_TJfx                                                      Net      -        -       0.637     -           9         
ident_coreinst.IICE_INST.b5_nUTGT.b3_nUT_RNI3KSV4[0]             ARI1     D        In      -         3.115 r     -         
ident_coreinst.IICE_INST.b5_nUTGT.b3_nUT_RNI3KSV4[0]             ARI1     FCO      Out     0.492     3.607 f     -         
b7_nYhI39s_cry[0]                                                Net      -        -       0.000     -           1         
ident_coreinst.IICE_INST.b5_nUTGT.b3_nUT_RNI84TP7[1]             ARI1     FCI      In      -         3.607 f     -         
ident_coreinst.IICE_INST.b5_nUTGT.b3_nUT_RNI84TP7[1]             ARI1     FCO      Out     0.008     3.615 f     -         
b7_nYhI39s_cry[1]                                                Net      -        -       0.000     -           1         
ident_coreinst.IICE_INST.b5_nUTGT.b3_nUT_RNIFMTJA[2]             ARI1     FCI      In      -         3.615 f     -         
ident_coreinst.IICE_INST.b5_nUTGT.b3_nUT_RNIFMTJA[2]             ARI1     FCO      Out     0.008     3.623 f     -         
b7_nYhI39s_cry[2]                                                Net      -        -       0.000     -           1         
ident_coreinst.IICE_INST.b5_nUTGT.b3_nUT_RNIOAUDD[3]             ARI1     FCI      In      -         3.623 f     -         
ident_coreinst.IICE_INST.b5_nUTGT.b3_nUT_RNIOAUDD[3]             ARI1     FCO      Out     0.008     3.631 f     -         
b7_nYhI39s_cry[3]                                                Net      -        -       0.000     -           1         
ident_coreinst.IICE_INST.b5_nUTGT.b3_nUT_RNI31V7G[4]             ARI1     FCI      In      -         3.631 f     -         
ident_coreinst.IICE_INST.b5_nUTGT.b3_nUT_RNI31V7G[4]             ARI1     FCO      Out     0.008     3.639 f     -         
b7_nYhI39s_cry[4]                                                Net      -        -       0.000     -           1         
ident_coreinst.IICE_INST.b5_nUTGT.b3_nUT_RNIGPV1J[5]             ARI1     FCI      In      -         3.639 f     -         
ident_coreinst.IICE_INST.b5_nUTGT.b3_nUT_RNIGPV1J[5]             ARI1     FCO      Out     0.008     3.647 f     -         
b7_nYhI39s_cry[5]                                                Net      -        -       0.000     -           1         
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s_RNO[6]     ARI1     FCI      In      -         3.647 f     -         
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s_RNO[6]     ARI1     S        Out     0.300     3.947 r     -         
b7_nYhI39s_s[6]                                                  Net      -        -       0.118     -           1         
ident_coreinst.IICE_INST.b5_nUTGT.genblk4\.b7_nYhI39s[6]         SLE      D        In      -         4.065 r     -         
===========================================================================================================================
Total path delay (propagation time + setup) of 4.065 is 1.458(35.9%) logic and 2.608(64.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport160></a>Detailed Report for Clock: ident_coreinst.comm_block_INST.dr2_tck</a>
====================================



<a name=startingSlack161></a>Starting Points with Worst Slack</a>
********************************

                                                              Starting                                                                        Arrival            
Instance                                                      Reference                                  Type     Pin     Net                 Time        Slack  
                                                              Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[0]     0.218       998.361
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[1]     0.218       999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[2]     0.218       999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[3]     0.218       999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[4]     0.218       999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[5]     0.218       999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[6]     0.218       999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7]     ident_coreinst.comm_block_INST.dr2_tck     SLE      Q       b9_OvyH3_saL[7]     0.218       999.658
=================================================================================================================================================================


<a name=endingSlack162></a>Ending Points with Worst Slack</a>
******************************

                                                              Starting                                                                          Required            
Instance                                                      Reference                                  Type      Pin      Net                 Time         Slack  
                                                              Clock                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw             ident_coreinst.comm_block_INST.dr2_tck     UJTAG     UTDO     b9_PLF_6lNa2        1000.000     998.361
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[1]     1000.000     999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[1]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[2]     1000.000     999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[2]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[3]     1000.000     999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[3]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[4]     1000.000     999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[4]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[5]     1000.000     999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[5]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[6]     1000.000     999.658
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[6]     ident_coreinst.comm_block_INST.dr2_tck     SLE       D        b9_OvyH3_saL[7]     1000.000     999.658
====================================================================================================================================================================



<a name=worstPaths163></a>Worst Path Information</a>
<a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level.srr:srsf/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level.srs:fp:135168:136266:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1000.000

    - Propagation time:                      1.639
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 998.361

    Number of logic level(s):                2
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            ident_coreinst.comm_block_INST.dr2_tck [rising] (rise=0.000 fall=500.000 period=1000.000) on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                          Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[0]     SLE       Q        Out     0.218     0.218 r     -         
b9_OvyH3_saL[0]                                               Net       -        -       0.124     -           2         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF              CFG3      C        In      -         0.342 r     -         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF              CFG3      Y        Out     0.148     0.490 r     -         
b6_PLF_Bq                                                     Net       -        -       0.118     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2             CFG4      B        In      -         0.608 r     -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2             CFG4      Y        Out     0.083     0.691 r     -         
b9_PLF_6lNa2                                                  Net       -        -       0.948     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw             UJTAG     UTDO     In      -         1.639 r     -         
=========================================================================================================================
Total path delay (propagation time + setup) of 1.639 is 0.449(27.4%) logic and 1.190(72.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport164></a>Detailed Report for Clock: jtag_interface_x|b9_nv_oQwfYF</a>
====================================



<a name=startingSlack165></a>Starting Points with Worst Slack</a>
********************************

                                                                       Starting                                                               Arrival          
Instance                                                               Reference                         Type     Pin     Net                 Time        Slack
                                                                       Clock                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[1]       jtag_interface_x|b9_nv_oQwfYF     SLE      Q       b6_nfs_IF[1]        0.218       8.035
ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY     jtag_interface_x|b9_nv_oQwfYF     SLE      Q       b11_vABZ3qsY_qH     0.218       9.066
===============================================================================================================================================================


<a name=endingSlack166></a>Ending Points with Worst Slack</a>
******************************

                                                                       Starting                                                              Required          
Instance                                                               Reference                         Type     Pin     Net                Time         Slack
                                                                       Clock                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY     jtag_interface_x|b9_nv_oQwfYF     SLE      SLn     b6_nfs_IF_i[1]     9.944        8.035
ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY     jtag_interface_x|b9_nv_oQwfYF     SLE      D       b8_vABZ3qsY_0      10.000       8.676
===============================================================================================================================================================



<a name=worstPaths167></a>Worst Path Information</a>
<a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level.srr:srsf/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level.srs:fp:140538:141354:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.056
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.944

    - Propagation time:                      1.909
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.035

    Number of logic level(s):                1
    Starting point:                          ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[1] / Q
    Ending point:                            ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY / SLn
    The start point is clocked by            jtag_interface_x|b9_nv_oQwfYF [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            jtag_interface_x|b9_nv_oQwfYF [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs[1]             SLE      Q        Out     0.218     0.218 r     -         
b6_nfs_IF[1]                                                                 Net      -        -       0.756     -           20        
ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs_RNICFF8[1]     CFG1     A        In      -         0.974 r     -         
ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk1\.b3_nfs_RNICFF8[1]     CFG1     Y        Out     0.046     1.020 f     -         
b6_nfs_IF_i[1]                                                               Net      -        -       0.889     -           33        
ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk3\.b8_vABZ3qsY           SLE      SLn      In      -         1.909 f     -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 1.965 is 0.320(16.3%) logic and 1.645(83.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport168></a>Detailed Report for Clock: jtag_interface_x|b10_8Kz_rKlrtX</a>
====================================



<a name=startingSlack169></a>Starting Points with Worst Slack</a>
********************************

                                                                         Starting                                                                      Arrival          
Instance                                                                 Reference                           Type     Pin     Net                      Time        Slack
                                                                         Clock                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[4]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[4]     0.218       5.560
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[6]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[6]     0.218       5.605
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[5]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       IICE_comm2iice[1]        0.218       5.630
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[0]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b11_uRrc_WYOFjZ[0]       0.201       5.742
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[2]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       IICE_comm2iice[4]        0.201       5.804
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[3]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b13_nvmFL_fx2rbuQ[3]     0.201       5.934
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[1]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       IICE_comm2iice[5]        0.218       6.061
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7]     jtag_interface_x|b10_8Kz_rKlrtX     SLE      Q       b12_ORbIwXaEF_bd         0.218       7.524
========================================================================================================================================================================


<a name=endingSlack170></a>Ending Points with Worst Slack</a>
******************************

                                                      Starting                                                                Required          
Instance                                              Reference                           Type      Pin      Net              Time         Slack
                                                      Clock                                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw     jtag_interface_x|b10_8Kz_rKlrtX     UJTAG     UTDO     b9_PLF_6lNa2     10.000       5.560
================================================================================================================================================



<a name=worstPaths171></a>Worst Path Information</a>
<a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level.srr:srsf/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level.srs:fp:146430:150021:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      4.440
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.560

    Number of logic level(s):                8
    Starting point:                          ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[4] / Q
    Ending point:                            ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UTDO
    The start point is clocked by            jtag_interface_x|b10_8Kz_rKlrtX [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            System [rising]

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                     Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[4]     SLE       Q        Out     0.218     0.218 r     -         
b13_nvmFL_fx2rbuQ[4]                                                     Net       -        -       0.547     -           3         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b7_nUTQ_9u_0_a2_0_1                 CFG3      C        In      -         0.765 r     -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b7_nUTQ_9u_0_a2_0_1                 CFG3      Y        Out     0.132     0.897 f     -         
b7_nUTQ_9u_0_a2_0_1                                                      Net       -        -       0.124     -           2         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b7_nUTQ_9u_0_a2_0_1_RNI8STN         CFG4      A        In      -         1.021 f     -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b7_nUTQ_9u_0_a2_0_1_RNI8STN         CFG4      Y        Out     0.048     1.069 f     -         
N_68                                                                     Net       -        -       0.594     -           6         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b9_vbTtJX_ab_0_a2_0                 CFG2      A        In      -         1.663 f     -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b9_vbTtJX_ab_0_a2_0                 CFG2      Y        Out     0.048     1.711 f     -         
N_69                                                                     Net       -        -       0.579     -           5         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_0_a2_3                       CFG4      D        In      -         2.290 f     -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b3_PLF_0_a2_3                       CFG4      Y        Out     0.192     2.482 f     -         
N_65                                                                     Net       -        -       0.118     -           1         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF_0_1                     CFG4      D        In      -         2.599 f     -         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF_0_1                     CFG4      Y        Out     0.192     2.791 f     -         
b3_PLF_1_0                                                               Net       -        -       0.118     -           1         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF_1_0                     CFG4      D        In      -         2.909 f     -         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF_1_0                     CFG4      Y        Out     0.192     3.101 f     -         
b6_PLF_Bq_1                                                              Net       -        -       0.118     -           1         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF                         CFG3      B        In      -         3.219 f     -         
ident_coreinst.comm_block_INST.b7_Rcmi_ql.b3_PLF                         CFG3      Y        Out     0.077     3.296 f     -         
b6_PLF_Bq                                                                Net       -        -       0.118     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2                        CFG4      B        In      -         3.414 f     -         
ident_coreinst.comm_block_INST.jtagi.b9_PLF_6lNa2                        CFG4      Y        Out     0.077     3.492 f     -         
b9_PLF_6lNa2                                                             Net       -        -       0.948     -           1         
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        UJTAG     UTDO     In      -         4.440 f     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 4.440 is 1.175(26.5%) logic and 3.264(73.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport172></a>Detailed Report for Clock: jtag_interface_x|identify_clk_int_inferred_clock</a>
====================================



<a name=startingSlack173></a>Starting Points with Worst Slack</a>
********************************

                                                                                Starting                                                                                  Arrival          
Instance                                                                        Reference                                            Type     Pin     Net                 Time        Slack
                                                                                Clock                                                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[0]                        jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b9_v_mzCDYXs[0]     0.201       5.394
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[5]                        jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b9_v_mzCDYXs[5]     0.218       5.424
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[3]                        jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b9_v_mzCDYXs[3]     0.218       5.443
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[1]                        jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b9_v_mzCDYXs[1]     0.201       5.445
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[2]                        jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b9_v_mzCDYXs[2]     0.218       5.505
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[4]                        jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b9_v_mzCDYXs[4]     0.218       5.774
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[6]                        jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b9_v_mzCDYXs[6]     0.218       5.807
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b7_nYJ_BFM[0]                          jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b7_nYJ_BFM[0]       0.201       6.403
ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9[0]            jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       b4_ycsM             0.218       7.032
ident_coreinst.IICE_INST.b3_SoW.samplerStatus.genblk1\.b13_PLF_2grFt_FH9[0]     jtag_interface_x|identify_clk_int_inferred_clock     SLE      Q       ttdo                0.218       7.112
===========================================================================================================================================================================================


<a name=endingSlack174></a>Ending Points with Worst Slack</a>
******************************

                                                             Starting                                                                                              Required          
Instance                                                     Reference                                            Type        Pin            Net                   Time         Slack
                                                             Clock                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     jtag_interface_x|identify_clk_int_inferred_clock     RAM1K20     A_ADDR[10]     b9_v_mzCDYXs_4[5]     9.385        5.394
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     jtag_interface_x|identify_clk_int_inferred_clock     RAM1K20     A_ADDR[11]     b9_v_mzCDYXs_4[6]     9.385        5.394
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     jtag_interface_x|identify_clk_int_inferred_clock     RAM1K20     A_ADDR[9]      b9_v_mzCDYXs_4[4]     9.385        5.523
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     jtag_interface_x|identify_clk_int_inferred_clock     RAM1K20     A_ADDR[8]      b9_v_mzCDYXs_4[3]     9.385        5.601
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     jtag_interface_x|identify_clk_int_inferred_clock     RAM1K20     A_ADDR[5]      b9_v_mzCDYXs_4[0]     9.385        5.958
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     jtag_interface_x|identify_clk_int_inferred_clock     RAM1K20     A_ADDR[6]      b9_v_mzCDYXs_4[1]     9.385        6.133
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0     jtag_interface_x|identify_clk_int_inferred_clock     RAM1K20     A_ADDR[7]      b9_v_mzCDYXs_4[2]     9.385        6.133
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[5]     jtag_interface_x|identify_clk_int_inferred_clock     SLE         D              b9_v_mzCDYXsc_1       10.000       6.800
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[6]     jtag_interface_x|identify_clk_int_inferred_clock     SLE         D              b9_v_mzCDYXsc_2       10.000       6.800
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[4]     jtag_interface_x|identify_clk_int_inferred_clock     SLE         D              b9_v_mzCDYXsc_0       10.000       7.001
=====================================================================================================================================================================================



<a name=worstPaths175></a>Worst Path Information</a>
<a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level.srr:srsf/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level.srs:fp:157665:160542:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.385

    - Propagation time:                      3.991
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.394

    Number of logic level(s):                6
    Starting point:                          ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[0] / Q
    Ending point:                            ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0 / A_ADDR[10]
    The start point is clocked by            jtag_interface_x|identify_clk_int_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            jtag_interface_x|identify_clk_int_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin A_CLK

Instance / Net                                                                   Pin            Pin               Arrival     No. of    
Name                                                                 Type        Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs[0]             SLE         Q              Out     0.201     0.201 f     -         
b9_v_mzCDYXs[0]                                                      Net         -              -       0.563     -           4         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs13_4            CFG4        D              In      -         0.764 f     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs13_4            CFG4        Y              Out     0.192     0.956 f     -         
b9_v_mzCDYXs13_4                                                     Net         -              -       0.118     -           1         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs13              CFG4        D              In      -         1.074 f     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs13              CFG4        Y              Out     0.192     1.266 f     -         
b9_v_mzCDYXs13                                                       Net         -              -       0.563     -           4         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs13_RNIE1M42     CFG4        C              In      -         1.829 f     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXs13_RNIE1M42     CFG4        Y              Out     0.130     1.959 r     -         
un1_m6_0_a2_6                                                        Net         -              -       0.118     -           1         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b7_nYJ_BFM_RNIO8KG2[0]      CFG4        D              In      -         2.077 r     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b7_nYJ_BFM_RNIO8KG2[0]      CFG4        Y              Out     0.168     2.245 r     -         
b9_v_mzCDYXs_c3                                                      Net         -              -       0.579     -           5         
ident_coreinst.IICE_INST.b3_SoW.un1_genblk9\.b9_v_mzCDYXs_ac0_7      CFG3        B              In      -         2.824 r     -         
ident_coreinst.IICE_INST.b3_SoW.un1_genblk9\.b9_v_mzCDYXs_ac0_7      CFG3        Y              Out     0.083     2.907 r     -         
b9_v_mzCDYXs_c5                                                      Net         -              -       0.124     -           2         
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_RNO_4       CFG4        C              In      -         3.031 r     -         
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_RNO_4       CFG4        Y              Out     0.148     3.179 r     -         
b9_v_mzCDYXs_4[5]                                                    Net         -              -       0.812     -           1         
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0             RAM1K20     A_ADDR[10]     In      -         3.991 r     -         
========================================================================================================================================
Total path delay (propagation time + setup) of 4.606 is 1.728(37.5%) logic and 2.878(62.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport176></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack177></a>Starting Points with Worst Slack</a>
********************************

                                                      Starting                                                   Arrival          
Instance                                              Reference     Type      Pin          Net                   Time        Slack
                                                      Clock                                                                       
----------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw     System        UJTAG     UIREG[2]     b6_uS_MrX[1]          0.000       4.663
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw     System        UJTAG     UIREG[5]     b6_uS_MrX[4]          0.000       4.814
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw     System        UJTAG     UIREG[1]     b6_uS_MrX[0]          0.000       4.854
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw     System        UJTAG     UIREG[3]     b6_uS_MrX[2]          0.000       5.130
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw     System        UJTAG     UIREG[4]     b6_uS_MrX[3]          0.000       5.171
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw     System        UJTAG     UIREG[6]     b3_1Um                0.000       5.267
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw     System        UJTAG     UDRSH        b5_OvyH3              0.000       6.044
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw     System        UJTAG     UDRCAP       b7_nFG0rDY            0.000       6.442
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw     System        UJTAG     UTDI         IICE_comm2iice[7]     0.000       9.190
==================================================================================================================================


<a name=endingSlack178></a>Ending Points with Worst Slack</a>
******************************

                                                                         Starting                                                                           Required          
Instance                                                                 Reference     Type        Pin            Net                                       Time         Slack
                                                                         Clock                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0                 System        RAM1K20     A_ADDR[5]      b9_v_mzCDYXs_4[0]                         9.385        4.663
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0                 System        RAM1K20     A_ADDR[9]      b9_v_mzCDYXs_4[4]                         9.385        4.811
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0                 System        RAM1K20     A_ADDR[6]      b9_v_mzCDYXs_4[1]                         9.385        4.837
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0                 System        RAM1K20     A_ADDR[7]      b9_v_mzCDYXs_4[2]                         9.385        4.837
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0                 System        RAM1K20     A_ADDR[8]      b9_v_mzCDYXs_4[3]                         9.385        4.837
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0                 System        RAM1K20     A_ADDR[10]     b9_v_mzCDYXs_4[5]                         9.385        4.837
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0                 System        RAM1K20     A_ADDR[11]     b9_v_mzCDYXs_4[6]                         9.385        4.837
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                        System        UJTAG       UTDO           b9_PLF_6lNa2                              10.000       5.210
ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9[0]     System        SLE         EN             un1_b13_PLF_2grFt_FH911_i_a2_RNI6IFM1     9.873        5.749
ident_coreinst.IICE_INST.b3_SoW.virOut.genblk1\.b13_PLF_2grFt_FH9[1]     System        SLE         EN             un1_b13_PLF_2grFt_FH911_i_a2_RNI6IFM1     9.873        5.749
==============================================================================================================================================================================



<a name=worstPaths179></a>Worst Path Information</a>
<a href="/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level.srr:srsf/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level.srs:fp:167014:169870:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.385

    - Propagation time:                      4.722
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     4.663

    Number of logic level(s):                6
    Starting point:                          ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw / UIREG[2]
    Ending point:                            ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0 / A_ADDR[5]
    The start point is clocked by            System [rising]
    The end   point is clocked by            jtag_interface_x|identify_clk_int_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin A_CLK

Instance / Net                                                                   Pin           Pin               Arrival     No. of    
Name                                                                 Type        Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw                    UJTAG       UIREG[2]      Out     0.000     0.000 r     -         
b6_uS_MrX[1]                                                         Net         -             -       0.547     -           3         
ident_coreinst.comm_block_INST.jtagi.b9_96_cLqgOF5                   CFG4        C             In      -         0.547 r     -         
ident_coreinst.comm_block_INST.jtagi.b9_96_cLqgOF5                   CFG4        Y             Out     0.132     0.679 f     -         
b9_96_cLqgOF5                                                        Net         -             -       0.594     -           6         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b7_nUTQ_9u_0_a2_0_1_RNI8STN     CFG4        C             In      -         1.273 f     -         
ident_coreinst.IICE_INST.b8_uKr_IFLY.b7_nUTQ_9u_0_a2_0_1_RNI8STN     CFG4        Y             Out     0.145     1.419 f     -         
N_68                                                                 Net         -             -       0.594     -           6         
ident_coreinst.IICE_INST.b3_SoW.N_159_a2_1                           CFG3        B             In      -         2.013 f     -         
ident_coreinst.IICE_INST.b3_SoW.N_159_a2_1                           CFG3        Y             Out     0.077     2.091 f     -         
N_171_i_1                                                            Net         -             -       0.547     -           3         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b7_nYJ_BFM_RNIF1JE3[0]      CFG4        D             In      -         2.638 f     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b7_nYJ_BFM_RNIF1JE3[0]      CFG4        Y             Out     0.192     2.829 f     -         
N_171_i                                                              Net         -             -       0.674     -           12        
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXsc_3             CFG4        D             In      -         3.503 f     -         
ident_coreinst.IICE_INST.b3_SoW.genblk9\.b9_v_mzCDYXsc_3             CFG4        Y             Out     0.232     3.735 r     -         
b9_v_mzCDYXsc_3                                                      Net         -             -       0.124     -           2         
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_RNO         CFG2        A             In      -         3.859 r     -         
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_RNO         CFG2        Y             Out     0.051     3.910 r     -         
b9_v_mzCDYXs_4[0]                                                    Net         -             -       0.812     -           1         
ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0             RAM1K20     A_ADDR[5]     In      -         4.722 r     -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 5.337 is 1.445(27.1%) logic and 3.893(72.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 278MB peak: 278MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 278MB peak: 278MB)

---------------------------------------
<a name=resourceUsage180></a>Resource Usage Report for top_level </a>

Mapping to part: mpf300tfcg1152-1
Cell usage:
CLKINT          4 uses
UJTAG           1 use
CFG1           6 uses
CFG2           73 uses
CFG3           119 uses
CFG4           157 uses

Carry cells:
ARI1            30 uses - used for arithmetic functions
ARI1            4 uses - used for Wide-Mux implementation
Total ARI1      34 uses


Sequential Cells: 
SLE            548 uses

DSP Blocks:    0 of 924 (0%)

I/O ports: 28
I/O primitives: 22
INBUF          4 uses
OUTBUF         18 uses


Global Clock Buffers: 4

RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 1 of 952 (0%)

Total LUTs:    389

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K20  Interface Logic : SLEs = 36; LUTs = 36;
MACC_PA     Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  548 + 0 + 36 + 0 = 584;
Total number of LUTs after P&R:  389 + 0 + 36 + 0 = 425;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 278MB peak: 278MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 27 13:56:40 2022

###########################################################]

</pre></samp></body></html>
