
---------- Begin Simulation Statistics ----------
final_tick                               1128108446178                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 116500                       # Simulator instruction rate (inst/s)
host_mem_usage                              134384712                       # Number of bytes of host memory used
host_op_rate                                   134122                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20533.91                       # Real time elapsed on the host
host_tick_rate                                8286484                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2392208730                       # Number of instructions simulated
sim_ops                                    2754052123                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.170154                       # Number of seconds simulated
sim_ticks                                170153895972                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       732533                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1465058                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     29.951306                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        25850291                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     86307725                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        98834                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     75901121                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3215301                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3216619                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1318                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        90284483                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         3975616                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           72                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         127720110                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        113662197                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        98684                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           89066009                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      26936014                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      7066138                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      2631389                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    392208729                       # Number of instructions committed
system.switch_cpus.commit.committedOps      458899495                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    407653095                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.125711                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.283263                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    279098006     68.46%     68.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     50018712     12.27%     80.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     16545980      4.06%     84.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      9870671      2.42%     87.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     10895970      2.67%     89.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      3122786      0.77%     90.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      6663804      1.63%     92.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      4501152      1.10%     93.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     26936014      6.61%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    407653095                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      3950553                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         416353792                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              98952801                       # Number of loads committed
system.switch_cpus.commit.membars             7851231                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    278952736     60.79%     60.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      1570306      0.34%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     98952801     21.56%     82.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     79423652     17.31%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    458899495                       # Class of committed instruction
system.switch_cpus.commit.refs              178376453                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts           9716316                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           392208729                       # Number of Instructions Simulated
system.switch_cpus.committedOps             458899495                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.040372                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.040372                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     330560677                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           152                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     25768348                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      462941966                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         13967239                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          46321359                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         100704                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           554                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      17091769                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            90284483                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          48765035                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             359107259                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          7695                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              397191643                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          201708                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.221262                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     48833548                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     33041208                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.973407                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    408041749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.138245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.479862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        317863724     77.90%     77.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         11363371      2.78%     80.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          9350128      2.29%     82.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         10224959      2.51%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          9948824      2.44%     87.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          4375056      1.07%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          6647237      1.63%     90.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          3988465      0.98%     91.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         34279985      8.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    408041749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1167                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       147154                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         89197067                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.140710                       # Inst execution rate
system.switch_cpus.iew.exec_refs            184185057                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           79532292                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          289394                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      99351832                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      7090746                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          327                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     79708729                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    461530851                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     104652765                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       179507                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     465458799                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             34                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       5214295                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         100704                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       5215097                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      3233979                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         2741                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      5496941                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       399029                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       285075                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         2741                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          575                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       146579                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         421320600                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             459809135                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.574630                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         242103579                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.126865                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              459859584                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        532949661                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       315668353                       # number of integer regfile writes
system.switch_cpus.ipc                       0.961195                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.961195                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     279786104     60.09%     60.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1570306      0.34%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     60.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    104700124     22.49%     82.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     79581769     17.09%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      465638306                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             7623788                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016373                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          789181     10.35%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     10.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2600719     34.11%     44.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       4233888     55.54%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      458697647                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1317959744                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    450092734                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    454444059                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          454440104                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         465638306                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      7090747                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2631347                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         9356                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        24608                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      2671287                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    408041749                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.141154                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.972613                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    264265856     64.76%     64.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     42656249     10.45%     75.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     22496538      5.51%     80.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     18582686      4.55%     85.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     18149747      4.45%     89.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     17117709      4.20%     93.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     13698969      3.36%     97.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      6732384      1.65%     98.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      4341611      1.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    408041749                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.141150                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       14564447                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     28991761                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses      9716401                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes      9720850                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      2426359                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4709555                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     99351832                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     79708729                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       549574814                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       28264504                       # number of misc regfile writes
system.switch_cpus.numCycles                408042916                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         8700770                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     445625022                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1563607                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         22021527                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      105277812                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         49223                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     689532310                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      462153087                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    449154120                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          56039883                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents           4097                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         100704                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     120477912                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3529083                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    530052196                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    200700951                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      8685616                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         101079735                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      7090761                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups      6479060                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            842247809                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           923450454                       # The number of ROB writes
system.switch_cpus.timesIdled                      13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads          6477580                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         3238823                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           13                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       732538                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       732528                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1465076                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         732541                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1128108446178                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             732489                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       580500                       # Transaction distribution
system.membus.trans_dist::CleanEvict           152021                       # Transaction distribution
system.membus.trans_dist::ReadExReq                48                       # Transaction distribution
system.membus.trans_dist::ReadExResp               48                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        732489                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1100029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1097566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2197595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2197595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     84335360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     83733376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    168068736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               168068736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            732537                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  732537    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              732537                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3374220980                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3370508677                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6830258044                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1128108446178                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1128108446178                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1128108446178                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1128108446178                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1128108446178                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1128108446178                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            732490                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1161004                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           38                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          884575                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               48                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              48                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            38                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       732452                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2197500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2197614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    168064512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              168074240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1313079                       # Total snoops (count)
system.tol2bus.snoopTraffic                  74304000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2045617                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.358115                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.479460                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1313063     64.19%     64.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 732541     35.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     13      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2045617                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1579280748                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1527262500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             79230                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1128108446178                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     46932992                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          46935168                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     37400192                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       37400192                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       366664                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             366681                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       292189                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            292189                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst        12788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    275826726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            275839514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst        12788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           12788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     219802149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           219802149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     219802149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst        12788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    275826726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           495641663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    584378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    733326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000046568438                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        32600                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        32600                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1428632                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            553406                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     366681                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    292189                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   733362                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  584378                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           196368                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            99788                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             9206                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            39886                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            98114                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            50558                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               12                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               48                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            9240                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           82888                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          147246                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            98096                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            99689                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             9192                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            39832                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            98138                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            49088                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               48                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            9252                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           82836                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           98176                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.10                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  8285206050                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                3666800000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            22035706050                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    11297.60                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               30047.60                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  655776                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 526698                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                89.42                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               90.13                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               733362                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              584378                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 366636                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 366636                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     42                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     42                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 31100                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 31370                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 32600                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 32604                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 32605                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 32602                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 32601                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 32601                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 32601                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 32601                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 32601                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 32601                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 32601                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 32601                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 32601                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 32601                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 32600                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 32600                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   272                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       135232                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   623.618079                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   481.040543                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   363.647629                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         3048      2.25%      2.25% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        23167     17.13%     19.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        11850      8.76%     28.15% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        19234     14.22%     42.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        10017      7.41%     49.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         5960      4.41%     54.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         5915      4.37%     58.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         6059      4.48%     63.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        49982     36.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       135232                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        32600                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.495031                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    22.318590                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     2.782719                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17           41      0.13%      0.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19         4555     13.97%     14.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21         6386     19.59%     33.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23         5623     17.25%     50.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25         8775     26.92%     77.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27         6768     20.76%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29          445      1.37%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::42-43            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        32600                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        32600                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.924755                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.919927                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.403154                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            1231      3.78%      3.78% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             259      0.79%      4.57% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           30848     94.63%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             260      0.80%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        32600                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              46935040                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    128                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               37398208                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               46935168                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            37400192                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      275.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      219.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   275.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   219.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.87                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.15                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.72                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 170153414754                       # Total gap between requests
system.mem_ctrls0.avgGap                    258250.36                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2176                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     46932864                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     37398208                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 12788.423018877427                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 275825973.492391407490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 219790488.994469642639                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           34                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       733328                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       584378                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1184330                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  22034521720                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 3963258163798                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     34833.24                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     30047.29                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   6782011.24                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   89.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           313174680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           166456290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         1709501640                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         993428640                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    13431727920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     41538320790                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     30359032800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy       88511642760                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       520.185813                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  78474094080                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   5681780000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  85998021892                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           652388940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           346749150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         3526688760                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2056862700                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    13431727920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     65958298980                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      9795260160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy       95767976610                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       562.831524                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  24731157598                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   5681780000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 139740958374                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1128108446178                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     46826880                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          46829568                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     36903808                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       36903808                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       365835                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             365856                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       288311                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            288311                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        15797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    275203102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            275218900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        15797                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           15797                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     216884884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           216884884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     216884884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        15797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    275203102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           492103784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    576622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    731670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000059585528                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        32203                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        32203                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1423802                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            544750                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     365856                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    288311                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   731712                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  576622                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           196340                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            99764                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             9206                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            41420                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            98112                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            52092                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               12                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               30                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               24                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            4596                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           82860                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          147248                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            98096                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            98145                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             7664                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            41364                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            98144                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            47554                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9               24                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            4602                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           82836                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           98176                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.82                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  8173650112                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                3658560000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            21893250112                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    11170.58                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               29920.58                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  649647                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 521584                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                88.78                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               90.46                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               731712                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              576622                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 365828                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 365828                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     24                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     25                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 30212                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 30679                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 32200                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 32202                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 32202                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 32202                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 32203                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 32203                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 32204                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 32204                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 32203                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 32203                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 32204                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 32204                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 32203                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 32203                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 32203                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 32203                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   470                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       137086                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   610.801161                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   473.022920                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   361.582440                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         1417      1.03%      1.03% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        25170     18.36%     19.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        13611      9.93%     29.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        20696     15.10%     44.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         9856      7.19%     51.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         6644      4.85%     56.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         5782      4.22%     60.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         5544      4.04%     64.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        48366     35.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       137086                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        32203                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     22.721796                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    22.571341                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     2.598859                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15            1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17          345      1.07%      1.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19         2439      7.57%      8.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21         3767     11.70%     20.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23        12813     39.79%     60.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25         5745     17.84%     77.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27         6108     18.97%     96.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29          620      1.93%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31          353      1.10%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33           10      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::42-43            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-49            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        32203                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        32203                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.905319                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.899230                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.452869                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            1525      4.74%      4.74% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             396      1.23%      5.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           29885     92.80%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             397      1.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        32203                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              46829568                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               36902720                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               46829568                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            36903808                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      275.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      216.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   275.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   216.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.84                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.15                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.69                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 170153453535                       # Total gap between requests
system.mem_ctrls1.avgGap                    260107.06                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     46826880                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     36902720                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 15797.463729201527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 275203102.065354347229                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 216878489.847053498030                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       731670                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       576622                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1943932                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  21891306180                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 3952011530400                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     46284.10                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     29919.64                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   6853730.05                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   89.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           316294860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           168114705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         1676200680                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         969030360                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    13431727920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     40712392500                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     31054925280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy       88328686305                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       519.110572                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  80249257977                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   5681780000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  84222857995                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           662499180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           352126665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         3548223000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2040847740                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    13431727920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     64981285920                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     10617986400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy       95634696825                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       562.048235                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  26859585665                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   5681780000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 137612530307                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1128108446178                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data            1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       732499                       # number of demand (read+write) misses
system.l2.demand_misses::total                 732537                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           38                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       732499                       # number of overall misses
system.l2.overall_misses::total                732537                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3567018                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  59036759988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      59040327006                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3567018                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  59036759988                       # number of overall miss cycles
system.l2.overall_miss_latency::total     59040327006                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       732500                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               732538                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       732500                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              732538                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.999999                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999999                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.999999                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999999                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 93868.894737                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80596.369398                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80597.057904                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 93868.894737                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80596.369398                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80597.057904                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              580500                       # number of writebacks
system.l2.writebacks::total                    580500                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       732499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            732537                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       732499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           732537                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3241536                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  52782756929                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  52785998465                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3241536                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  52782756929                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  52785998465                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.999999                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999999                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.999999                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999999                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 85303.578947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72058.469607                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72059.156691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 85303.578947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72058.469607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72059.156691                       # average overall mshr miss latency
system.l2.replacements                        1313079                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       580504                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           580504                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       580504                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       580504                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           38                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               38                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           38                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           38                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       151983                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        151983                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data           48                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  48                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      3871011                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3871011                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80646.062500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80646.062500                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           48                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             48                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      3459301                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3459301                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72068.770833                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72068.770833                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3567018                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3567018                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           38                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             38                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 93868.894737                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93868.894737                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3241536                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3241536                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 85303.578947                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85303.578947                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       732451                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          732451                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  59032888977                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  59032888977                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       732452                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        732452                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.999999                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.999999                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80596.366142                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80596.366142                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       732451                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       732451                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  52779297628                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  52779297628                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.999999                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72058.468932                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72058.468932                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1128108446178                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          128                       # Cycle average of tags in use
system.l2.tags.total_refs                     1313208                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1313207                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000001                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      58.316772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.001784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.002780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    69.678663                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.455600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.544365                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24754087                       # Number of tag accesses
system.l2.tags.data_accesses                 24754087                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    957954550206                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   170153895972                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1128108446178                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099698                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     48764986                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2050864684                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099698                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     48764986                       # number of overall hits
system.cpu.icache.overall_hits::total      2050864684                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          794                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           48                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            842                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          794                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           48                       # number of overall misses
system.cpu.icache.overall_misses::total           842                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4413945                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4413945                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4413945                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4413945                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100492                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     48765034                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2050865526                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100492                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     48765034                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2050865526                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 91957.187500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5242.214964                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 91957.187500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5242.214964                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          449                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    74.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          208                       # number of writebacks
system.cpu.icache.writebacks::total               208                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3616224                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3616224                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3616224                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3616224                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 95163.789474                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95163.789474                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 95163.789474                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95163.789474                       # average overall mshr miss latency
system.cpu.icache.replacements                    208                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099698                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     48764986                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2050864684                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          794                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           48                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           842                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4413945                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4413945                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100492                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     48765034                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2050865526                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 91957.187500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5242.214964                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3616224                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3616224                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 95163.789474                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95163.789474                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1128108446178                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.806968                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2050865516                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               832                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2464982.591346                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   618.323354                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     5.483614                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990903                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.008788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999691                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       79983756346                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      79983756346                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1128108446178                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1128108446178                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1128108446178                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1128108446178                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1128108446178                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    756136939                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    158803538                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        914940477                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    756136939                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    158803538                       # number of overall hits
system.cpu.dcache.overall_hits::total       914940477                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6829208                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3195167                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10024375                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6829208                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3195167                       # number of overall misses
system.cpu.dcache.overall_misses::total      10024375                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 263159649849                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 263159649849                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 263159649849                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 263159649849                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    762966147                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    161998705                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    924964852                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    762966147                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    161998705                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    924964852                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008951                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.019723                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010838                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008951                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019723                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010838                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 82361.782608                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26251.975794                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 82361.782608                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26251.975794                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          224                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.363636                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            9                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6801339                       # number of writebacks
system.cpu.dcache.writebacks::total           6801339                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2462679                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2462679                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2462679                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2462679                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       732488                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       732488                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       732488                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       732488                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  59952253047                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  59952253047                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  59952253047                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  59952253047                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.004522                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000792                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.004522                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000792                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81847.420090                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81847.420090                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81847.420090                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81847.420090                       # average overall mshr miss latency
system.cpu.dcache.replacements                7561510                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    393219004                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     86446126                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       479665130                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2771604                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3195059                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5966663                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 263150348664                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 263150348664                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    395990608                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     89641185                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    485631793                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006999                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.035643                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012286                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 82361.655501                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44103.437493                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2462619                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2462619                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       732440                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       732440                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  59948321154                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  59948321154                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008171                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001508                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81847.415698                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81847.415698                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    362917935                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     72357412                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      435275347                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4057604                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          108                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4057712                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      9301185                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9301185                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    366975539                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     72357520                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    439333059                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011057                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009236                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 86122.083333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     2.292224                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           60                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           48                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      3931893                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3931893                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81914.437500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81914.437500                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     28391707                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      7066153                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     35457860                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           58                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           22                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           80                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      2004936                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2004936                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     28391765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      7066175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     35457940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 91133.454545                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 25061.700000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data           10                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           12                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       884874                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       884874                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73739.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73739.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     28391765                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      7066126                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     35457891                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     28391765                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      7066126                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     35457891                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1128108446178                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998780                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           993417994                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7561766                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            131.373808                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   225.383456                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    30.615324                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.880404                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.119591                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       31875743622                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      31875743622                       # Number of data accesses

---------- End Simulation Statistics   ----------
