Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/University/LC Lab/Codes/LC_Project/test_bench_isim_beh.exe -prj E:/University/LC Lab/Codes/LC_Project/test_bench_beh.prj work.test_bench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/University/LC Lab/Codes/LC_Project/register.v" into library work
Analyzing Verilog file "E:/University/LC Lab/Codes/LC_Project/FSM.v" into library work
Analyzing Verilog file "E:/University/LC Lab/Codes/LC_Project/controller.v" into library work
Analyzing Verilog file "E:/University/LC Lab/Codes/LC_Project/test_bench.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module FSM
Compiling module register
Compiling module controller
Compiling module test_bench
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable E:/University/LC Lab/Codes/LC_Project/test_bench_isim_beh.exe
Fuse Memory Usage: 27456 KB
Fuse CPU Usage: 499 ms
