Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 25 03:09:41 2024
| Host         : DESKTOP-5CTLBIO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-20  Warning           Non-clocked latch                                                 11          
TIMING-23  Warning           Combinational loop found                                          1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (402)
8. checking generated_clocks (0)
9. checking loops (8)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (1)

1. checking no_clock (64)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: dataConsume1/cur_state_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: dataConsume1/cur_state_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: dataConsume1/cur_state_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: dataConsume1/cur_state_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/reg3_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dataConsume1/reg3_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (402)
--------------------------------
 There are 402 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (8)
---------------------
 There are 8 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (1)
----------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.007        0.000                      0                  882        0.019        0.000                      0                  882        4.500        0.000                       0                   408  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 41.666}       83.333          12.000          
  clk_out_clk_wiz_0     {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          
sys_clk_pin             {0.000 41.660}       83.330          12.000          
  clk_out_clk_wiz_0_1   {0.000 5.000}        10.000          100.004         
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      16.667        0.000                       0                     1  
  clk_out_clk_wiz_0           2.008        0.000                      0                  882        0.261        0.000                      0                  882        4.500        0.000                       0                   404  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out_clk_wiz_0_1         2.024        0.000                      0                  882        0.261        0.000                      0                  882        4.500        0.000                       0                   404  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_0_1  clk_out_clk_wiz_0          2.008        0.000                      0                  882        0.019        0.000                      0                  882  
clk_out_clk_wiz_0    clk_out_clk_wiz_0_1        2.007        0.000                      0                  882        0.019        0.000                      0                  882  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out_clk_wiz_0                           
(none)                clk_out_clk_wiz_0_1                         
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out_clk_wiz_0     
(none)                                      clk_out_clk_wiz_0_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.776ns  (logic 3.985ns (51.248%)  route 3.791ns (48.752%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    cmdProc1/clk
    SLICE_X11Y93         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDSE (Prop_fdse_C_Q)         0.419    -0.517 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.836     0.319    dataConsume1/numWords_bcd[2][0]
    SLICE_X13Y93         LUT3 (Prop_lut3_I0_O)        0.299     0.618 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.618    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.198 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.691     1.889    dataConsume1/numWords_int1[7]
    SLICE_X10Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.574     2.463 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.463    dataConsume1/i__carry_i_12_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.682 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.479     3.161    dataConsume1/PCOUT[8]
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     3.711 r  dataConsume1/i__carry_i_9/O[3]
                         net (fo=5, routed)           0.690     4.401    dataConsume1/numWords_int0[8]
    SLICE_X13Y95         LUT6 (Prop_lut6_I1_O)        0.307     4.708 r  dataConsume1/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.511     5.220    dataConsume1/i__carry__0_i_1__0_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     5.708 f  dataConsume1/next_state1_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.583     6.291    dataConsume1/next_state1_inferred__1/i__carry__0_n_2
    SLICE_X15Y99         LUT6 (Prop_lut6_I5_O)        0.332     6.623 r  dataConsume1/cur_state[0]_i_3/O
                         net (fo=1, routed)           0.000     6.623    dataConsume1/cur_state[0]_i_3_n_0
    SLICE_X15Y99         MUXF7 (Prop_muxf7_I1_O)      0.217     6.840 r  dataConsume1/cur_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.840    dataConsume1/next_state[0]
    SLICE_X15Y99         FDCE                                         r  dataConsume1/cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.441     8.465    dataConsume1/clk_out
    SLICE_X15Y99         FDCE                                         r  dataConsume1/cur_state_reg[0]/C
                         clock pessimism              0.561     9.026    
                         clock uncertainty           -0.242     8.783    
    SLICE_X15Y99         FDCE (Setup_fdce_C_D)        0.064     8.847    dataConsume1/cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.847    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.732ns  (logic 3.816ns (49.353%)  route 3.916ns (50.647%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 8.640 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    cmdProc1/clk
    SLICE_X11Y93         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDSE (Prop_fdse_C_Q)         0.419    -0.517 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.836     0.319    dataConsume1/numWords_bcd[2][0]
    SLICE_X13Y93         LUT3 (Prop_lut3_I0_O)        0.299     0.618 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.618    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.198 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.691     1.889    dataConsume1/numWords_int1[7]
    SLICE_X10Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.574     2.463 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.463    dataConsume1/i__carry_i_12_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.682 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.479     3.161    dataConsume1/PCOUT[8]
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     3.711 r  dataConsume1/i__carry_i_9/O[3]
                         net (fo=5, routed)           0.831     4.543    dataConsume1/numWords_int0[8]
    SLICE_X14Y97         LUT4 (Prop_lut4_I2_O)        0.331     4.874 r  dataConsume1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.874    dataConsume1/i__carry__0_i_1_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.227 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=5, routed)           0.356     5.582    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X14Y99         LUT6 (Prop_lut6_I1_O)        0.367     5.949 r  dataConsume1/cur_state[2]_i_2/O
                         net (fo=1, routed)           0.723     6.672    dataConsume1/cur_state[2]_i_2_n_0
    SLICE_X14Y100        LUT5 (Prop_lut5_I3_O)        0.124     6.796 r  dataConsume1/cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.796    dataConsume1/next_state[2]
    SLICE_X14Y100        FDCE                                         r  dataConsume1/cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.616     8.640    dataConsume1/clk_out
    SLICE_X14Y100        FDCE                                         r  dataConsume1/cur_state_reg[2]/C
                         clock pessimism              0.490     9.130    
                         clock uncertainty           -0.242     8.887    
    SLICE_X14Y100        FDCE (Setup_fdce_C_D)        0.077     8.964    dataConsume1/cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.548ns  (logic 3.816ns (50.554%)  route 3.732ns (49.446%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    cmdProc1/clk
    SLICE_X11Y93         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDSE (Prop_fdse_C_Q)         0.419    -0.517 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.836     0.319    dataConsume1/numWords_bcd[2][0]
    SLICE_X13Y93         LUT3 (Prop_lut3_I0_O)        0.299     0.618 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.618    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.198 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.691     1.889    dataConsume1/numWords_int1[7]
    SLICE_X10Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.574     2.463 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.463    dataConsume1/i__carry_i_12_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.682 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.479     3.161    dataConsume1/PCOUT[8]
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     3.711 r  dataConsume1/i__carry_i_9/O[3]
                         net (fo=5, routed)           0.831     4.543    dataConsume1/numWords_int0[8]
    SLICE_X14Y97         LUT4 (Prop_lut4_I2_O)        0.331     4.874 r  dataConsume1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.874    dataConsume1/i__carry__0_i_1_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.227 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=5, routed)           0.492     5.718    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X13Y99         LUT6 (Prop_lut6_I4_O)        0.367     6.085 r  dataConsume1/cur_state[3]_i_2/O
                         net (fo=1, routed)           0.403     6.488    dataConsume1/cur_state[3]_i_2_n_0
    SLICE_X13Y99         LUT5 (Prop_lut5_I0_O)        0.124     6.612 r  dataConsume1/cur_state[3]_i_1/O
                         net (fo=1, routed)           0.000     6.612    dataConsume1/next_state[3]
    SLICE_X13Y99         FDCE                                         r  dataConsume1/cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.441     8.465    dataConsume1/clk_out
    SLICE_X13Y99         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
                         clock pessimism              0.561     9.026    
                         clock uncertainty           -0.242     8.783    
    SLICE_X13Y99         FDCE (Setup_fdce_C_D)        0.029     8.812    dataConsume1/cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.246ns  (logic 3.909ns (53.948%)  route 3.337ns (46.052%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 8.640 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    cmdProc1/clk
    SLICE_X11Y93         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDSE (Prop_fdse_C_Q)         0.419    -0.517 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.836     0.319    dataConsume1/numWords_bcd[2][0]
    SLICE_X13Y93         LUT3 (Prop_lut3_I0_O)        0.299     0.618 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.618    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.198 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.691     1.889    dataConsume1/numWords_int1[7]
    SLICE_X10Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.574     2.463 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.463    dataConsume1/i__carry_i_12_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.682 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.479     3.161    dataConsume1/PCOUT[8]
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     3.711 r  dataConsume1/i__carry_i_9/O[3]
                         net (fo=5, routed)           0.831     4.543    dataConsume1/numWords_int0[8]
    SLICE_X14Y97         LUT4 (Prop_lut4_I2_O)        0.331     4.874 r  dataConsume1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.874    dataConsume1/i__carry__0_i_1_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.227 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=5, routed)           0.499     5.726    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X15Y100        LUT6 (Prop_lut6_I2_O)        0.367     6.093 r  dataConsume1/cur_state[1]_i_3/O
                         net (fo=1, routed)           0.000     6.093    dataConsume1/cur_state[1]_i_3_n_0
    SLICE_X15Y100        MUXF7 (Prop_muxf7_I1_O)      0.217     6.310 r  dataConsume1/cur_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.310    dataConsume1/next_state[1]
    SLICE_X15Y100        FDCE                                         r  dataConsume1/cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.616     8.640    dataConsume1/clk_out
    SLICE_X15Y100        FDCE                                         r  dataConsume1/cur_state_reg[1]/C
                         clock pessimism              0.490     9.130    
                         clock uncertainty           -0.242     8.887    
    SLICE_X15Y100        FDCE (Setup_fdce_C_D)        0.064     8.951    dataConsume1/cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             3.662ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.085ns  (logic 1.600ns (26.296%)  route 4.485ns (73.704%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.810    -0.683    cmdProc1/clk
    SLICE_X2Y101         FDRE                                         r  cmdProc1/byteCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.165 r  cmdProc1/byteCount_reg[1]/Q
                         net (fo=14, routed)          1.495     1.330    cmdProc1/byteCount_reg_n_0_[1]
    SLICE_X6Y106         LUT6 (Prop_lut6_I2_O)        0.124     1.454 r  cmdProc1/txData[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.742     2.196    cmdProc1/txData[1]_INST_0_i_11_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.124     2.320 r  cmdProc1/txData[1]_INST_0_i_6/O
                         net (fo=4, routed)           0.728     3.048    cmdProc1/txData[1]_INST_0_i_6_n_0
    SLICE_X5Y103         LUT3 (Prop_lut3_I1_O)        0.150     3.198 f  cmdProc1/txData[6]_INST_0_i_7/O
                         net (fo=3, routed)           0.724     3.922    cmdProc1/txData[6]_INST_0_i_7_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.358     4.280 r  cmdProc1/txData[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.796     5.076    cmdProc1/txData[6]_INST_0_i_3_n_0
    SLICE_X7Y100         LUT5 (Prop_lut5_I2_O)        0.326     5.402 r  cmdProc1/txData[6]_INST_0/O
                         net (fo=1, routed)           0.000     5.402    tx/D[6]
    SLICE_X7Y100         FDRE                                         r  tx/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.683     8.707    tx/clk_out
    SLICE_X7Y100         FDRE                                         r  tx/txData_reg[7]/C
                         clock pessimism              0.570     9.277    
                         clock uncertainty           -0.242     9.035    
    SLICE_X7Y100         FDRE (Setup_fdre_C_D)        0.029     9.064    tx/txData_reg[7]
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                          -5.402    
  -------------------------------------------------------------------
                         slack                                  3.662    

Slack (MET) :             3.794ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 1.575ns (26.451%)  route 4.380ns (73.549%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.810    -0.683    cmdProc1/clk
    SLICE_X2Y101         FDRE                                         r  cmdProc1/byteCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.165 r  cmdProc1/byteCount_reg[1]/Q
                         net (fo=14, routed)          1.495     1.330    cmdProc1/byteCount_reg_n_0_[1]
    SLICE_X6Y106         LUT6 (Prop_lut6_I2_O)        0.124     1.454 f  cmdProc1/txData[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.742     2.196    cmdProc1/txData[1]_INST_0_i_11_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.124     2.320 f  cmdProc1/txData[1]_INST_0_i_6/O
                         net (fo=4, routed)           0.728     3.048    cmdProc1/txData[1]_INST_0_i_6_n_0
    SLICE_X5Y103         LUT3 (Prop_lut3_I1_O)        0.150     3.198 r  cmdProc1/txData[6]_INST_0_i_7/O
                         net (fo=3, routed)           0.556     3.754    cmdProc1/txData[6]_INST_0_i_7_n_0
    SLICE_X7Y102         LUT3 (Prop_lut3_I2_O)        0.327     4.081 r  cmdProc1/txData[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.859     4.940    cmdProc1/txData[4]_INST_0_i_1_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I0_O)        0.332     5.272 r  cmdProc1/txData[4]_INST_0/O
                         net (fo=1, routed)           0.000     5.272    tx/D[4]
    SLICE_X7Y101         FDRE                                         r  tx/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.683     8.707    tx/clk_out
    SLICE_X7Y101         FDRE                                         r  tx/txData_reg[5]/C
                         clock pessimism              0.570     9.277    
                         clock uncertainty           -0.242     9.035    
    SLICE_X7Y101         FDRE (Setup_fdre_C_D)        0.031     9.066    tx/txData_reg[5]
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                          -5.272    
  -------------------------------------------------------------------
                         slack                                  3.794    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 1.600ns (26.931%)  route 4.341ns (73.069%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.810    -0.683    cmdProc1/clk
    SLICE_X2Y101         FDRE                                         r  cmdProc1/byteCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.165 r  cmdProc1/byteCount_reg[1]/Q
                         net (fo=14, routed)          1.495     1.330    cmdProc1/byteCount_reg_n_0_[1]
    SLICE_X6Y106         LUT6 (Prop_lut6_I2_O)        0.124     1.454 f  cmdProc1/txData[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.742     2.196    cmdProc1/txData[1]_INST_0_i_11_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.124     2.320 f  cmdProc1/txData[1]_INST_0_i_6/O
                         net (fo=4, routed)           0.728     3.048    cmdProc1/txData[1]_INST_0_i_6_n_0
    SLICE_X5Y103         LUT3 (Prop_lut3_I1_O)        0.150     3.198 r  cmdProc1/txData[6]_INST_0_i_7/O
                         net (fo=3, routed)           0.724     3.922    cmdProc1/txData[6]_INST_0_i_7_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.358     4.280 f  cmdProc1/txData[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.652     4.932    cmdProc1/txData[6]_INST_0_i_3_n_0
    SLICE_X7Y100         LUT5 (Prop_lut5_I3_O)        0.326     5.258 r  cmdProc1/txData[5]_INST_0/O
                         net (fo=1, routed)           0.000     5.258    tx/D[5]
    SLICE_X7Y100         FDRE                                         r  tx/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.683     8.707    tx/clk_out
    SLICE_X7Y100         FDRE                                         r  tx/txData_reg[6]/C
                         clock pessimism              0.570     9.277    
                         clock uncertainty           -0.242     9.035    
    SLICE_X7Y100         FDRE (Setup_fdre_C_D)        0.031     9.066    tx/txData_reg[6]
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.862ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 1.153ns (19.732%)  route 4.690ns (80.268%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 8.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.740    -0.753    dataGen1/CLK
    SLICE_X14Y103        FDRE                                         r  dataGen1/index_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.235 r  dataGen1/index_reg_rep[2]/Q
                         net (fo=64, routed)          2.851     2.616    dataGen1/index_reg_rep_n_0_[2]
    SLICE_X8Y104         LUT6 (Prop_lut6_I2_O)        0.124     2.740 r  dataGen1/g5_b4/O
                         net (fo=1, routed)           0.000     2.740    dataGen1/g5_b4_n_0
    SLICE_X8Y104         MUXF7 (Prop_muxf7_I1_O)      0.214     2.954 r  dataGen1/byte_reg[4]_i_3/O
                         net (fo=1, routed)           0.862     3.817    dataGen1/byte_reg[4]_i_3_n_0
    SLICE_X8Y104         LUT6 (Prop_lut6_I1_O)        0.297     4.114 r  dataGen1/byte[4]_i_1/O
                         net (fo=2, routed)           0.977     5.090    dataConsume1/D[4]
    SLICE_X7Y104         FDRE                                         r  dataConsume1/reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.682     8.706    dataConsume1/clk_out
    SLICE_X7Y104         FDRE                                         r  dataConsume1/reg0_reg[4]/C
                         clock pessimism              0.570     9.276    
                         clock uncertainty           -0.242     9.034    
    SLICE_X7Y104         FDRE (Setup_fdre_C_D)       -0.081     8.953    dataConsume1/reg0_reg[4]
  -------------------------------------------------------------------
                         required time                          8.953    
                         arrival time                          -5.090    
  -------------------------------------------------------------------
                         slack                                  3.862    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 1.368ns (23.165%)  route 4.538ns (76.835%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.810    -0.683    cmdProc1/clk
    SLICE_X2Y101         FDRE                                         r  cmdProc1/byteCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.165 r  cmdProc1/byteCount_reg[1]/Q
                         net (fo=14, routed)          1.495     1.330    cmdProc1/byteCount_reg_n_0_[1]
    SLICE_X6Y106         LUT6 (Prop_lut6_I2_O)        0.124     1.454 r  cmdProc1/txData[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.742     2.196    cmdProc1/txData[1]_INST_0_i_11_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.124     2.320 r  cmdProc1/txData[1]_INST_0_i_6/O
                         net (fo=4, routed)           1.105     3.425    cmdProc1/txData[1]_INST_0_i_6_n_0
    SLICE_X5Y101         LUT3 (Prop_lut3_I2_O)        0.152     3.577 f  cmdProc1/txData[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.422     3.999    cmdProc1/txData[2]_INST_0_i_7_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I3_O)        0.326     4.325 r  cmdProc1/txData[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.774     5.099    cmdProc1/txData[2]_INST_0_i_2_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I2_O)        0.124     5.223 r  cmdProc1/txData[2]_INST_0/O
                         net (fo=1, routed)           0.000     5.223    tx/D[2]
    SLICE_X6Y101         FDRE                                         r  tx/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.683     8.707    tx/clk_out
    SLICE_X6Y101         FDRE                                         r  tx/txData_reg[3]/C
                         clock pessimism              0.570     9.277    
                         clock uncertainty           -0.242     9.035    
    SLICE_X6Y101         FDRE (Setup_fdre_C_D)        0.079     9.114    tx/txData_reg[3]
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 1.014ns (18.448%)  route 4.482ns (81.552%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.810    -0.683    cmdProc1/clk
    SLICE_X2Y101         FDRE                                         r  cmdProc1/byteCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.165 r  cmdProc1/byteCount_reg[1]/Q
                         net (fo=14, routed)          1.495     1.330    cmdProc1/byteCount_reg_n_0_[1]
    SLICE_X6Y106         LUT6 (Prop_lut6_I2_O)        0.124     1.454 r  cmdProc1/txData[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.742     2.196    cmdProc1/txData[1]_INST_0_i_11_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.124     2.320 r  cmdProc1/txData[1]_INST_0_i_6/O
                         net (fo=4, routed)           1.326     3.646    cmdProc1/txData[1]_INST_0_i_6_n_0
    SLICE_X5Y101         LUT6 (Prop_lut6_I4_O)        0.124     3.770 f  cmdProc1/txData[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.920     4.690    cmdProc1/txData[1]_INST_0_i_1_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I0_O)        0.124     4.814 r  cmdProc1/txData[1]_INST_0/O
                         net (fo=1, routed)           0.000     4.814    tx/D[1]
    SLICE_X7Y101         FDRE                                         r  tx/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.683     8.707    tx/clk_out
    SLICE_X7Y101         FDRE                                         r  tx/txData_reg[2]/C
                         clock pessimism              0.570     9.277    
                         clock uncertainty           -0.242     9.035    
    SLICE_X7Y101         FDRE (Setup_fdre_C_D)        0.029     9.064    tx/txData_reg[2]
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                  4.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.590    -0.574    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  rx/bitCount_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.225    rx/bitCount_reg[0]
    SLICE_X6Y92          LUT2 (Prop_lut2_I1_O)        0.043    -0.182 r  rx/bitCount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    rx/p_0_in__0[1]
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.860    -0.810    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[1]/C
                         clock pessimism              0.236    -0.574    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.131    -0.443    rx/bitCount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.590    -0.574    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  rx/bitCount_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.225    rx/bitCount_reg[0]
    SLICE_X6Y92          LUT4 (Prop_lut4_I2_O)        0.043    -0.182 r  rx/bitCount[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.182    rx/p_0_in__0[3]
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.860    -0.810    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[3]/C
                         clock pessimism              0.236    -0.574    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.131    -0.443    rx/bitCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dataConsume1/reg6_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[6][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.067%)  route 0.162ns (55.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.675    -0.488    dataConsume1/clk_out
    SLICE_X0Y105         FDRE                                         r  dataConsume1/reg6_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.128    -0.360 r  dataConsume1/reg6_reg[7]/Q
                         net (fo=1, routed)           0.162    -0.198    dataConsume1/reg6[7]
    SLICE_X2Y103         FDRE                                         r  dataConsume1/dataResults_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.950    -0.721    dataConsume1/clk_out
    SLICE_X2Y103         FDRE                                         r  dataConsume1/dataResults_reg[6][7]/C
                         clock pessimism              0.248    -0.472    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.011    -0.461    dataConsume1/dataResults_reg[6][7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.590    -0.574    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  rx/bitCount_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.225    rx/bitCount_reg[0]
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.180 r  rx/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    rx/p_0_in__0[2]
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.860    -0.810    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[2]/C
                         clock pessimism              0.236    -0.574    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.121    -0.453    rx/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.590    -0.574    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.410 f  rx/bitCount_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.225    rx/bitCount_reg[0]
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.045    -0.180 r  rx/bitCount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    rx/p_0_in__0[0]
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.860    -0.810    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[0]/C
                         clock pessimism              0.236    -0.574    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.120    -0.454    rx/bitCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dataConsume1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.564    -0.600    dataConsume1/clk_out
    SLICE_X15Y96         FDRE                                         r  dataConsume1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  dataConsume1/counter_reg[3]/Q
                         net (fo=15, routed)          0.180    -0.278    dataConsume1/counter_reg[3]
    SLICE_X15Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.233 r  dataConsume1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    dataConsume1/counter[3]_i_1_n_0
    SLICE_X15Y96         FDRE                                         r  dataConsume1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.833    -0.837    dataConsume1/clk_out
    SLICE_X15Y96         FDRE                                         r  dataConsume1/counter_reg[3]/C
                         clock pessimism              0.237    -0.600    
    SLICE_X15Y96         FDRE (Hold_fdre_C_D)         0.091    -0.509    dataConsume1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[2][7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.793%)  route 0.164ns (56.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.674    -0.489    dataConsume1/clk_out
    SLICE_X5Y105         FDRE                                         r  dataConsume1/dataResults_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.128    -0.361 r  dataConsume1/dataResults_reg[2][7]/Q
                         net (fo=1, routed)           0.164    -0.197    cmdProc1/dataResults[2][7]
    SLICE_X6Y106         FDSE                                         r  cmdProc1/reg_dataResults_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.948    -0.723    cmdProc1/clk
    SLICE_X6Y106         FDSE                                         r  cmdProc1/reg_dataResults_reg[2][7]/C
                         clock pessimism              0.249    -0.473    
    SLICE_X6Y106         FDSE (Hold_fdse_C_D)         0.000    -0.473    cmdProc1/reg_dataResults_reg[2][7]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 rx/rcvShiftReg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvDataReg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.461%)  route 0.174ns (51.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.563    -0.601    rx/CLK
    SLICE_X8Y92          FDSE                                         r  rx/rcvShiftReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDSE (Prop_fdse_C_Q)         0.164    -0.437 r  rx/rcvShiftReg_reg[2]/Q
                         net (fo=2, routed)           0.174    -0.262    rx/p_0_in__1[1]
    SLICE_X9Y92          FDSE                                         r  rx/rcvDataReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.832    -0.838    rx/CLK
    SLICE_X9Y92          FDSE                                         r  rx/rcvDataReg_reg[1]/C
                         clock pessimism              0.250    -0.588    
    SLICE_X9Y92          FDSE (Hold_fdse_C_D)         0.047    -0.541    rx/rcvDataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 dataConsume1/reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.063%)  route 0.226ns (57.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.674    -0.489    dataConsume1/clk_out
    SLICE_X6Y104         FDRE                                         r  dataConsume1/reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  dataConsume1/reg1_reg[4]/Q
                         net (fo=2, routed)           0.226    -0.099    dataConsume1/reg1[4]
    SLICE_X1Y105         FDRE                                         r  dataConsume1/dataResults_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.950    -0.721    dataConsume1/clk_out
    SLICE_X1Y105         FDRE                                         r  dataConsume1/dataResults_reg[1][4]/C
                         clock pessimism              0.269    -0.451    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.070    -0.381    dataConsume1/dataResults_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dataGen1/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.646    -0.517    dataGen1/CLK
    SLICE_X14Y104        FDRE                                         r  dataGen1/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.353 f  dataGen1/index_reg[1]/Q
                         net (fo=9, routed)           0.199    -0.155    dataGen1/index[1]
    SLICE_X14Y104        LUT5 (Prop_lut5_I2_O)        0.043    -0.112 r  dataGen1/index[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.112    dataGen1/index_0[4]
    SLICE_X14Y104        FDRE                                         r  dataGen1/index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.920    -0.751    dataGen1/CLK
    SLICE_X14Y104        FDRE                                         r  dataGen1/index_reg[4]/C
                         clock pessimism              0.233    -0.517    
    SLICE_X14Y104        FDRE (Hold_fdre_C_D)         0.123    -0.394    dataGen1/index_reg[4]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y96      cmdProc1/FSM_sequential_curState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y97      cmdProc1/FSM_sequential_curState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y94      cmdProc1/FSM_sequential_curState_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X6Y95      cmdProc1/FSM_sequential_curState_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y97      cmdProc1/FSM_sequential_curState_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y101     cmdProc1/byteCount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y101     cmdProc1/byteCount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y101     cmdProc1/byteCount_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y96      cmdProc1/FSM_sequential_curState_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y96      cmdProc1/FSM_sequential_curState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y97      cmdProc1/FSM_sequential_curState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y97      cmdProc1/FSM_sequential_curState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y94      cmdProc1/FSM_sequential_curState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y94      cmdProc1/FSM_sequential_curState_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X6Y95      cmdProc1/FSM_sequential_curState_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X6Y95      cmdProc1/FSM_sequential_curState_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y97      cmdProc1/FSM_sequential_curState_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y97      cmdProc1/FSM_sequential_curState_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y96      cmdProc1/FSM_sequential_curState_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y96      cmdProc1/FSM_sequential_curState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y97      cmdProc1/FSM_sequential_curState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y97      cmdProc1/FSM_sequential_curState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y94      cmdProc1/FSM_sequential_curState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y94      cmdProc1/FSM_sequential_curState_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X6Y95      cmdProc1/FSM_sequential_curState_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X6Y95      cmdProc1/FSM_sequential_curState_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y97      cmdProc1/FSM_sequential_curState_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y97      cmdProc1/FSM_sequential_curState_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.776ns  (logic 3.985ns (51.248%)  route 3.791ns (48.752%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    cmdProc1/clk
    SLICE_X11Y93         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDSE (Prop_fdse_C_Q)         0.419    -0.517 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.836     0.319    dataConsume1/numWords_bcd[2][0]
    SLICE_X13Y93         LUT3 (Prop_lut3_I0_O)        0.299     0.618 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.618    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.198 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.691     1.889    dataConsume1/numWords_int1[7]
    SLICE_X10Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.574     2.463 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.463    dataConsume1/i__carry_i_12_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.682 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.479     3.161    dataConsume1/PCOUT[8]
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     3.711 r  dataConsume1/i__carry_i_9/O[3]
                         net (fo=5, routed)           0.690     4.401    dataConsume1/numWords_int0[8]
    SLICE_X13Y95         LUT6 (Prop_lut6_I1_O)        0.307     4.708 r  dataConsume1/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.511     5.220    dataConsume1/i__carry__0_i_1__0_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     5.708 f  dataConsume1/next_state1_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.583     6.291    dataConsume1/next_state1_inferred__1/i__carry__0_n_2
    SLICE_X15Y99         LUT6 (Prop_lut6_I5_O)        0.332     6.623 r  dataConsume1/cur_state[0]_i_3/O
                         net (fo=1, routed)           0.000     6.623    dataConsume1/cur_state[0]_i_3_n_0
    SLICE_X15Y99         MUXF7 (Prop_muxf7_I1_O)      0.217     6.840 r  dataConsume1/cur_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.840    dataConsume1/next_state[0]
    SLICE_X15Y99         FDCE                                         r  dataConsume1/cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.441     8.464    dataConsume1/clk_out
    SLICE_X15Y99         FDCE                                         r  dataConsume1/cur_state_reg[0]/C
                         clock pessimism              0.561     9.025    
                         clock uncertainty           -0.226     8.800    
    SLICE_X15Y99         FDCE (Setup_fdce_C_D)        0.064     8.864    dataConsume1/cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.864    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.732ns  (logic 3.816ns (49.353%)  route 3.916ns (50.647%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 8.640 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    cmdProc1/clk
    SLICE_X11Y93         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDSE (Prop_fdse_C_Q)         0.419    -0.517 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.836     0.319    dataConsume1/numWords_bcd[2][0]
    SLICE_X13Y93         LUT3 (Prop_lut3_I0_O)        0.299     0.618 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.618    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.198 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.691     1.889    dataConsume1/numWords_int1[7]
    SLICE_X10Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.574     2.463 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.463    dataConsume1/i__carry_i_12_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.682 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.479     3.161    dataConsume1/PCOUT[8]
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     3.711 r  dataConsume1/i__carry_i_9/O[3]
                         net (fo=5, routed)           0.831     4.543    dataConsume1/numWords_int0[8]
    SLICE_X14Y97         LUT4 (Prop_lut4_I2_O)        0.331     4.874 r  dataConsume1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.874    dataConsume1/i__carry__0_i_1_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.227 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=5, routed)           0.356     5.582    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X14Y99         LUT6 (Prop_lut6_I1_O)        0.367     5.949 r  dataConsume1/cur_state[2]_i_2/O
                         net (fo=1, routed)           0.723     6.672    dataConsume1/cur_state[2]_i_2_n_0
    SLICE_X14Y100        LUT5 (Prop_lut5_I3_O)        0.124     6.796 r  dataConsume1/cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.796    dataConsume1/next_state[2]
    SLICE_X14Y100        FDCE                                         r  dataConsume1/cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.616     8.640    dataConsume1/clk_out
    SLICE_X14Y100        FDCE                                         r  dataConsume1/cur_state_reg[2]/C
                         clock pessimism              0.490     9.129    
                         clock uncertainty           -0.226     8.904    
    SLICE_X14Y100        FDCE (Setup_fdce_C_D)        0.077     8.981    dataConsume1/cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.548ns  (logic 3.816ns (50.554%)  route 3.732ns (49.446%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    cmdProc1/clk
    SLICE_X11Y93         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDSE (Prop_fdse_C_Q)         0.419    -0.517 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.836     0.319    dataConsume1/numWords_bcd[2][0]
    SLICE_X13Y93         LUT3 (Prop_lut3_I0_O)        0.299     0.618 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.618    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.198 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.691     1.889    dataConsume1/numWords_int1[7]
    SLICE_X10Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.574     2.463 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.463    dataConsume1/i__carry_i_12_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.682 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.479     3.161    dataConsume1/PCOUT[8]
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     3.711 r  dataConsume1/i__carry_i_9/O[3]
                         net (fo=5, routed)           0.831     4.543    dataConsume1/numWords_int0[8]
    SLICE_X14Y97         LUT4 (Prop_lut4_I2_O)        0.331     4.874 r  dataConsume1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.874    dataConsume1/i__carry__0_i_1_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.227 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=5, routed)           0.492     5.718    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X13Y99         LUT6 (Prop_lut6_I4_O)        0.367     6.085 r  dataConsume1/cur_state[3]_i_2/O
                         net (fo=1, routed)           0.403     6.488    dataConsume1/cur_state[3]_i_2_n_0
    SLICE_X13Y99         LUT5 (Prop_lut5_I0_O)        0.124     6.612 r  dataConsume1/cur_state[3]_i_1/O
                         net (fo=1, routed)           0.000     6.612    dataConsume1/next_state[3]
    SLICE_X13Y99         FDCE                                         r  dataConsume1/cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.441     8.464    dataConsume1/clk_out
    SLICE_X13Y99         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
                         clock pessimism              0.561     9.025    
                         clock uncertainty           -0.226     8.800    
    SLICE_X13Y99         FDCE (Setup_fdce_C_D)        0.029     8.829    dataConsume1/cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.829    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.246ns  (logic 3.909ns (53.948%)  route 3.337ns (46.052%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 8.640 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    cmdProc1/clk
    SLICE_X11Y93         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDSE (Prop_fdse_C_Q)         0.419    -0.517 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.836     0.319    dataConsume1/numWords_bcd[2][0]
    SLICE_X13Y93         LUT3 (Prop_lut3_I0_O)        0.299     0.618 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.618    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.198 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.691     1.889    dataConsume1/numWords_int1[7]
    SLICE_X10Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.574     2.463 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.463    dataConsume1/i__carry_i_12_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.682 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.479     3.161    dataConsume1/PCOUT[8]
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     3.711 r  dataConsume1/i__carry_i_9/O[3]
                         net (fo=5, routed)           0.831     4.543    dataConsume1/numWords_int0[8]
    SLICE_X14Y97         LUT4 (Prop_lut4_I2_O)        0.331     4.874 r  dataConsume1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.874    dataConsume1/i__carry__0_i_1_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.227 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=5, routed)           0.499     5.726    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X15Y100        LUT6 (Prop_lut6_I2_O)        0.367     6.093 r  dataConsume1/cur_state[1]_i_3/O
                         net (fo=1, routed)           0.000     6.093    dataConsume1/cur_state[1]_i_3_n_0
    SLICE_X15Y100        MUXF7 (Prop_muxf7_I1_O)      0.217     6.310 r  dataConsume1/cur_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.310    dataConsume1/next_state[1]
    SLICE_X15Y100        FDCE                                         r  dataConsume1/cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.616     8.640    dataConsume1/clk_out
    SLICE_X15Y100        FDCE                                         r  dataConsume1/cur_state_reg[1]/C
                         clock pessimism              0.490     9.129    
                         clock uncertainty           -0.226     8.904    
    SLICE_X15Y100        FDCE (Setup_fdce_C_D)        0.064     8.968    dataConsume1/cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.968    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.085ns  (logic 1.600ns (26.296%)  route 4.485ns (73.704%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.810    -0.683    cmdProc1/clk
    SLICE_X2Y101         FDRE                                         r  cmdProc1/byteCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.165 r  cmdProc1/byteCount_reg[1]/Q
                         net (fo=14, routed)          1.495     1.330    cmdProc1/byteCount_reg_n_0_[1]
    SLICE_X6Y106         LUT6 (Prop_lut6_I2_O)        0.124     1.454 r  cmdProc1/txData[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.742     2.196    cmdProc1/txData[1]_INST_0_i_11_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.124     2.320 r  cmdProc1/txData[1]_INST_0_i_6/O
                         net (fo=4, routed)           0.728     3.048    cmdProc1/txData[1]_INST_0_i_6_n_0
    SLICE_X5Y103         LUT3 (Prop_lut3_I1_O)        0.150     3.198 f  cmdProc1/txData[6]_INST_0_i_7/O
                         net (fo=3, routed)           0.724     3.922    cmdProc1/txData[6]_INST_0_i_7_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.358     4.280 r  cmdProc1/txData[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.796     5.076    cmdProc1/txData[6]_INST_0_i_3_n_0
    SLICE_X7Y100         LUT5 (Prop_lut5_I2_O)        0.326     5.402 r  cmdProc1/txData[6]_INST_0/O
                         net (fo=1, routed)           0.000     5.402    tx/D[6]
    SLICE_X7Y100         FDRE                                         r  tx/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.683     8.707    tx/clk_out
    SLICE_X7Y100         FDRE                                         r  tx/txData_reg[7]/C
                         clock pessimism              0.570     9.277    
                         clock uncertainty           -0.226     9.051    
    SLICE_X7Y100         FDRE (Setup_fdre_C_D)        0.029     9.080    tx/txData_reg[7]
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -5.402    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 1.575ns (26.451%)  route 4.380ns (73.549%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.810    -0.683    cmdProc1/clk
    SLICE_X2Y101         FDRE                                         r  cmdProc1/byteCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.165 r  cmdProc1/byteCount_reg[1]/Q
                         net (fo=14, routed)          1.495     1.330    cmdProc1/byteCount_reg_n_0_[1]
    SLICE_X6Y106         LUT6 (Prop_lut6_I2_O)        0.124     1.454 f  cmdProc1/txData[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.742     2.196    cmdProc1/txData[1]_INST_0_i_11_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.124     2.320 f  cmdProc1/txData[1]_INST_0_i_6/O
                         net (fo=4, routed)           0.728     3.048    cmdProc1/txData[1]_INST_0_i_6_n_0
    SLICE_X5Y103         LUT3 (Prop_lut3_I1_O)        0.150     3.198 r  cmdProc1/txData[6]_INST_0_i_7/O
                         net (fo=3, routed)           0.556     3.754    cmdProc1/txData[6]_INST_0_i_7_n_0
    SLICE_X7Y102         LUT3 (Prop_lut3_I2_O)        0.327     4.081 r  cmdProc1/txData[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.859     4.940    cmdProc1/txData[4]_INST_0_i_1_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I0_O)        0.332     5.272 r  cmdProc1/txData[4]_INST_0/O
                         net (fo=1, routed)           0.000     5.272    tx/D[4]
    SLICE_X7Y101         FDRE                                         r  tx/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.683     8.707    tx/clk_out
    SLICE_X7Y101         FDRE                                         r  tx/txData_reg[5]/C
                         clock pessimism              0.570     9.277    
                         clock uncertainty           -0.226     9.051    
    SLICE_X7Y101         FDRE (Setup_fdre_C_D)        0.031     9.082    tx/txData_reg[5]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -5.272    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 1.600ns (26.931%)  route 4.341ns (73.069%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.810    -0.683    cmdProc1/clk
    SLICE_X2Y101         FDRE                                         r  cmdProc1/byteCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.165 r  cmdProc1/byteCount_reg[1]/Q
                         net (fo=14, routed)          1.495     1.330    cmdProc1/byteCount_reg_n_0_[1]
    SLICE_X6Y106         LUT6 (Prop_lut6_I2_O)        0.124     1.454 f  cmdProc1/txData[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.742     2.196    cmdProc1/txData[1]_INST_0_i_11_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.124     2.320 f  cmdProc1/txData[1]_INST_0_i_6/O
                         net (fo=4, routed)           0.728     3.048    cmdProc1/txData[1]_INST_0_i_6_n_0
    SLICE_X5Y103         LUT3 (Prop_lut3_I1_O)        0.150     3.198 r  cmdProc1/txData[6]_INST_0_i_7/O
                         net (fo=3, routed)           0.724     3.922    cmdProc1/txData[6]_INST_0_i_7_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.358     4.280 f  cmdProc1/txData[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.652     4.932    cmdProc1/txData[6]_INST_0_i_3_n_0
    SLICE_X7Y100         LUT5 (Prop_lut5_I3_O)        0.326     5.258 r  cmdProc1/txData[5]_INST_0/O
                         net (fo=1, routed)           0.000     5.258    tx/D[5]
    SLICE_X7Y100         FDRE                                         r  tx/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.683     8.707    tx/clk_out
    SLICE_X7Y100         FDRE                                         r  tx/txData_reg[6]/C
                         clock pessimism              0.570     9.277    
                         clock uncertainty           -0.226     9.051    
    SLICE_X7Y100         FDRE (Setup_fdre_C_D)        0.031     9.082    tx/txData_reg[6]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 1.153ns (19.732%)  route 4.690ns (80.268%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 8.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.740    -0.753    dataGen1/CLK
    SLICE_X14Y103        FDRE                                         r  dataGen1/index_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.235 r  dataGen1/index_reg_rep[2]/Q
                         net (fo=64, routed)          2.851     2.616    dataGen1/index_reg_rep_n_0_[2]
    SLICE_X8Y104         LUT6 (Prop_lut6_I2_O)        0.124     2.740 r  dataGen1/g5_b4/O
                         net (fo=1, routed)           0.000     2.740    dataGen1/g5_b4_n_0
    SLICE_X8Y104         MUXF7 (Prop_muxf7_I1_O)      0.214     2.954 r  dataGen1/byte_reg[4]_i_3/O
                         net (fo=1, routed)           0.862     3.817    dataGen1/byte_reg[4]_i_3_n_0
    SLICE_X8Y104         LUT6 (Prop_lut6_I1_O)        0.297     4.114 r  dataGen1/byte[4]_i_1/O
                         net (fo=2, routed)           0.977     5.090    dataConsume1/D[4]
    SLICE_X7Y104         FDRE                                         r  dataConsume1/reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.682     8.706    dataConsume1/clk_out
    SLICE_X7Y104         FDRE                                         r  dataConsume1/reg0_reg[4]/C
                         clock pessimism              0.570     9.276    
                         clock uncertainty           -0.226     9.050    
    SLICE_X7Y104         FDRE (Setup_fdre_C_D)       -0.081     8.969    dataConsume1/reg0_reg[4]
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                          -5.090    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 1.368ns (23.165%)  route 4.538ns (76.835%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.810    -0.683    cmdProc1/clk
    SLICE_X2Y101         FDRE                                         r  cmdProc1/byteCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.165 r  cmdProc1/byteCount_reg[1]/Q
                         net (fo=14, routed)          1.495     1.330    cmdProc1/byteCount_reg_n_0_[1]
    SLICE_X6Y106         LUT6 (Prop_lut6_I2_O)        0.124     1.454 r  cmdProc1/txData[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.742     2.196    cmdProc1/txData[1]_INST_0_i_11_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.124     2.320 r  cmdProc1/txData[1]_INST_0_i_6/O
                         net (fo=4, routed)           1.105     3.425    cmdProc1/txData[1]_INST_0_i_6_n_0
    SLICE_X5Y101         LUT3 (Prop_lut3_I2_O)        0.152     3.577 f  cmdProc1/txData[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.422     3.999    cmdProc1/txData[2]_INST_0_i_7_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I3_O)        0.326     4.325 r  cmdProc1/txData[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.774     5.099    cmdProc1/txData[2]_INST_0_i_2_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I2_O)        0.124     5.223 r  cmdProc1/txData[2]_INST_0/O
                         net (fo=1, routed)           0.000     5.223    tx/D[2]
    SLICE_X6Y101         FDRE                                         r  tx/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.683     8.707    tx/clk_out
    SLICE_X6Y101         FDRE                                         r  tx/txData_reg[3]/C
                         clock pessimism              0.570     9.277    
                         clock uncertainty           -0.226     9.051    
    SLICE_X6Y101         FDRE (Setup_fdre_C_D)        0.079     9.130    tx/txData_reg[3]
  -------------------------------------------------------------------
                         required time                          9.130    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 1.014ns (18.448%)  route 4.482ns (81.552%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.810    -0.683    cmdProc1/clk
    SLICE_X2Y101         FDRE                                         r  cmdProc1/byteCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.165 r  cmdProc1/byteCount_reg[1]/Q
                         net (fo=14, routed)          1.495     1.330    cmdProc1/byteCount_reg_n_0_[1]
    SLICE_X6Y106         LUT6 (Prop_lut6_I2_O)        0.124     1.454 r  cmdProc1/txData[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.742     2.196    cmdProc1/txData[1]_INST_0_i_11_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.124     2.320 r  cmdProc1/txData[1]_INST_0_i_6/O
                         net (fo=4, routed)           1.326     3.646    cmdProc1/txData[1]_INST_0_i_6_n_0
    SLICE_X5Y101         LUT6 (Prop_lut6_I4_O)        0.124     3.770 f  cmdProc1/txData[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.920     4.690    cmdProc1/txData[1]_INST_0_i_1_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I0_O)        0.124     4.814 r  cmdProc1/txData[1]_INST_0/O
                         net (fo=1, routed)           0.000     4.814    tx/D[1]
    SLICE_X7Y101         FDRE                                         r  tx/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.683     8.707    tx/clk_out
    SLICE_X7Y101         FDRE                                         r  tx/txData_reg[2]/C
                         clock pessimism              0.570     9.277    
                         clock uncertainty           -0.226     9.051    
    SLICE_X7Y101         FDRE (Setup_fdre_C_D)        0.029     9.080    tx/txData_reg[2]
  -------------------------------------------------------------------
                         required time                          9.080    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                  4.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.590    -0.574    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  rx/bitCount_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.225    rx/bitCount_reg[0]
    SLICE_X6Y92          LUT2 (Prop_lut2_I1_O)        0.043    -0.182 r  rx/bitCount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    rx/p_0_in__0[1]
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.860    -0.810    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[1]/C
                         clock pessimism              0.236    -0.574    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.131    -0.443    rx/bitCount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.590    -0.574    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  rx/bitCount_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.225    rx/bitCount_reg[0]
    SLICE_X6Y92          LUT4 (Prop_lut4_I2_O)        0.043    -0.182 r  rx/bitCount[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.182    rx/p_0_in__0[3]
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.860    -0.810    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[3]/C
                         clock pessimism              0.236    -0.574    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.131    -0.443    rx/bitCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dataConsume1/reg6_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[6][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.067%)  route 0.162ns (55.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.675    -0.488    dataConsume1/clk_out
    SLICE_X0Y105         FDRE                                         r  dataConsume1/reg6_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.128    -0.360 r  dataConsume1/reg6_reg[7]/Q
                         net (fo=1, routed)           0.162    -0.198    dataConsume1/reg6[7]
    SLICE_X2Y103         FDRE                                         r  dataConsume1/dataResults_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.950    -0.721    dataConsume1/clk_out
    SLICE_X2Y103         FDRE                                         r  dataConsume1/dataResults_reg[6][7]/C
                         clock pessimism              0.248    -0.472    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.011    -0.461    dataConsume1/dataResults_reg[6][7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.590    -0.574    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  rx/bitCount_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.225    rx/bitCount_reg[0]
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.180 r  rx/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    rx/p_0_in__0[2]
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.860    -0.810    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[2]/C
                         clock pessimism              0.236    -0.574    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.121    -0.453    rx/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.590    -0.574    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.410 f  rx/bitCount_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.225    rx/bitCount_reg[0]
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.045    -0.180 r  rx/bitCount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    rx/p_0_in__0[0]
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.860    -0.810    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[0]/C
                         clock pessimism              0.236    -0.574    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.120    -0.454    rx/bitCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dataConsume1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.564    -0.600    dataConsume1/clk_out
    SLICE_X15Y96         FDRE                                         r  dataConsume1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  dataConsume1/counter_reg[3]/Q
                         net (fo=15, routed)          0.180    -0.278    dataConsume1/counter_reg[3]
    SLICE_X15Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.233 r  dataConsume1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    dataConsume1/counter[3]_i_1_n_0
    SLICE_X15Y96         FDRE                                         r  dataConsume1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.833    -0.837    dataConsume1/clk_out
    SLICE_X15Y96         FDRE                                         r  dataConsume1/counter_reg[3]/C
                         clock pessimism              0.237    -0.600    
    SLICE_X15Y96         FDRE (Hold_fdre_C_D)         0.091    -0.509    dataConsume1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[2][7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.793%)  route 0.164ns (56.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.674    -0.489    dataConsume1/clk_out
    SLICE_X5Y105         FDRE                                         r  dataConsume1/dataResults_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.128    -0.361 r  dataConsume1/dataResults_reg[2][7]/Q
                         net (fo=1, routed)           0.164    -0.197    cmdProc1/dataResults[2][7]
    SLICE_X6Y106         FDSE                                         r  cmdProc1/reg_dataResults_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.948    -0.723    cmdProc1/clk
    SLICE_X6Y106         FDSE                                         r  cmdProc1/reg_dataResults_reg[2][7]/C
                         clock pessimism              0.249    -0.473    
    SLICE_X6Y106         FDSE (Hold_fdse_C_D)         0.000    -0.473    cmdProc1/reg_dataResults_reg[2][7]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 rx/rcvShiftReg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvDataReg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.461%)  route 0.174ns (51.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.563    -0.601    rx/CLK
    SLICE_X8Y92          FDSE                                         r  rx/rcvShiftReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDSE (Prop_fdse_C_Q)         0.164    -0.437 r  rx/rcvShiftReg_reg[2]/Q
                         net (fo=2, routed)           0.174    -0.262    rx/p_0_in__1[1]
    SLICE_X9Y92          FDSE                                         r  rx/rcvDataReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.832    -0.838    rx/CLK
    SLICE_X9Y92          FDSE                                         r  rx/rcvDataReg_reg[1]/C
                         clock pessimism              0.250    -0.588    
    SLICE_X9Y92          FDSE (Hold_fdse_C_D)         0.047    -0.541    rx/rcvDataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 dataConsume1/reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.063%)  route 0.226ns (57.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.674    -0.489    dataConsume1/clk_out
    SLICE_X6Y104         FDRE                                         r  dataConsume1/reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  dataConsume1/reg1_reg[4]/Q
                         net (fo=2, routed)           0.226    -0.099    dataConsume1/reg1[4]
    SLICE_X1Y105         FDRE                                         r  dataConsume1/dataResults_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.950    -0.721    dataConsume1/clk_out
    SLICE_X1Y105         FDRE                                         r  dataConsume1/dataResults_reg[1][4]/C
                         clock pessimism              0.269    -0.451    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.070    -0.381    dataConsume1/dataResults_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 dataGen1/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.646    -0.517    dataGen1/CLK
    SLICE_X14Y104        FDRE                                         r  dataGen1/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.353 f  dataGen1/index_reg[1]/Q
                         net (fo=9, routed)           0.199    -0.155    dataGen1/index[1]
    SLICE_X14Y104        LUT5 (Prop_lut5_I2_O)        0.043    -0.112 r  dataGen1/index[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.112    dataGen1/index_0[4]
    SLICE_X14Y104        FDRE                                         r  dataGen1/index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.920    -0.751    dataGen1/CLK
    SLICE_X14Y104        FDRE                                         r  dataGen1/index_reg[4]/C
                         clock pessimism              0.233    -0.517    
    SLICE_X14Y104        FDRE (Hold_fdre_C_D)         0.123    -0.394    dataGen1/index_reg[4]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.844      BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y96      cmdProc1/FSM_sequential_curState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y97      cmdProc1/FSM_sequential_curState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y94      cmdProc1/FSM_sequential_curState_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X6Y95      cmdProc1/FSM_sequential_curState_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y97      cmdProc1/FSM_sequential_curState_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y101     cmdProc1/byteCount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y101     cmdProc1/byteCount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y101     cmdProc1/byteCount_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y96      cmdProc1/FSM_sequential_curState_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y96      cmdProc1/FSM_sequential_curState_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y97      cmdProc1/FSM_sequential_curState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y97      cmdProc1/FSM_sequential_curState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y94      cmdProc1/FSM_sequential_curState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y94      cmdProc1/FSM_sequential_curState_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X6Y95      cmdProc1/FSM_sequential_curState_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X6Y95      cmdProc1/FSM_sequential_curState_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y97      cmdProc1/FSM_sequential_curState_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y97      cmdProc1/FSM_sequential_curState_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y96      cmdProc1/FSM_sequential_curState_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y96      cmdProc1/FSM_sequential_curState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y97      cmdProc1/FSM_sequential_curState_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y97      cmdProc1/FSM_sequential_curState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y94      cmdProc1/FSM_sequential_curState_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y94      cmdProc1/FSM_sequential_curState_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X6Y95      cmdProc1/FSM_sequential_curState_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X6Y95      cmdProc1/FSM_sequential_curState_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y97      cmdProc1/FSM_sequential_curState_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y97      cmdProc1/FSM_sequential_curState_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.776ns  (logic 3.985ns (51.248%)  route 3.791ns (48.752%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    cmdProc1/clk
    SLICE_X11Y93         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDSE (Prop_fdse_C_Q)         0.419    -0.517 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.836     0.319    dataConsume1/numWords_bcd[2][0]
    SLICE_X13Y93         LUT3 (Prop_lut3_I0_O)        0.299     0.618 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.618    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.198 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.691     1.889    dataConsume1/numWords_int1[7]
    SLICE_X10Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.574     2.463 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.463    dataConsume1/i__carry_i_12_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.682 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.479     3.161    dataConsume1/PCOUT[8]
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     3.711 r  dataConsume1/i__carry_i_9/O[3]
                         net (fo=5, routed)           0.690     4.401    dataConsume1/numWords_int0[8]
    SLICE_X13Y95         LUT6 (Prop_lut6_I1_O)        0.307     4.708 r  dataConsume1/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.511     5.220    dataConsume1/i__carry__0_i_1__0_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     5.708 f  dataConsume1/next_state1_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.583     6.291    dataConsume1/next_state1_inferred__1/i__carry__0_n_2
    SLICE_X15Y99         LUT6 (Prop_lut6_I5_O)        0.332     6.623 r  dataConsume1/cur_state[0]_i_3/O
                         net (fo=1, routed)           0.000     6.623    dataConsume1/cur_state[0]_i_3_n_0
    SLICE_X15Y99         MUXF7 (Prop_muxf7_I1_O)      0.217     6.840 r  dataConsume1/cur_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.840    dataConsume1/next_state[0]
    SLICE_X15Y99         FDCE                                         r  dataConsume1/cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.441     8.465    dataConsume1/clk_out
    SLICE_X15Y99         FDCE                                         r  dataConsume1/cur_state_reg[0]/C
                         clock pessimism              0.561     9.026    
                         clock uncertainty           -0.242     8.783    
    SLICE_X15Y99         FDCE (Setup_fdce_C_D)        0.064     8.847    dataConsume1/cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.847    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.732ns  (logic 3.816ns (49.353%)  route 3.916ns (50.647%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 8.640 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    cmdProc1/clk
    SLICE_X11Y93         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDSE (Prop_fdse_C_Q)         0.419    -0.517 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.836     0.319    dataConsume1/numWords_bcd[2][0]
    SLICE_X13Y93         LUT3 (Prop_lut3_I0_O)        0.299     0.618 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.618    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.198 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.691     1.889    dataConsume1/numWords_int1[7]
    SLICE_X10Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.574     2.463 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.463    dataConsume1/i__carry_i_12_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.682 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.479     3.161    dataConsume1/PCOUT[8]
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     3.711 r  dataConsume1/i__carry_i_9/O[3]
                         net (fo=5, routed)           0.831     4.543    dataConsume1/numWords_int0[8]
    SLICE_X14Y97         LUT4 (Prop_lut4_I2_O)        0.331     4.874 r  dataConsume1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.874    dataConsume1/i__carry__0_i_1_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.227 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=5, routed)           0.356     5.582    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X14Y99         LUT6 (Prop_lut6_I1_O)        0.367     5.949 r  dataConsume1/cur_state[2]_i_2/O
                         net (fo=1, routed)           0.723     6.672    dataConsume1/cur_state[2]_i_2_n_0
    SLICE_X14Y100        LUT5 (Prop_lut5_I3_O)        0.124     6.796 r  dataConsume1/cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.796    dataConsume1/next_state[2]
    SLICE_X14Y100        FDCE                                         r  dataConsume1/cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.616     8.640    dataConsume1/clk_out
    SLICE_X14Y100        FDCE                                         r  dataConsume1/cur_state_reg[2]/C
                         clock pessimism              0.490     9.130    
                         clock uncertainty           -0.242     8.887    
    SLICE_X14Y100        FDCE (Setup_fdce_C_D)        0.077     8.964    dataConsume1/cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.548ns  (logic 3.816ns (50.554%)  route 3.732ns (49.446%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    cmdProc1/clk
    SLICE_X11Y93         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDSE (Prop_fdse_C_Q)         0.419    -0.517 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.836     0.319    dataConsume1/numWords_bcd[2][0]
    SLICE_X13Y93         LUT3 (Prop_lut3_I0_O)        0.299     0.618 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.618    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.198 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.691     1.889    dataConsume1/numWords_int1[7]
    SLICE_X10Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.574     2.463 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.463    dataConsume1/i__carry_i_12_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.682 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.479     3.161    dataConsume1/PCOUT[8]
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     3.711 r  dataConsume1/i__carry_i_9/O[3]
                         net (fo=5, routed)           0.831     4.543    dataConsume1/numWords_int0[8]
    SLICE_X14Y97         LUT4 (Prop_lut4_I2_O)        0.331     4.874 r  dataConsume1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.874    dataConsume1/i__carry__0_i_1_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.227 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=5, routed)           0.492     5.718    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X13Y99         LUT6 (Prop_lut6_I4_O)        0.367     6.085 r  dataConsume1/cur_state[3]_i_2/O
                         net (fo=1, routed)           0.403     6.488    dataConsume1/cur_state[3]_i_2_n_0
    SLICE_X13Y99         LUT5 (Prop_lut5_I0_O)        0.124     6.612 r  dataConsume1/cur_state[3]_i_1/O
                         net (fo=1, routed)           0.000     6.612    dataConsume1/next_state[3]
    SLICE_X13Y99         FDCE                                         r  dataConsume1/cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.441     8.465    dataConsume1/clk_out
    SLICE_X13Y99         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
                         clock pessimism              0.561     9.026    
                         clock uncertainty           -0.242     8.783    
    SLICE_X13Y99         FDCE (Setup_fdce_C_D)        0.029     8.812    dataConsume1/cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.246ns  (logic 3.909ns (53.948%)  route 3.337ns (46.052%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 8.640 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    cmdProc1/clk
    SLICE_X11Y93         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDSE (Prop_fdse_C_Q)         0.419    -0.517 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.836     0.319    dataConsume1/numWords_bcd[2][0]
    SLICE_X13Y93         LUT3 (Prop_lut3_I0_O)        0.299     0.618 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.618    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.198 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.691     1.889    dataConsume1/numWords_int1[7]
    SLICE_X10Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.574     2.463 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.463    dataConsume1/i__carry_i_12_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.682 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.479     3.161    dataConsume1/PCOUT[8]
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     3.711 r  dataConsume1/i__carry_i_9/O[3]
                         net (fo=5, routed)           0.831     4.543    dataConsume1/numWords_int0[8]
    SLICE_X14Y97         LUT4 (Prop_lut4_I2_O)        0.331     4.874 r  dataConsume1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.874    dataConsume1/i__carry__0_i_1_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.227 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=5, routed)           0.499     5.726    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X15Y100        LUT6 (Prop_lut6_I2_O)        0.367     6.093 r  dataConsume1/cur_state[1]_i_3/O
                         net (fo=1, routed)           0.000     6.093    dataConsume1/cur_state[1]_i_3_n_0
    SLICE_X15Y100        MUXF7 (Prop_muxf7_I1_O)      0.217     6.310 r  dataConsume1/cur_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.310    dataConsume1/next_state[1]
    SLICE_X15Y100        FDCE                                         r  dataConsume1/cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.616     8.640    dataConsume1/clk_out
    SLICE_X15Y100        FDCE                                         r  dataConsume1/cur_state_reg[1]/C
                         clock pessimism              0.490     9.130    
                         clock uncertainty           -0.242     8.887    
    SLICE_X15Y100        FDCE (Setup_fdce_C_D)        0.064     8.951    dataConsume1/cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             3.662ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.085ns  (logic 1.600ns (26.296%)  route 4.485ns (73.704%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.810    -0.683    cmdProc1/clk
    SLICE_X2Y101         FDRE                                         r  cmdProc1/byteCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.165 r  cmdProc1/byteCount_reg[1]/Q
                         net (fo=14, routed)          1.495     1.330    cmdProc1/byteCount_reg_n_0_[1]
    SLICE_X6Y106         LUT6 (Prop_lut6_I2_O)        0.124     1.454 r  cmdProc1/txData[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.742     2.196    cmdProc1/txData[1]_INST_0_i_11_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.124     2.320 r  cmdProc1/txData[1]_INST_0_i_6/O
                         net (fo=4, routed)           0.728     3.048    cmdProc1/txData[1]_INST_0_i_6_n_0
    SLICE_X5Y103         LUT3 (Prop_lut3_I1_O)        0.150     3.198 f  cmdProc1/txData[6]_INST_0_i_7/O
                         net (fo=3, routed)           0.724     3.922    cmdProc1/txData[6]_INST_0_i_7_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.358     4.280 r  cmdProc1/txData[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.796     5.076    cmdProc1/txData[6]_INST_0_i_3_n_0
    SLICE_X7Y100         LUT5 (Prop_lut5_I2_O)        0.326     5.402 r  cmdProc1/txData[6]_INST_0/O
                         net (fo=1, routed)           0.000     5.402    tx/D[6]
    SLICE_X7Y100         FDRE                                         r  tx/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.683     8.707    tx/clk_out
    SLICE_X7Y100         FDRE                                         r  tx/txData_reg[7]/C
                         clock pessimism              0.570     9.277    
                         clock uncertainty           -0.242     9.035    
    SLICE_X7Y100         FDRE (Setup_fdre_C_D)        0.029     9.064    tx/txData_reg[7]
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                          -5.402    
  -------------------------------------------------------------------
                         slack                                  3.662    

Slack (MET) :             3.794ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 1.575ns (26.451%)  route 4.380ns (73.549%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.810    -0.683    cmdProc1/clk
    SLICE_X2Y101         FDRE                                         r  cmdProc1/byteCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.165 r  cmdProc1/byteCount_reg[1]/Q
                         net (fo=14, routed)          1.495     1.330    cmdProc1/byteCount_reg_n_0_[1]
    SLICE_X6Y106         LUT6 (Prop_lut6_I2_O)        0.124     1.454 f  cmdProc1/txData[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.742     2.196    cmdProc1/txData[1]_INST_0_i_11_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.124     2.320 f  cmdProc1/txData[1]_INST_0_i_6/O
                         net (fo=4, routed)           0.728     3.048    cmdProc1/txData[1]_INST_0_i_6_n_0
    SLICE_X5Y103         LUT3 (Prop_lut3_I1_O)        0.150     3.198 r  cmdProc1/txData[6]_INST_0_i_7/O
                         net (fo=3, routed)           0.556     3.754    cmdProc1/txData[6]_INST_0_i_7_n_0
    SLICE_X7Y102         LUT3 (Prop_lut3_I2_O)        0.327     4.081 r  cmdProc1/txData[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.859     4.940    cmdProc1/txData[4]_INST_0_i_1_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I0_O)        0.332     5.272 r  cmdProc1/txData[4]_INST_0/O
                         net (fo=1, routed)           0.000     5.272    tx/D[4]
    SLICE_X7Y101         FDRE                                         r  tx/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.683     8.707    tx/clk_out
    SLICE_X7Y101         FDRE                                         r  tx/txData_reg[5]/C
                         clock pessimism              0.570     9.277    
                         clock uncertainty           -0.242     9.035    
    SLICE_X7Y101         FDRE (Setup_fdre_C_D)        0.031     9.066    tx/txData_reg[5]
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                          -5.272    
  -------------------------------------------------------------------
                         slack                                  3.794    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 1.600ns (26.931%)  route 4.341ns (73.069%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.810    -0.683    cmdProc1/clk
    SLICE_X2Y101         FDRE                                         r  cmdProc1/byteCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.165 r  cmdProc1/byteCount_reg[1]/Q
                         net (fo=14, routed)          1.495     1.330    cmdProc1/byteCount_reg_n_0_[1]
    SLICE_X6Y106         LUT6 (Prop_lut6_I2_O)        0.124     1.454 f  cmdProc1/txData[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.742     2.196    cmdProc1/txData[1]_INST_0_i_11_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.124     2.320 f  cmdProc1/txData[1]_INST_0_i_6/O
                         net (fo=4, routed)           0.728     3.048    cmdProc1/txData[1]_INST_0_i_6_n_0
    SLICE_X5Y103         LUT3 (Prop_lut3_I1_O)        0.150     3.198 r  cmdProc1/txData[6]_INST_0_i_7/O
                         net (fo=3, routed)           0.724     3.922    cmdProc1/txData[6]_INST_0_i_7_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.358     4.280 f  cmdProc1/txData[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.652     4.932    cmdProc1/txData[6]_INST_0_i_3_n_0
    SLICE_X7Y100         LUT5 (Prop_lut5_I3_O)        0.326     5.258 r  cmdProc1/txData[5]_INST_0/O
                         net (fo=1, routed)           0.000     5.258    tx/D[5]
    SLICE_X7Y100         FDRE                                         r  tx/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.683     8.707    tx/clk_out
    SLICE_X7Y100         FDRE                                         r  tx/txData_reg[6]/C
                         clock pessimism              0.570     9.277    
                         clock uncertainty           -0.242     9.035    
    SLICE_X7Y100         FDRE (Setup_fdre_C_D)        0.031     9.066    tx/txData_reg[6]
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.862ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 1.153ns (19.732%)  route 4.690ns (80.268%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 8.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.740    -0.753    dataGen1/CLK
    SLICE_X14Y103        FDRE                                         r  dataGen1/index_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.235 r  dataGen1/index_reg_rep[2]/Q
                         net (fo=64, routed)          2.851     2.616    dataGen1/index_reg_rep_n_0_[2]
    SLICE_X8Y104         LUT6 (Prop_lut6_I2_O)        0.124     2.740 r  dataGen1/g5_b4/O
                         net (fo=1, routed)           0.000     2.740    dataGen1/g5_b4_n_0
    SLICE_X8Y104         MUXF7 (Prop_muxf7_I1_O)      0.214     2.954 r  dataGen1/byte_reg[4]_i_3/O
                         net (fo=1, routed)           0.862     3.817    dataGen1/byte_reg[4]_i_3_n_0
    SLICE_X8Y104         LUT6 (Prop_lut6_I1_O)        0.297     4.114 r  dataGen1/byte[4]_i_1/O
                         net (fo=2, routed)           0.977     5.090    dataConsume1/D[4]
    SLICE_X7Y104         FDRE                                         r  dataConsume1/reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.682     8.706    dataConsume1/clk_out
    SLICE_X7Y104         FDRE                                         r  dataConsume1/reg0_reg[4]/C
                         clock pessimism              0.570     9.276    
                         clock uncertainty           -0.242     9.034    
    SLICE_X7Y104         FDRE (Setup_fdre_C_D)       -0.081     8.953    dataConsume1/reg0_reg[4]
  -------------------------------------------------------------------
                         required time                          8.953    
                         arrival time                          -5.090    
  -------------------------------------------------------------------
                         slack                                  3.862    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 1.368ns (23.165%)  route 4.538ns (76.835%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.810    -0.683    cmdProc1/clk
    SLICE_X2Y101         FDRE                                         r  cmdProc1/byteCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.165 r  cmdProc1/byteCount_reg[1]/Q
                         net (fo=14, routed)          1.495     1.330    cmdProc1/byteCount_reg_n_0_[1]
    SLICE_X6Y106         LUT6 (Prop_lut6_I2_O)        0.124     1.454 r  cmdProc1/txData[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.742     2.196    cmdProc1/txData[1]_INST_0_i_11_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.124     2.320 r  cmdProc1/txData[1]_INST_0_i_6/O
                         net (fo=4, routed)           1.105     3.425    cmdProc1/txData[1]_INST_0_i_6_n_0
    SLICE_X5Y101         LUT3 (Prop_lut3_I2_O)        0.152     3.577 f  cmdProc1/txData[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.422     3.999    cmdProc1/txData[2]_INST_0_i_7_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I3_O)        0.326     4.325 r  cmdProc1/txData[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.774     5.099    cmdProc1/txData[2]_INST_0_i_2_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I2_O)        0.124     5.223 r  cmdProc1/txData[2]_INST_0/O
                         net (fo=1, routed)           0.000     5.223    tx/D[2]
    SLICE_X6Y101         FDRE                                         r  tx/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.683     8.707    tx/clk_out
    SLICE_X6Y101         FDRE                                         r  tx/txData_reg[3]/C
                         clock pessimism              0.570     9.277    
                         clock uncertainty           -0.242     9.035    
    SLICE_X6Y101         FDRE (Setup_fdre_C_D)        0.079     9.114    tx/txData_reg[3]
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0 rise@10.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 1.014ns (18.448%)  route 4.482ns (81.552%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.810    -0.683    cmdProc1/clk
    SLICE_X2Y101         FDRE                                         r  cmdProc1/byteCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.165 r  cmdProc1/byteCount_reg[1]/Q
                         net (fo=14, routed)          1.495     1.330    cmdProc1/byteCount_reg_n_0_[1]
    SLICE_X6Y106         LUT6 (Prop_lut6_I2_O)        0.124     1.454 r  cmdProc1/txData[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.742     2.196    cmdProc1/txData[1]_INST_0_i_11_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.124     2.320 r  cmdProc1/txData[1]_INST_0_i_6/O
                         net (fo=4, routed)           1.326     3.646    cmdProc1/txData[1]_INST_0_i_6_n_0
    SLICE_X5Y101         LUT6 (Prop_lut6_I4_O)        0.124     3.770 f  cmdProc1/txData[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.920     4.690    cmdProc1/txData[1]_INST_0_i_1_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I0_O)        0.124     4.814 r  cmdProc1/txData[1]_INST_0/O
                         net (fo=1, routed)           0.000     4.814    tx/D[1]
    SLICE_X7Y101         FDRE                                         r  tx/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.683     8.707    tx/clk_out
    SLICE_X7Y101         FDRE                                         r  tx/txData_reg[2]/C
                         clock pessimism              0.570     9.277    
                         clock uncertainty           -0.242     9.035    
    SLICE_X7Y101         FDRE (Setup_fdre_C_D)        0.029     9.064    tx/txData_reg[2]
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                  4.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.590    -0.574    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  rx/bitCount_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.225    rx/bitCount_reg[0]
    SLICE_X6Y92          LUT2 (Prop_lut2_I1_O)        0.043    -0.182 r  rx/bitCount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    rx/p_0_in__0[1]
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.860    -0.810    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[1]/C
                         clock pessimism              0.236    -0.574    
                         clock uncertainty            0.242    -0.331    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.131    -0.200    rx/bitCount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.590    -0.574    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  rx/bitCount_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.225    rx/bitCount_reg[0]
    SLICE_X6Y92          LUT4 (Prop_lut4_I2_O)        0.043    -0.182 r  rx/bitCount[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.182    rx/p_0_in__0[3]
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.860    -0.810    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[3]/C
                         clock pessimism              0.236    -0.574    
                         clock uncertainty            0.242    -0.331    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.131    -0.200    rx/bitCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dataConsume1/reg6_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[6][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.067%)  route 0.162ns (55.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.675    -0.488    dataConsume1/clk_out
    SLICE_X0Y105         FDRE                                         r  dataConsume1/reg6_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.128    -0.360 r  dataConsume1/reg6_reg[7]/Q
                         net (fo=1, routed)           0.162    -0.198    dataConsume1/reg6[7]
    SLICE_X2Y103         FDRE                                         r  dataConsume1/dataResults_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.950    -0.721    dataConsume1/clk_out
    SLICE_X2Y103         FDRE                                         r  dataConsume1/dataResults_reg[6][7]/C
                         clock pessimism              0.248    -0.472    
                         clock uncertainty            0.242    -0.230    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.011    -0.219    dataConsume1/dataResults_reg[6][7]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.590    -0.574    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  rx/bitCount_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.225    rx/bitCount_reg[0]
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.180 r  rx/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    rx/p_0_in__0[2]
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.860    -0.810    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[2]/C
                         clock pessimism              0.236    -0.574    
                         clock uncertainty            0.242    -0.331    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.121    -0.210    rx/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.590    -0.574    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.410 f  rx/bitCount_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.225    rx/bitCount_reg[0]
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.045    -0.180 r  rx/bitCount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    rx/p_0_in__0[0]
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.860    -0.810    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[0]/C
                         clock pessimism              0.236    -0.574    
                         clock uncertainty            0.242    -0.331    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.120    -0.211    rx/bitCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dataConsume1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.564    -0.600    dataConsume1/clk_out
    SLICE_X15Y96         FDRE                                         r  dataConsume1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  dataConsume1/counter_reg[3]/Q
                         net (fo=15, routed)          0.180    -0.278    dataConsume1/counter_reg[3]
    SLICE_X15Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.233 r  dataConsume1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    dataConsume1/counter[3]_i_1_n_0
    SLICE_X15Y96         FDRE                                         r  dataConsume1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.833    -0.837    dataConsume1/clk_out
    SLICE_X15Y96         FDRE                                         r  dataConsume1/counter_reg[3]/C
                         clock pessimism              0.237    -0.600    
                         clock uncertainty            0.242    -0.357    
    SLICE_X15Y96         FDRE (Hold_fdre_C_D)         0.091    -0.266    dataConsume1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[2][7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.793%)  route 0.164ns (56.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.674    -0.489    dataConsume1/clk_out
    SLICE_X5Y105         FDRE                                         r  dataConsume1/dataResults_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.128    -0.361 r  dataConsume1/dataResults_reg[2][7]/Q
                         net (fo=1, routed)           0.164    -0.197    cmdProc1/dataResults[2][7]
    SLICE_X6Y106         FDSE                                         r  cmdProc1/reg_dataResults_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.948    -0.723    cmdProc1/clk
    SLICE_X6Y106         FDSE                                         r  cmdProc1/reg_dataResults_reg[2][7]/C
                         clock pessimism              0.249    -0.473    
                         clock uncertainty            0.242    -0.231    
    SLICE_X6Y106         FDSE (Hold_fdse_C_D)         0.000    -0.231    cmdProc1/reg_dataResults_reg[2][7]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rx/rcvShiftReg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvDataReg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.461%)  route 0.174ns (51.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.563    -0.601    rx/CLK
    SLICE_X8Y92          FDSE                                         r  rx/rcvShiftReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDSE (Prop_fdse_C_Q)         0.164    -0.437 r  rx/rcvShiftReg_reg[2]/Q
                         net (fo=2, routed)           0.174    -0.262    rx/p_0_in__1[1]
    SLICE_X9Y92          FDSE                                         r  rx/rcvDataReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.832    -0.838    rx/CLK
    SLICE_X9Y92          FDSE                                         r  rx/rcvDataReg_reg[1]/C
                         clock pessimism              0.250    -0.588    
                         clock uncertainty            0.242    -0.345    
    SLICE_X9Y92          FDSE (Hold_fdse_C_D)         0.047    -0.298    rx/rcvDataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dataConsume1/reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.063%)  route 0.226ns (57.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.674    -0.489    dataConsume1/clk_out
    SLICE_X6Y104         FDRE                                         r  dataConsume1/reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  dataConsume1/reg1_reg[4]/Q
                         net (fo=2, routed)           0.226    -0.099    dataConsume1/reg1[4]
    SLICE_X1Y105         FDRE                                         r  dataConsume1/dataResults_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.950    -0.721    dataConsume1/clk_out
    SLICE_X1Y105         FDRE                                         r  dataConsume1/dataResults_reg[1][4]/C
                         clock pessimism              0.269    -0.451    
                         clock uncertainty            0.242    -0.209    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.070    -0.139    dataConsume1/dataResults_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dataGen1/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.646    -0.517    dataGen1/CLK
    SLICE_X14Y104        FDRE                                         r  dataGen1/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.353 f  dataGen1/index_reg[1]/Q
                         net (fo=9, routed)           0.199    -0.155    dataGen1/index[1]
    SLICE_X14Y104        LUT5 (Prop_lut5_I2_O)        0.043    -0.112 r  dataGen1/index[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.112    dataGen1/index_0[4]
    SLICE_X14Y104        FDRE                                         r  dataGen1/index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.920    -0.751    dataGen1/CLK
    SLICE_X14Y104        FDRE                                         r  dataGen1/index_reg[4]/C
                         clock pessimism              0.233    -0.517    
                         clock uncertainty            0.242    -0.275    
    SLICE_X14Y104        FDRE (Hold_fdre_C_D)         0.123    -0.152    dataGen1/index_reg[4]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.040    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.776ns  (logic 3.985ns (51.248%)  route 3.791ns (48.752%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    cmdProc1/clk
    SLICE_X11Y93         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDSE (Prop_fdse_C_Q)         0.419    -0.517 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.836     0.319    dataConsume1/numWords_bcd[2][0]
    SLICE_X13Y93         LUT3 (Prop_lut3_I0_O)        0.299     0.618 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.618    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.198 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.691     1.889    dataConsume1/numWords_int1[7]
    SLICE_X10Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.574     2.463 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.463    dataConsume1/i__carry_i_12_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.682 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.479     3.161    dataConsume1/PCOUT[8]
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     3.711 r  dataConsume1/i__carry_i_9/O[3]
                         net (fo=5, routed)           0.690     4.401    dataConsume1/numWords_int0[8]
    SLICE_X13Y95         LUT6 (Prop_lut6_I1_O)        0.307     4.708 r  dataConsume1/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.511     5.220    dataConsume1/i__carry__0_i_1__0_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     5.708 f  dataConsume1/next_state1_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.583     6.291    dataConsume1/next_state1_inferred__1/i__carry__0_n_2
    SLICE_X15Y99         LUT6 (Prop_lut6_I5_O)        0.332     6.623 r  dataConsume1/cur_state[0]_i_3/O
                         net (fo=1, routed)           0.000     6.623    dataConsume1/cur_state[0]_i_3_n_0
    SLICE_X15Y99         MUXF7 (Prop_muxf7_I1_O)      0.217     6.840 r  dataConsume1/cur_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.840    dataConsume1/next_state[0]
    SLICE_X15Y99         FDCE                                         r  dataConsume1/cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.441     8.464    dataConsume1/clk_out
    SLICE_X15Y99         FDCE                                         r  dataConsume1/cur_state_reg[0]/C
                         clock pessimism              0.561     9.025    
                         clock uncertainty           -0.242     8.783    
    SLICE_X15Y99         FDCE (Setup_fdce_C_D)        0.064     8.847    dataConsume1/cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.847    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.168ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.732ns  (logic 3.816ns (49.353%)  route 3.916ns (50.647%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 8.640 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    cmdProc1/clk
    SLICE_X11Y93         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDSE (Prop_fdse_C_Q)         0.419    -0.517 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.836     0.319    dataConsume1/numWords_bcd[2][0]
    SLICE_X13Y93         LUT3 (Prop_lut3_I0_O)        0.299     0.618 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.618    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.198 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.691     1.889    dataConsume1/numWords_int1[7]
    SLICE_X10Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.574     2.463 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.463    dataConsume1/i__carry_i_12_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.682 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.479     3.161    dataConsume1/PCOUT[8]
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     3.711 r  dataConsume1/i__carry_i_9/O[3]
                         net (fo=5, routed)           0.831     4.543    dataConsume1/numWords_int0[8]
    SLICE_X14Y97         LUT4 (Prop_lut4_I2_O)        0.331     4.874 r  dataConsume1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.874    dataConsume1/i__carry__0_i_1_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.227 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=5, routed)           0.356     5.582    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X14Y99         LUT6 (Prop_lut6_I1_O)        0.367     5.949 r  dataConsume1/cur_state[2]_i_2/O
                         net (fo=1, routed)           0.723     6.672    dataConsume1/cur_state[2]_i_2_n_0
    SLICE_X14Y100        LUT5 (Prop_lut5_I3_O)        0.124     6.796 r  dataConsume1/cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.796    dataConsume1/next_state[2]
    SLICE_X14Y100        FDCE                                         r  dataConsume1/cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.616     8.640    dataConsume1/clk_out
    SLICE_X14Y100        FDCE                                         r  dataConsume1/cur_state_reg[2]/C
                         clock pessimism              0.490     9.129    
                         clock uncertainty           -0.242     8.887    
    SLICE_X14Y100        FDCE (Setup_fdce_C_D)        0.077     8.964    dataConsume1/cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                  2.168    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.548ns  (logic 3.816ns (50.554%)  route 3.732ns (49.446%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    cmdProc1/clk
    SLICE_X11Y93         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDSE (Prop_fdse_C_Q)         0.419    -0.517 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.836     0.319    dataConsume1/numWords_bcd[2][0]
    SLICE_X13Y93         LUT3 (Prop_lut3_I0_O)        0.299     0.618 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.618    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.198 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.691     1.889    dataConsume1/numWords_int1[7]
    SLICE_X10Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.574     2.463 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.463    dataConsume1/i__carry_i_12_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.682 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.479     3.161    dataConsume1/PCOUT[8]
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     3.711 r  dataConsume1/i__carry_i_9/O[3]
                         net (fo=5, routed)           0.831     4.543    dataConsume1/numWords_int0[8]
    SLICE_X14Y97         LUT4 (Prop_lut4_I2_O)        0.331     4.874 r  dataConsume1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.874    dataConsume1/i__carry__0_i_1_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.227 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=5, routed)           0.492     5.718    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X13Y99         LUT6 (Prop_lut6_I4_O)        0.367     6.085 r  dataConsume1/cur_state[3]_i_2/O
                         net (fo=1, routed)           0.403     6.488    dataConsume1/cur_state[3]_i_2_n_0
    SLICE_X13Y99         LUT5 (Prop_lut5_I0_O)        0.124     6.612 r  dataConsume1/cur_state[3]_i_1/O
                         net (fo=1, routed)           0.000     6.612    dataConsume1/next_state[3]
    SLICE_X13Y99         FDCE                                         r  dataConsume1/cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.441     8.464    dataConsume1/clk_out
    SLICE_X13Y99         FDCE                                         r  dataConsume1/cur_state_reg[3]/C
                         clock pessimism              0.561     9.025    
                         clock uncertainty           -0.242     8.783    
    SLICE_X13Y99         FDCE (Setup_fdce_C_D)        0.029     8.812    dataConsume1/cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.641ns  (required time - arrival time)
  Source:                 cmdProc1/reg_numWords_bcd_reg[2][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/cur_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.246ns  (logic 3.909ns (53.948%)  route 3.337ns (46.052%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 8.640 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    cmdProc1/clk
    SLICE_X11Y93         FDSE                                         r  cmdProc1/reg_numWords_bcd_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDSE (Prop_fdse_C_Q)         0.419    -0.517 r  cmdProc1/reg_numWords_bcd_reg[2][0]/Q
                         net (fo=6, routed)           0.836     0.319    dataConsume1/numWords_bcd[2][0]
    SLICE_X13Y93         LUT3 (Prop_lut3_I0_O)        0.299     0.618 r  dataConsume1/numWords_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.618    dataConsume1/numWords_int1__0_carry_i_4_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.198 r  dataConsume1/numWords_int1__0_carry/O[2]
                         net (fo=2, routed)           0.691     1.889    dataConsume1/numWords_int1[7]
    SLICE_X10Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.574     2.463 r  dataConsume1/i__carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.463    dataConsume1/i__carry_i_12_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.682 r  dataConsume1/i__carry_i_11/O[0]
                         net (fo=1, routed)           0.479     3.161    dataConsume1/PCOUT[8]
    SLICE_X12Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550     3.711 r  dataConsume1/i__carry_i_9/O[3]
                         net (fo=5, routed)           0.831     4.543    dataConsume1/numWords_int0[8]
    SLICE_X14Y97         LUT4 (Prop_lut4_I2_O)        0.331     4.874 r  dataConsume1/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.874    dataConsume1/i__carry__0_i_1_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     5.227 r  dataConsume1/next_state1_inferred__0/i__carry__0/CO[0]
                         net (fo=5, routed)           0.499     5.726    dataConsume1/next_state1_inferred__0/i__carry__0_n_3
    SLICE_X15Y100        LUT6 (Prop_lut6_I2_O)        0.367     6.093 r  dataConsume1/cur_state[1]_i_3/O
                         net (fo=1, routed)           0.000     6.093    dataConsume1/cur_state[1]_i_3_n_0
    SLICE_X15Y100        MUXF7 (Prop_muxf7_I1_O)      0.217     6.310 r  dataConsume1/cur_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.310    dataConsume1/next_state[1]
    SLICE_X15Y100        FDCE                                         r  dataConsume1/cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.616     8.640    dataConsume1/clk_out
    SLICE_X15Y100        FDCE                                         r  dataConsume1/cur_state_reg[1]/C
                         clock pessimism              0.490     9.129    
                         clock uncertainty           -0.242     8.887    
    SLICE_X15Y100        FDCE (Setup_fdce_C_D)        0.064     8.951    dataConsume1/cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                  2.641    

Slack (MET) :             3.662ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.085ns  (logic 1.600ns (26.296%)  route 4.485ns (73.704%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.810    -0.683    cmdProc1/clk
    SLICE_X2Y101         FDRE                                         r  cmdProc1/byteCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.165 r  cmdProc1/byteCount_reg[1]/Q
                         net (fo=14, routed)          1.495     1.330    cmdProc1/byteCount_reg_n_0_[1]
    SLICE_X6Y106         LUT6 (Prop_lut6_I2_O)        0.124     1.454 r  cmdProc1/txData[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.742     2.196    cmdProc1/txData[1]_INST_0_i_11_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.124     2.320 r  cmdProc1/txData[1]_INST_0_i_6/O
                         net (fo=4, routed)           0.728     3.048    cmdProc1/txData[1]_INST_0_i_6_n_0
    SLICE_X5Y103         LUT3 (Prop_lut3_I1_O)        0.150     3.198 f  cmdProc1/txData[6]_INST_0_i_7/O
                         net (fo=3, routed)           0.724     3.922    cmdProc1/txData[6]_INST_0_i_7_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.358     4.280 r  cmdProc1/txData[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.796     5.076    cmdProc1/txData[6]_INST_0_i_3_n_0
    SLICE_X7Y100         LUT5 (Prop_lut5_I2_O)        0.326     5.402 r  cmdProc1/txData[6]_INST_0/O
                         net (fo=1, routed)           0.000     5.402    tx/D[6]
    SLICE_X7Y100         FDRE                                         r  tx/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.683     8.707    tx/clk_out
    SLICE_X7Y100         FDRE                                         r  tx/txData_reg[7]/C
                         clock pessimism              0.570     9.277    
                         clock uncertainty           -0.242     9.034    
    SLICE_X7Y100         FDRE (Setup_fdre_C_D)        0.029     9.063    tx/txData_reg[7]
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                          -5.402    
  -------------------------------------------------------------------
                         slack                                  3.662    

Slack (MET) :             3.794ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 1.575ns (26.451%)  route 4.380ns (73.549%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.810    -0.683    cmdProc1/clk
    SLICE_X2Y101         FDRE                                         r  cmdProc1/byteCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.165 r  cmdProc1/byteCount_reg[1]/Q
                         net (fo=14, routed)          1.495     1.330    cmdProc1/byteCount_reg_n_0_[1]
    SLICE_X6Y106         LUT6 (Prop_lut6_I2_O)        0.124     1.454 f  cmdProc1/txData[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.742     2.196    cmdProc1/txData[1]_INST_0_i_11_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.124     2.320 f  cmdProc1/txData[1]_INST_0_i_6/O
                         net (fo=4, routed)           0.728     3.048    cmdProc1/txData[1]_INST_0_i_6_n_0
    SLICE_X5Y103         LUT3 (Prop_lut3_I1_O)        0.150     3.198 r  cmdProc1/txData[6]_INST_0_i_7/O
                         net (fo=3, routed)           0.556     3.754    cmdProc1/txData[6]_INST_0_i_7_n_0
    SLICE_X7Y102         LUT3 (Prop_lut3_I2_O)        0.327     4.081 r  cmdProc1/txData[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.859     4.940    cmdProc1/txData[4]_INST_0_i_1_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I0_O)        0.332     5.272 r  cmdProc1/txData[4]_INST_0/O
                         net (fo=1, routed)           0.000     5.272    tx/D[4]
    SLICE_X7Y101         FDRE                                         r  tx/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.683     8.707    tx/clk_out
    SLICE_X7Y101         FDRE                                         r  tx/txData_reg[5]/C
                         clock pessimism              0.570     9.277    
                         clock uncertainty           -0.242     9.034    
    SLICE_X7Y101         FDRE (Setup_fdre_C_D)        0.031     9.065    tx/txData_reg[5]
  -------------------------------------------------------------------
                         required time                          9.065    
                         arrival time                          -5.272    
  -------------------------------------------------------------------
                         slack                                  3.794    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.941ns  (logic 1.600ns (26.931%)  route 4.341ns (73.069%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.810    -0.683    cmdProc1/clk
    SLICE_X2Y101         FDRE                                         r  cmdProc1/byteCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.165 r  cmdProc1/byteCount_reg[1]/Q
                         net (fo=14, routed)          1.495     1.330    cmdProc1/byteCount_reg_n_0_[1]
    SLICE_X6Y106         LUT6 (Prop_lut6_I2_O)        0.124     1.454 f  cmdProc1/txData[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.742     2.196    cmdProc1/txData[1]_INST_0_i_11_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.124     2.320 f  cmdProc1/txData[1]_INST_0_i_6/O
                         net (fo=4, routed)           0.728     3.048    cmdProc1/txData[1]_INST_0_i_6_n_0
    SLICE_X5Y103         LUT3 (Prop_lut3_I1_O)        0.150     3.198 r  cmdProc1/txData[6]_INST_0_i_7/O
                         net (fo=3, routed)           0.724     3.922    cmdProc1/txData[6]_INST_0_i_7_n_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I2_O)        0.358     4.280 f  cmdProc1/txData[6]_INST_0_i_3/O
                         net (fo=2, routed)           0.652     4.932    cmdProc1/txData[6]_INST_0_i_3_n_0
    SLICE_X7Y100         LUT5 (Prop_lut5_I3_O)        0.326     5.258 r  cmdProc1/txData[5]_INST_0/O
                         net (fo=1, routed)           0.000     5.258    tx/D[5]
    SLICE_X7Y100         FDRE                                         r  tx/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.683     8.707    tx/clk_out
    SLICE_X7Y100         FDRE                                         r  tx/txData_reg[6]/C
                         clock pessimism              0.570     9.277    
                         clock uncertainty           -0.242     9.034    
    SLICE_X7Y100         FDRE (Setup_fdre_C_D)        0.031     9.065    tx/txData_reg[6]
  -------------------------------------------------------------------
                         required time                          9.065    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.862ns  (required time - arrival time)
  Source:                 dataGen1/index_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/reg0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 1.153ns (19.732%)  route 4.690ns (80.268%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 8.706 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.740    -0.753    dataGen1/CLK
    SLICE_X14Y103        FDRE                                         r  dataGen1/index_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.235 r  dataGen1/index_reg_rep[2]/Q
                         net (fo=64, routed)          2.851     2.616    dataGen1/index_reg_rep_n_0_[2]
    SLICE_X8Y104         LUT6 (Prop_lut6_I2_O)        0.124     2.740 r  dataGen1/g5_b4/O
                         net (fo=1, routed)           0.000     2.740    dataGen1/g5_b4_n_0
    SLICE_X8Y104         MUXF7 (Prop_muxf7_I1_O)      0.214     2.954 r  dataGen1/byte_reg[4]_i_3/O
                         net (fo=1, routed)           0.862     3.817    dataGen1/byte_reg[4]_i_3_n_0
    SLICE_X8Y104         LUT6 (Prop_lut6_I1_O)        0.297     4.114 r  dataGen1/byte[4]_i_1/O
                         net (fo=2, routed)           0.977     5.090    dataConsume1/D[4]
    SLICE_X7Y104         FDRE                                         r  dataConsume1/reg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.682     8.706    dataConsume1/clk_out
    SLICE_X7Y104         FDRE                                         r  dataConsume1/reg0_reg[4]/C
                         clock pessimism              0.570     9.276    
                         clock uncertainty           -0.242     9.033    
    SLICE_X7Y104         FDRE (Setup_fdre_C_D)       -0.081     8.952    dataConsume1/reg0_reg[4]
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                          -5.090    
  -------------------------------------------------------------------
                         slack                                  3.862    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 1.368ns (23.165%)  route 4.538ns (76.835%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.810    -0.683    cmdProc1/clk
    SLICE_X2Y101         FDRE                                         r  cmdProc1/byteCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.165 r  cmdProc1/byteCount_reg[1]/Q
                         net (fo=14, routed)          1.495     1.330    cmdProc1/byteCount_reg_n_0_[1]
    SLICE_X6Y106         LUT6 (Prop_lut6_I2_O)        0.124     1.454 r  cmdProc1/txData[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.742     2.196    cmdProc1/txData[1]_INST_0_i_11_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.124     2.320 r  cmdProc1/txData[1]_INST_0_i_6/O
                         net (fo=4, routed)           1.105     3.425    cmdProc1/txData[1]_INST_0_i_6_n_0
    SLICE_X5Y101         LUT3 (Prop_lut3_I2_O)        0.152     3.577 f  cmdProc1/txData[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.422     3.999    cmdProc1/txData[2]_INST_0_i_7_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I3_O)        0.326     4.325 r  cmdProc1/txData[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.774     5.099    cmdProc1/txData[2]_INST_0_i_2_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I2_O)        0.124     5.223 r  cmdProc1/txData[2]_INST_0/O
                         net (fo=1, routed)           0.000     5.223    tx/D[2]
    SLICE_X6Y101         FDRE                                         r  tx/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.683     8.707    tx/clk_out
    SLICE_X6Y101         FDRE                                         r  tx/txData_reg[3]/C
                         clock pessimism              0.570     9.277    
                         clock uncertainty           -0.242     9.034    
    SLICE_X6Y101         FDRE (Setup_fdre_C_D)        0.079     9.113    tx/txData_reg[3]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 cmdProc1/byteCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_wiz_0_1 rise@10.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 1.014ns (18.448%)  route 4.482ns (81.552%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 8.707 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.810    -0.683    cmdProc1/clk
    SLICE_X2Y101         FDRE                                         r  cmdProc1/byteCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.165 r  cmdProc1/byteCount_reg[1]/Q
                         net (fo=14, routed)          1.495     1.330    cmdProc1/byteCount_reg_n_0_[1]
    SLICE_X6Y106         LUT6 (Prop_lut6_I2_O)        0.124     1.454 r  cmdProc1/txData[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.742     2.196    cmdProc1/txData[1]_INST_0_i_11_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.124     2.320 r  cmdProc1/txData[1]_INST_0_i_6/O
                         net (fo=4, routed)           1.326     3.646    cmdProc1/txData[1]_INST_0_i_6_n_0
    SLICE_X5Y101         LUT6 (Prop_lut6_I4_O)        0.124     3.770 f  cmdProc1/txData[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.920     4.690    cmdProc1/txData[1]_INST_0_i_1_n_0
    SLICE_X7Y101         LUT6 (Prop_lut6_I0_O)        0.124     4.814 r  cmdProc1/txData[1]_INST_0/O
                         net (fo=1, routed)           0.000     4.814    tx/D[1]
    SLICE_X7Y101         FDRE                                         r  tx/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.683     8.707    tx/clk_out
    SLICE_X7Y101         FDRE                                         r  tx/txData_reg[2]/C
                         clock pessimism              0.570     9.277    
                         clock uncertainty           -0.242     9.034    
    SLICE_X7Y101         FDRE (Setup_fdre_C_D)        0.029     9.063    tx/txData_reg[2]
  -------------------------------------------------------------------
                         required time                          9.063    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                  4.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.590    -0.574    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  rx/bitCount_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.225    rx/bitCount_reg[0]
    SLICE_X6Y92          LUT2 (Prop_lut2_I1_O)        0.043    -0.182 r  rx/bitCount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    rx/p_0_in__0[1]
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.860    -0.810    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[1]/C
                         clock pessimism              0.236    -0.574    
                         clock uncertainty            0.242    -0.331    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.131    -0.200    rx/bitCount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.590    -0.574    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  rx/bitCount_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.225    rx/bitCount_reg[0]
    SLICE_X6Y92          LUT4 (Prop_lut4_I2_O)        0.043    -0.182 r  rx/bitCount[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.182    rx/p_0_in__0[3]
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.860    -0.810    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[3]/C
                         clock pessimism              0.236    -0.574    
                         clock uncertainty            0.242    -0.331    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.131    -0.200    rx/bitCount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dataConsume1/reg6_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[6][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.067%)  route 0.162ns (55.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.675    -0.488    dataConsume1/clk_out
    SLICE_X0Y105         FDRE                                         r  dataConsume1/reg6_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.128    -0.360 r  dataConsume1/reg6_reg[7]/Q
                         net (fo=1, routed)           0.162    -0.198    dataConsume1/reg6[7]
    SLICE_X2Y103         FDRE                                         r  dataConsume1/dataResults_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.950    -0.721    dataConsume1/clk_out
    SLICE_X2Y103         FDRE                                         r  dataConsume1/dataResults_reg[6][7]/C
                         clock pessimism              0.248    -0.472    
                         clock uncertainty            0.242    -0.230    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.011    -0.219    dataConsume1/dataResults_reg[6][7]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.590    -0.574    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  rx/bitCount_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.225    rx/bitCount_reg[0]
    SLICE_X6Y92          LUT3 (Prop_lut3_I1_O)        0.045    -0.180 r  rx/bitCount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    rx/p_0_in__0[2]
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.860    -0.810    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[2]/C
                         clock pessimism              0.236    -0.574    
                         clock uncertainty            0.242    -0.331    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.121    -0.210    rx/bitCount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rx/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/bitCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.590    -0.574    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164    -0.410 f  rx/bitCount_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.225    rx/bitCount_reg[0]
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.045    -0.180 r  rx/bitCount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    rx/p_0_in__0[0]
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.860    -0.810    rx/CLK
    SLICE_X6Y92          FDRE                                         r  rx/bitCount_reg[0]/C
                         clock pessimism              0.236    -0.574    
                         clock uncertainty            0.242    -0.331    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.120    -0.211    rx/bitCount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 dataConsume1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.564    -0.600    dataConsume1/clk_out
    SLICE_X15Y96         FDRE                                         r  dataConsume1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  dataConsume1/counter_reg[3]/Q
                         net (fo=15, routed)          0.180    -0.278    dataConsume1/counter_reg[3]
    SLICE_X15Y96         LUT4 (Prop_lut4_I0_O)        0.045    -0.233 r  dataConsume1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    dataConsume1/counter[3]_i_1_n_0
    SLICE_X15Y96         FDRE                                         r  dataConsume1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.833    -0.837    dataConsume1/clk_out
    SLICE_X15Y96         FDRE                                         r  dataConsume1/counter_reg[3]/C
                         clock pessimism              0.237    -0.600    
                         clock uncertainty            0.242    -0.357    
    SLICE_X15Y96         FDRE (Hold_fdre_C_D)         0.091    -0.266    dataConsume1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 dataConsume1/dataResults_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmdProc1/reg_dataResults_reg[2][7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.793%)  route 0.164ns (56.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.674    -0.489    dataConsume1/clk_out
    SLICE_X5Y105         FDRE                                         r  dataConsume1/dataResults_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.128    -0.361 r  dataConsume1/dataResults_reg[2][7]/Q
                         net (fo=1, routed)           0.164    -0.197    cmdProc1/dataResults[2][7]
    SLICE_X6Y106         FDSE                                         r  cmdProc1/reg_dataResults_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.948    -0.723    cmdProc1/clk
    SLICE_X6Y106         FDSE                                         r  cmdProc1/reg_dataResults_reg[2][7]/C
                         clock pessimism              0.249    -0.473    
                         clock uncertainty            0.242    -0.231    
    SLICE_X6Y106         FDSE (Hold_fdse_C_D)         0.000    -0.231    cmdProc1/reg_dataResults_reg[2][7]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rx/rcvShiftReg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx/rcvDataReg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.461%)  route 0.174ns (51.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.563    -0.601    rx/CLK
    SLICE_X8Y92          FDSE                                         r  rx/rcvShiftReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDSE (Prop_fdse_C_Q)         0.164    -0.437 r  rx/rcvShiftReg_reg[2]/Q
                         net (fo=2, routed)           0.174    -0.262    rx/p_0_in__1[1]
    SLICE_X9Y92          FDSE                                         r  rx/rcvDataReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.832    -0.838    rx/CLK
    SLICE_X9Y92          FDSE                                         r  rx/rcvDataReg_reg[1]/C
                         clock pessimism              0.250    -0.588    
                         clock uncertainty            0.242    -0.345    
    SLICE_X9Y92          FDSE (Hold_fdse_C_D)         0.047    -0.298    rx/rcvDataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dataConsume1/reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/dataResults_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.063%)  route 0.226ns (57.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.674    -0.489    dataConsume1/clk_out
    SLICE_X6Y104         FDRE                                         r  dataConsume1/reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.164    -0.325 r  dataConsume1/reg1_reg[4]/Q
                         net (fo=2, routed)           0.226    -0.099    dataConsume1/reg1[4]
    SLICE_X1Y105         FDRE                                         r  dataConsume1/dataResults_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.950    -0.721    dataConsume1/clk_out
    SLICE_X1Y105         FDRE                                         r  dataConsume1/dataResults_reg[1][4]/C
                         clock pessimism              0.269    -0.451    
                         clock uncertainty            0.242    -0.209    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.070    -0.139    dataConsume1/dataResults_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dataGen1/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataGen1/index_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0_1 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.646    -0.517    dataGen1/CLK
    SLICE_X14Y104        FDRE                                         r  dataGen1/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.353 f  dataGen1/index_reg[1]/Q
                         net (fo=9, routed)           0.199    -0.155    dataGen1/index[1]
    SLICE_X14Y104        LUT5 (Prop_lut5_I2_O)        0.043    -0.112 r  dataGen1/index[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.112    dataGen1/index_0[4]
    SLICE_X14Y104        FDRE                                         r  dataGen1/index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.920    -0.751    dataGen1/CLK
    SLICE_X14Y104        FDRE                                         r  dataGen1/index_reg[4]/C
                         clock pessimism              0.233    -0.517    
                         clock uncertainty            0.242    -0.275    
    SLICE_X14Y104        FDRE (Hold_fdre_C_D)         0.123    -0.152    dataGen1/index_reg[4]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.040    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/ctrlOut_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/ctrlOut_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.748ns  (logic 0.711ns (40.687%)  route 1.037ns (59.313%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        LDCE                         0.000     0.000 r  dataConsume1/ctrlOut_reg_reg/G
    SLICE_X13Y100        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  dataConsume1/ctrlOut_reg_reg/Q
                         net (fo=2, routed)           0.509     1.068    dataConsume1/ctrlOut_reg__0
    SLICE_X13Y100        LUT2 (Prop_lut2_I1_O)        0.152     1.220 r  dataConsume1/ctrlOut_reg_reg_i_1/O
                         net (fo=1, routed)           0.527     1.748    dataConsume1/ctrlOut_reg_reg_i_1_n_0
    SLICE_X13Y100        LDCE                                         r  dataConsume1/ctrlOut_reg_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/ctrlOut_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/ctrlOut_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.201ns (35.170%)  route 0.371ns (64.830%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        LDCE                         0.000     0.000 r  dataConsume1/ctrlOut_reg_reg/G
    SLICE_X13Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  dataConsume1/ctrlOut_reg_reg/Q
                         net (fo=2, routed)           0.169     0.327    dataConsume1/ctrlOut_reg__0
    SLICE_X13Y100        LUT2 (Prop_lut2_I1_O)        0.043     0.370 r  dataConsume1/ctrlOut_reg_reg_i_1/O
                         net (fo=1, routed)           0.201     0.572    dataConsume1/ctrlOut_reg_reg_i_1_n_0
    SLICE_X13Y100        LDCE                                         r  dataConsume1/ctrlOut_reg_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_wiz_0
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.145ns  (logic 3.981ns (55.717%)  route 3.164ns (44.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.624    -0.869    tx/clk_out
    SLICE_X5Y98          FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDSE (Prop_fdse_C_Q)         0.456    -0.413 r  tx/txBit_reg/Q
                         net (fo=1, routed)           3.164     2.751    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525     6.275 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     6.275    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.551ns  (logic 0.857ns (18.830%)  route 3.694ns (81.170%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    dataConsume1/clk_out
    SLICE_X13Y96         FDRE                                         r  dataConsume1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.480 r  dataConsume1/counter_reg[2]/Q
                         net (fo=16, routed)          1.272     0.792    dataConsume1/counter_reg[2]
    SLICE_X13Y96         LUT3 (Prop_lut3_I0_O)        0.124     0.916 r  dataConsume1/maxIndex_int_reg[7]_i_2/O
                         net (fo=2, routed)           0.806     1.722    dataConsume1/maxIndex_int_reg[7]_i_2_n_0
    SLICE_X13Y98         LUT6 (Prop_lut6_I4_O)        0.124     1.846 r  dataConsume1/maxIndex_int_reg[9]_i_3/O
                         net (fo=3, routed)           0.764     2.610    dataConsume1/maxIndex_int_reg[9]_i_3_n_0
    SLICE_X13Y99         LUT2 (Prop_lut2_I1_O)        0.153     2.763 r  dataConsume1/maxIndex_int_reg[8]_i_1/O
                         net (fo=1, routed)           0.852     3.615    dataConsume1/maxIndex_int_reg[8]_i_1_n_0
    SLICE_X12Y99         LDCE                                         r  dataConsume1/maxIndex_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.340ns  (logic 0.828ns (19.079%)  route 3.512ns (80.921%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    dataConsume1/clk_out
    SLICE_X13Y96         FDRE                                         r  dataConsume1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.480 r  dataConsume1/counter_reg[2]/Q
                         net (fo=16, routed)          1.272     0.792    dataConsume1/counter_reg[2]
    SLICE_X13Y96         LUT3 (Prop_lut3_I0_O)        0.124     0.916 r  dataConsume1/maxIndex_int_reg[7]_i_2/O
                         net (fo=2, routed)           0.806     1.722    dataConsume1/maxIndex_int_reg[7]_i_2_n_0
    SLICE_X13Y98         LUT6 (Prop_lut6_I4_O)        0.124     1.846 r  dataConsume1/maxIndex_int_reg[9]_i_3/O
                         net (fo=3, routed)           0.764     2.610    dataConsume1/maxIndex_int_reg[9]_i_3_n_0
    SLICE_X13Y99         LUT3 (Prop_lut3_I1_O)        0.124     2.734 r  dataConsume1/maxIndex_int_reg[9]_i_1/O
                         net (fo=1, routed)           0.669     3.404    dataConsume1/maxIndex_int_reg[9]_i_1_n_0
    SLICE_X12Y99         LDCE                                         r  dataConsume1/maxIndex_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.714ns  (logic 0.704ns (18.957%)  route 3.010ns (81.043%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    dataConsume1/clk_out
    SLICE_X13Y96         FDRE                                         r  dataConsume1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.480 r  dataConsume1/counter_reg[2]/Q
                         net (fo=16, routed)          1.272     0.792    dataConsume1/counter_reg[2]
    SLICE_X13Y96         LUT3 (Prop_lut3_I0_O)        0.124     0.916 r  dataConsume1/maxIndex_int_reg[7]_i_2/O
                         net (fo=2, routed)           0.807     1.723    dataConsume1/maxIndex_int_reg[7]_i_2_n_0
    SLICE_X13Y98         LUT6 (Prop_lut6_I4_O)        0.124     1.847 r  dataConsume1/maxIndex_int_reg[7]_i_1/O
                         net (fo=1, routed)           0.930     2.777    dataConsume1/maxIndex_int_reg[7]_i_1_n_0
    SLICE_X12Y99         LDCE                                         r  dataConsume1/maxIndex_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.930ns  (logic 0.608ns (20.748%)  route 2.322ns (79.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    dataConsume1/clk_out
    SLICE_X15Y96         FDRE                                         r  dataConsume1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.480 r  dataConsume1/counter_reg[4]/Q
                         net (fo=13, routed)          1.987     1.506    dataConsume1/counter_reg[4]
    SLICE_X15Y96         LUT5 (Prop_lut5_I0_O)        0.152     1.658 r  dataConsume1/maxIndex_int_reg[4]_i_1/O
                         net (fo=1, routed)           0.336     1.994    dataConsume1/maxIndex_int_reg[4]_i_1_n_0
    SLICE_X14Y96         LDCE                                         r  dataConsume1/maxIndex_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.778ns  (logic 0.766ns (27.576%)  route 2.012ns (72.424%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    dataConsume1/clk_out
    SLICE_X12Y96         FDRE                                         r  dataConsume1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  dataConsume1/counter_reg[1]/Q
                         net (fo=16, routed)          1.043     0.625    dataConsume1/counter_reg[1]
    SLICE_X13Y97         LUT2 (Prop_lut2_I0_O)        0.124     0.749 r  dataConsume1/maxIndex_int_reg[6]_i_2/O
                         net (fo=2, routed)           0.571     1.320    dataConsume1/maxIndex_int_reg[6]_i_2_n_0
    SLICE_X15Y97         LUT6 (Prop_lut6_I1_O)        0.124     1.444 r  dataConsume1/maxIndex_int_reg[6]_i_1/O
                         net (fo=1, routed)           0.398     1.842    dataConsume1/maxIndex_int_reg[6]_i_1_n_0
    SLICE_X14Y97         LDCE                                         r  dataConsume1/maxIndex_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.572ns  (logic 0.608ns (23.635%)  route 1.964ns (76.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    dataConsume1/clk_out
    SLICE_X13Y96         FDRE                                         r  dataConsume1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.480 r  dataConsume1/counter_reg[2]/Q
                         net (fo=16, routed)          1.432     0.951    dataConsume1/counter_reg[2]
    SLICE_X15Y96         LUT4 (Prop_lut4_I3_O)        0.152     1.103 r  dataConsume1/maxIndex_int_reg[3]_i_1/O
                         net (fo=1, routed)           0.533     1.636    dataConsume1/maxIndex_int_reg[3]_i_1_n_0
    SLICE_X14Y96         LDCE                                         r  dataConsume1/maxIndex_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.422ns  (logic 0.580ns (23.946%)  route 1.842ns (76.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.558    -0.935    dataConsume1/clk_out
    SLICE_X15Y97         FDRE                                         r  dataConsume1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  dataConsume1/counter_reg[5]/Q
                         net (fo=11, routed)          1.033     0.554    dataConsume1/counter_reg[5]
    SLICE_X13Y97         LUT6 (Prop_lut6_I0_O)        0.124     0.678 r  dataConsume1/maxIndex_int_reg[5]_i_1/O
                         net (fo=1, routed)           0.809     1.487    dataConsume1/maxIndex_int_reg[5]_i_1_n_0
    SLICE_X12Y99         LDCE                                         r  dataConsume1/maxIndex_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/ctrlOut_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.177ns  (logic 0.608ns (27.928%)  route 1.569ns (72.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.741    -0.752    dataConsume1/clk_out
    SLICE_X15Y100        FDCE                                         r  dataConsume1/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.296 r  dataConsume1/cur_state_reg[1]/Q
                         net (fo=28, routed)          1.042     0.746    dataConsume1/cur_state[1]
    SLICE_X13Y100        LUT2 (Prop_lut2_I0_O)        0.152     0.898 r  dataConsume1/ctrlOut_reg_reg_i_1/O
                         net (fo=1, routed)           0.527     1.425    dataConsume1/ctrlOut_reg_reg_i_1_n_0
    SLICE_X13Y100        LDCE                                         r  dataConsume1/ctrlOut_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.253ns  (logic 0.608ns (26.988%)  route 1.645ns (73.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    dataConsume1/clk_out
    SLICE_X13Y96         FDRE                                         r  dataConsume1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.480 r  dataConsume1/counter_reg[2]/Q
                         net (fo=16, routed)          1.121     0.641    dataConsume1/counter_reg[2]
    SLICE_X13Y97         LUT3 (Prop_lut3_I2_O)        0.152     0.793 r  dataConsume1/maxIndex_int_reg[2]_i_1/O
                         net (fo=1, routed)           0.524     1.317    dataConsume1/maxIndex_int_reg[2]_i_1_n_0
    SLICE_X13Y98         LDCE                                         r  dataConsume1/maxIndex_int_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.058ns  (logic 0.467ns (44.139%)  route 0.591ns (55.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.440    -1.536    dataConsume1/clk_out
    SLICE_X15Y96         FDRE                                         r  dataConsume1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.367    -1.169 r  dataConsume1/counter_reg[4]/Q
                         net (fo=13, routed)          0.263    -0.906    dataConsume1/counter_reg[4]
    SLICE_X15Y97         LUT6 (Prop_lut6_I3_O)        0.100    -0.806 r  dataConsume1/maxIndex_int_reg[6]_i_1/O
                         net (fo=1, routed)           0.328    -0.478    dataConsume1/maxIndex_int_reg[6]_i_1_n_0
    SLICE_X14Y97         LDCE                                         r  dataConsume1/maxIndex_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.300ns  (logic 0.488ns (37.525%)  route 0.812ns (62.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.440    -1.536    dataConsume1/clk_out
    SLICE_X13Y96         FDRE                                         r  dataConsume1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.367    -1.169 r  dataConsume1/counter_reg[0]/Q
                         net (fo=17, routed)          0.531    -0.639    dataConsume1/counter_reg[0]
    SLICE_X15Y96         LUT5 (Prop_lut5_I2_O)        0.121    -0.518 r  dataConsume1/maxIndex_int_reg[4]_i_1/O
                         net (fo=1, routed)           0.282    -0.236    dataConsume1/maxIndex_int_reg[4]_i_1_n_0
    SLICE_X14Y96         LDCE                                         r  dataConsume1/maxIndex_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.311ns  (logic 0.518ns (39.508%)  route 0.793ns (60.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.440    -1.536    dataConsume1/clk_out
    SLICE_X12Y96         FDRE                                         r  dataConsume1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.418    -1.118 r  dataConsume1/counter_reg[1]/Q
                         net (fo=16, routed)          0.228    -0.890    dataConsume1/counter_reg[1]
    SLICE_X13Y96         LUT2 (Prop_lut2_I0_O)        0.100    -0.790 r  dataConsume1/maxIndex_int_reg[1]_i_1/O
                         net (fo=2, routed)           0.565    -0.225    dataConsume1/maxIndex_int_reg[1]_i_1_n_0
    SLICE_X13Y98         LDCE                                         r  dataConsume1/maxIndex_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.362ns  (logic 0.488ns (35.823%)  route 0.874ns (64.177%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.440    -1.536    dataConsume1/clk_out
    SLICE_X15Y96         FDRE                                         r  dataConsume1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.367    -1.169 r  dataConsume1/counter_reg[3]/Q
                         net (fo=15, routed)          0.427    -0.742    dataConsume1/counter_reg[3]
    SLICE_X15Y96         LUT4 (Prop_lut4_I0_O)        0.121    -0.621 r  dataConsume1/maxIndex_int_reg[3]_i_1/O
                         net (fo=1, routed)           0.447    -0.174    dataConsume1/maxIndex_int_reg[3]_i_1_n_0
    SLICE_X14Y96         LDCE                                         r  dataConsume1/maxIndex_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.380ns  (logic 0.488ns (35.369%)  route 0.892ns (64.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.440    -1.536    dataConsume1/clk_out
    SLICE_X13Y96         FDRE                                         r  dataConsume1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.367    -1.169 f  dataConsume1/counter_reg[0]/Q
                         net (fo=17, routed)          0.451    -0.719    dataConsume1/counter_reg[0]
    SLICE_X13Y96         LUT1 (Prop_lut1_I0_O)        0.121    -0.598 r  dataConsume1/maxIndex_int_reg[0]_i_1/O
                         net (fo=2, routed)           0.441    -0.157    dataConsume1/maxIndex_int_reg[0]_i_1_n_0
    SLICE_X13Y98         LDCE                                         r  dataConsume1/maxIndex_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.527ns  (logic 0.489ns (32.030%)  route 1.038ns (67.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.440    -1.536    dataConsume1/clk_out
    SLICE_X13Y96         FDRE                                         r  dataConsume1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.367    -1.169 r  dataConsume1/counter_reg[0]/Q
                         net (fo=17, routed)          0.590    -0.580    dataConsume1/counter_reg[0]
    SLICE_X13Y97         LUT3 (Prop_lut3_I1_O)        0.122    -0.458 r  dataConsume1/maxIndex_int_reg[2]_i_1/O
                         net (fo=1, routed)           0.448    -0.010    dataConsume1/maxIndex_int_reg[2]_i_1_n_0
    SLICE_X13Y98         LDCE                                         r  dataConsume1/maxIndex_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.563ns  (logic 0.467ns (29.887%)  route 1.096ns (70.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.441    -1.535    dataConsume1/clk_out
    SLICE_X13Y97         FDRE                                         r  dataConsume1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.367    -1.168 r  dataConsume1/counter_reg[8]/Q
                         net (fo=9, routed)           0.677    -0.491    dataConsume1/counter_reg[8]
    SLICE_X13Y99         LUT3 (Prop_lut3_I2_O)        0.100    -0.391 r  dataConsume1/maxIndex_int_reg[9]_i_1/O
                         net (fo=1, routed)           0.418     0.027    dataConsume1/maxIndex_int_reg[9]_i_1_n_0
    SLICE_X12Y99         LDCE                                         r  dataConsume1/maxIndex_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.661ns  (logic 0.186ns (28.122%)  route 0.475ns (71.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.565    -0.599    dataConsume1/clk_out
    SLICE_X15Y97         FDRE                                         r  dataConsume1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  dataConsume1/counter_reg[5]/Q
                         net (fo=11, routed)          0.167    -0.291    dataConsume1/counter_reg[5]
    SLICE_X13Y98         LUT6 (Prop_lut6_I1_O)        0.045    -0.246 r  dataConsume1/maxIndex_int_reg[7]_i_1/O
                         net (fo=1, routed)           0.308     0.063    dataConsume1/maxIndex_int_reg[7]_i_1_n_0
    SLICE_X12Y99         LDCE                                         r  dataConsume1/maxIndex_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.719ns  (logic 0.186ns (25.880%)  route 0.533ns (74.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.564    -0.600    dataConsume1/clk_out
    SLICE_X13Y96         FDRE                                         r  dataConsume1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  dataConsume1/counter_reg[2]/Q
                         net (fo=16, routed)          0.254    -0.205    dataConsume1/counter_reg[2]
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.045    -0.160 r  dataConsume1/maxIndex_int_reg[5]_i_1/O
                         net (fo=1, routed)           0.279     0.119    dataConsume1/maxIndex_int_reg[5]_i_1_n_0
    SLICE_X12Y99         LDCE                                         r  dataConsume1/maxIndex_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.792ns  (logic 0.183ns (23.108%)  route 0.609ns (76.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.565    -0.599    dataConsume1/clk_out
    SLICE_X13Y97         FDRE                                         r  dataConsume1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  dataConsume1/counter_reg[8]/Q
                         net (fo=9, routed)           0.304    -0.153    dataConsume1/counter_reg[8]
    SLICE_X13Y99         LUT2 (Prop_lut2_I0_O)        0.042    -0.111 r  dataConsume1/maxIndex_int_reg[8]_i_1/O
                         net (fo=1, routed)           0.305     0.193    dataConsume1/maxIndex_int_reg[8]_i_1_n_0
    SLICE_X12Y99         LDCE                                         r  dataConsume1/maxIndex_int_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clk_wiz_0_1
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txData
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.145ns  (logic 3.981ns (55.717%)  route 3.164ns (44.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.624    -0.869    tx/clk_out
    SLICE_X5Y98          FDSE                                         r  tx/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDSE (Prop_fdse_C_Q)         0.456    -0.413 r  tx/txBit_reg/Q
                         net (fo=1, routed)           3.164     2.751    txData_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525     6.275 r  txData_OBUF_inst/O
                         net (fo=0)                   0.000     6.275    txData
    J18                                                               r  txData (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.551ns  (logic 0.857ns (18.830%)  route 3.694ns (81.170%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    dataConsume1/clk_out
    SLICE_X13Y96         FDRE                                         r  dataConsume1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.480 r  dataConsume1/counter_reg[2]/Q
                         net (fo=16, routed)          1.272     0.792    dataConsume1/counter_reg[2]
    SLICE_X13Y96         LUT3 (Prop_lut3_I0_O)        0.124     0.916 r  dataConsume1/maxIndex_int_reg[7]_i_2/O
                         net (fo=2, routed)           0.806     1.722    dataConsume1/maxIndex_int_reg[7]_i_2_n_0
    SLICE_X13Y98         LUT6 (Prop_lut6_I4_O)        0.124     1.846 r  dataConsume1/maxIndex_int_reg[9]_i_3/O
                         net (fo=3, routed)           0.764     2.610    dataConsume1/maxIndex_int_reg[9]_i_3_n_0
    SLICE_X13Y99         LUT2 (Prop_lut2_I1_O)        0.153     2.763 r  dataConsume1/maxIndex_int_reg[8]_i_1/O
                         net (fo=1, routed)           0.852     3.615    dataConsume1/maxIndex_int_reg[8]_i_1_n_0
    SLICE_X12Y99         LDCE                                         r  dataConsume1/maxIndex_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.340ns  (logic 0.828ns (19.079%)  route 3.512ns (80.921%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    dataConsume1/clk_out
    SLICE_X13Y96         FDRE                                         r  dataConsume1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.480 r  dataConsume1/counter_reg[2]/Q
                         net (fo=16, routed)          1.272     0.792    dataConsume1/counter_reg[2]
    SLICE_X13Y96         LUT3 (Prop_lut3_I0_O)        0.124     0.916 r  dataConsume1/maxIndex_int_reg[7]_i_2/O
                         net (fo=2, routed)           0.806     1.722    dataConsume1/maxIndex_int_reg[7]_i_2_n_0
    SLICE_X13Y98         LUT6 (Prop_lut6_I4_O)        0.124     1.846 r  dataConsume1/maxIndex_int_reg[9]_i_3/O
                         net (fo=3, routed)           0.764     2.610    dataConsume1/maxIndex_int_reg[9]_i_3_n_0
    SLICE_X13Y99         LUT3 (Prop_lut3_I1_O)        0.124     2.734 r  dataConsume1/maxIndex_int_reg[9]_i_1/O
                         net (fo=1, routed)           0.669     3.404    dataConsume1/maxIndex_int_reg[9]_i_1_n_0
    SLICE_X12Y99         LDCE                                         r  dataConsume1/maxIndex_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.714ns  (logic 0.704ns (18.957%)  route 3.010ns (81.043%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    dataConsume1/clk_out
    SLICE_X13Y96         FDRE                                         r  dataConsume1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.480 r  dataConsume1/counter_reg[2]/Q
                         net (fo=16, routed)          1.272     0.792    dataConsume1/counter_reg[2]
    SLICE_X13Y96         LUT3 (Prop_lut3_I0_O)        0.124     0.916 r  dataConsume1/maxIndex_int_reg[7]_i_2/O
                         net (fo=2, routed)           0.807     1.723    dataConsume1/maxIndex_int_reg[7]_i_2_n_0
    SLICE_X13Y98         LUT6 (Prop_lut6_I4_O)        0.124     1.847 r  dataConsume1/maxIndex_int_reg[7]_i_1/O
                         net (fo=1, routed)           0.930     2.777    dataConsume1/maxIndex_int_reg[7]_i_1_n_0
    SLICE_X12Y99         LDCE                                         r  dataConsume1/maxIndex_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.930ns  (logic 0.608ns (20.748%)  route 2.322ns (79.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    dataConsume1/clk_out
    SLICE_X15Y96         FDRE                                         r  dataConsume1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.480 r  dataConsume1/counter_reg[4]/Q
                         net (fo=13, routed)          1.987     1.506    dataConsume1/counter_reg[4]
    SLICE_X15Y96         LUT5 (Prop_lut5_I0_O)        0.152     1.658 r  dataConsume1/maxIndex_int_reg[4]_i_1/O
                         net (fo=1, routed)           0.336     1.994    dataConsume1/maxIndex_int_reg[4]_i_1_n_0
    SLICE_X14Y96         LDCE                                         r  dataConsume1/maxIndex_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.778ns  (logic 0.766ns (27.576%)  route 2.012ns (72.424%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    dataConsume1/clk_out
    SLICE_X12Y96         FDRE                                         r  dataConsume1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  dataConsume1/counter_reg[1]/Q
                         net (fo=16, routed)          1.043     0.625    dataConsume1/counter_reg[1]
    SLICE_X13Y97         LUT2 (Prop_lut2_I0_O)        0.124     0.749 r  dataConsume1/maxIndex_int_reg[6]_i_2/O
                         net (fo=2, routed)           0.571     1.320    dataConsume1/maxIndex_int_reg[6]_i_2_n_0
    SLICE_X15Y97         LUT6 (Prop_lut6_I1_O)        0.124     1.444 r  dataConsume1/maxIndex_int_reg[6]_i_1/O
                         net (fo=1, routed)           0.398     1.842    dataConsume1/maxIndex_int_reg[6]_i_1_n_0
    SLICE_X14Y97         LDCE                                         r  dataConsume1/maxIndex_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.572ns  (logic 0.608ns (23.635%)  route 1.964ns (76.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    dataConsume1/clk_out
    SLICE_X13Y96         FDRE                                         r  dataConsume1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.480 r  dataConsume1/counter_reg[2]/Q
                         net (fo=16, routed)          1.432     0.951    dataConsume1/counter_reg[2]
    SLICE_X15Y96         LUT4 (Prop_lut4_I3_O)        0.152     1.103 r  dataConsume1/maxIndex_int_reg[3]_i_1/O
                         net (fo=1, routed)           0.533     1.636    dataConsume1/maxIndex_int_reg[3]_i_1_n_0
    SLICE_X14Y96         LDCE                                         r  dataConsume1/maxIndex_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.422ns  (logic 0.580ns (23.946%)  route 1.842ns (76.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.558    -0.935    dataConsume1/clk_out
    SLICE_X15Y97         FDRE                                         r  dataConsume1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  dataConsume1/counter_reg[5]/Q
                         net (fo=11, routed)          1.033     0.554    dataConsume1/counter_reg[5]
    SLICE_X13Y97         LUT6 (Prop_lut6_I0_O)        0.124     0.678 r  dataConsume1/maxIndex_int_reg[5]_i_1/O
                         net (fo=1, routed)           0.809     1.487    dataConsume1/maxIndex_int_reg[5]_i_1_n_0
    SLICE_X12Y99         LDCE                                         r  dataConsume1/maxIndex_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/ctrlOut_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.177ns  (logic 0.608ns (27.928%)  route 1.569ns (72.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.741    -0.752    dataConsume1/clk_out
    SLICE_X15Y100        FDCE                                         r  dataConsume1/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.296 r  dataConsume1/cur_state_reg[1]/Q
                         net (fo=28, routed)          1.042     0.746    dataConsume1/cur_state[1]
    SLICE_X13Y100        LUT2 (Prop_lut2_I0_O)        0.152     0.898 r  dataConsume1/ctrlOut_reg_reg_i_1/O
                         net (fo=1, routed)           0.527     1.425    dataConsume1/ctrlOut_reg_reg_i_1_n_0
    SLICE_X13Y100        LDCE                                         r  dataConsume1/ctrlOut_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.253ns  (logic 0.608ns (26.988%)  route 1.645ns (73.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.557    -0.936    dataConsume1/clk_out
    SLICE_X13Y96         FDRE                                         r  dataConsume1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.480 r  dataConsume1/counter_reg[2]/Q
                         net (fo=16, routed)          1.121     0.641    dataConsume1/counter_reg[2]
    SLICE_X13Y97         LUT3 (Prop_lut3_I2_O)        0.152     0.793 r  dataConsume1/maxIndex_int_reg[2]_i_1/O
                         net (fo=1, routed)           0.524     1.317    dataConsume1/maxIndex_int_reg[2]_i_1_n_0
    SLICE_X13Y98         LDCE                                         r  dataConsume1/maxIndex_int_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.058ns  (logic 0.467ns (44.139%)  route 0.591ns (55.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.440    -1.536    dataConsume1/clk_out
    SLICE_X15Y96         FDRE                                         r  dataConsume1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.367    -1.169 r  dataConsume1/counter_reg[4]/Q
                         net (fo=13, routed)          0.263    -0.906    dataConsume1/counter_reg[4]
    SLICE_X15Y97         LUT6 (Prop_lut6_I3_O)        0.100    -0.806 r  dataConsume1/maxIndex_int_reg[6]_i_1/O
                         net (fo=1, routed)           0.328    -0.478    dataConsume1/maxIndex_int_reg[6]_i_1_n_0
    SLICE_X14Y97         LDCE                                         r  dataConsume1/maxIndex_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.300ns  (logic 0.488ns (37.525%)  route 0.812ns (62.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.440    -1.536    dataConsume1/clk_out
    SLICE_X13Y96         FDRE                                         r  dataConsume1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.367    -1.169 r  dataConsume1/counter_reg[0]/Q
                         net (fo=17, routed)          0.531    -0.639    dataConsume1/counter_reg[0]
    SLICE_X15Y96         LUT5 (Prop_lut5_I2_O)        0.121    -0.518 r  dataConsume1/maxIndex_int_reg[4]_i_1/O
                         net (fo=1, routed)           0.282    -0.236    dataConsume1/maxIndex_int_reg[4]_i_1_n_0
    SLICE_X14Y96         LDCE                                         r  dataConsume1/maxIndex_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.311ns  (logic 0.518ns (39.508%)  route 0.793ns (60.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.440    -1.536    dataConsume1/clk_out
    SLICE_X12Y96         FDRE                                         r  dataConsume1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.418    -1.118 r  dataConsume1/counter_reg[1]/Q
                         net (fo=16, routed)          0.228    -0.890    dataConsume1/counter_reg[1]
    SLICE_X13Y96         LUT2 (Prop_lut2_I0_O)        0.100    -0.790 r  dataConsume1/maxIndex_int_reg[1]_i_1/O
                         net (fo=2, routed)           0.565    -0.225    dataConsume1/maxIndex_int_reg[1]_i_1_n_0
    SLICE_X13Y98         LDCE                                         r  dataConsume1/maxIndex_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.362ns  (logic 0.488ns (35.823%)  route 0.874ns (64.177%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.440    -1.536    dataConsume1/clk_out
    SLICE_X15Y96         FDRE                                         r  dataConsume1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y96         FDRE (Prop_fdre_C_Q)         0.367    -1.169 r  dataConsume1/counter_reg[3]/Q
                         net (fo=15, routed)          0.427    -0.742    dataConsume1/counter_reg[3]
    SLICE_X15Y96         LUT4 (Prop_lut4_I0_O)        0.121    -0.621 r  dataConsume1/maxIndex_int_reg[3]_i_1/O
                         net (fo=1, routed)           0.447    -0.174    dataConsume1/maxIndex_int_reg[3]_i_1_n_0
    SLICE_X14Y96         LDCE                                         r  dataConsume1/maxIndex_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.380ns  (logic 0.488ns (35.369%)  route 0.892ns (64.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.440    -1.536    dataConsume1/clk_out
    SLICE_X13Y96         FDRE                                         r  dataConsume1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.367    -1.169 f  dataConsume1/counter_reg[0]/Q
                         net (fo=17, routed)          0.451    -0.719    dataConsume1/counter_reg[0]
    SLICE_X13Y96         LUT1 (Prop_lut1_I0_O)        0.121    -0.598 r  dataConsume1/maxIndex_int_reg[0]_i_1/O
                         net (fo=2, routed)           0.441    -0.157    dataConsume1/maxIndex_int_reg[0]_i_1_n_0
    SLICE_X13Y98         LDCE                                         r  dataConsume1/maxIndex_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.527ns  (logic 0.489ns (32.030%)  route 1.038ns (67.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.440    -1.536    dataConsume1/clk_out
    SLICE_X13Y96         FDRE                                         r  dataConsume1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.367    -1.169 r  dataConsume1/counter_reg[0]/Q
                         net (fo=17, routed)          0.590    -0.580    dataConsume1/counter_reg[0]
    SLICE_X13Y97         LUT3 (Prop_lut3_I1_O)        0.122    -0.458 r  dataConsume1/maxIndex_int_reg[2]_i_1/O
                         net (fo=1, routed)           0.448    -0.010    dataConsume1/maxIndex_int_reg[2]_i_1_n_0
    SLICE_X13Y98         LDCE                                         r  dataConsume1/maxIndex_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.563ns  (logic 0.467ns (29.887%)  route 1.096ns (70.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.441    -1.535    dataConsume1/clk_out
    SLICE_X13Y97         FDRE                                         r  dataConsume1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.367    -1.168 r  dataConsume1/counter_reg[8]/Q
                         net (fo=9, routed)           0.677    -0.491    dataConsume1/counter_reg[8]
    SLICE_X13Y99         LUT3 (Prop_lut3_I2_O)        0.100    -0.391 r  dataConsume1/maxIndex_int_reg[9]_i_1/O
                         net (fo=1, routed)           0.418     0.027    dataConsume1/maxIndex_int_reg[9]_i_1_n_0
    SLICE_X12Y99         LDCE                                         r  dataConsume1/maxIndex_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.661ns  (logic 0.186ns (28.122%)  route 0.475ns (71.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.565    -0.599    dataConsume1/clk_out
    SLICE_X15Y97         FDRE                                         r  dataConsume1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  dataConsume1/counter_reg[5]/Q
                         net (fo=11, routed)          0.167    -0.291    dataConsume1/counter_reg[5]
    SLICE_X13Y98         LUT6 (Prop_lut6_I1_O)        0.045    -0.246 r  dataConsume1/maxIndex_int_reg[7]_i_1/O
                         net (fo=1, routed)           0.308     0.063    dataConsume1/maxIndex_int_reg[7]_i_1_n_0
    SLICE_X12Y99         LDCE                                         r  dataConsume1/maxIndex_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.719ns  (logic 0.186ns (25.880%)  route 0.533ns (74.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.564    -0.600    dataConsume1/clk_out
    SLICE_X13Y96         FDRE                                         r  dataConsume1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  dataConsume1/counter_reg[2]/Q
                         net (fo=16, routed)          0.254    -0.205    dataConsume1/counter_reg[2]
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.045    -0.160 r  dataConsume1/maxIndex_int_reg[5]_i_1/O
                         net (fo=1, routed)           0.279     0.119    dataConsume1/maxIndex_int_reg[5]_i_1_n_0
    SLICE_X12Y99         LDCE                                         r  dataConsume1/maxIndex_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataConsume1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataConsume1/maxIndex_int_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.792ns  (logic 0.183ns (23.108%)  route 0.609ns (76.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.565    -0.599    dataConsume1/clk_out
    SLICE_X13Y97         FDRE                                         r  dataConsume1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  dataConsume1/counter_reg[8]/Q
                         net (fo=9, routed)           0.304    -0.153    dataConsume1/counter_reg[8]
    SLICE_X13Y99         LUT2 (Prop_lut2_I0_O)        0.042    -0.111 r  dataConsume1/maxIndex_int_reg[8]_i_1/O
                         net (fo=1, routed)           0.305     0.193    dataConsume1/maxIndex_int_reg[8]_i_1_n_0
    SLICE_X12Y99         LDCE                                         r  dataConsume1/maxIndex_int_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk (IN)
                         net (fo=0)                   0.000    41.667    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.996 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     41.665    41.665 f  
    L17                                               0.000    41.665 f  clk (IN)
                         net (fo=0)                   0.000    41.665    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.097 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.577    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.432 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.965    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.994 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.810    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_wiz_0

Max Delay           424 Endpoints
Min Delay           424 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.272ns  (logic 3.174ns (43.649%)  route 4.098ns (56.351%))
  Logic Levels:           10  (CARRY4=5 LDCE=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[4]/G
    SLICE_X14Y96         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=11, routed)          1.428     2.257    dataConsume1/maxIndex_int[4]
    SLICE_X10Y99         LUT2 (Prop_lut2_I0_O)        0.124     2.381 r  dataConsume1/maxIndex_reg[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.381    dataConsume1/maxIndex_reg[1]1_carry_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.757 r  dataConsume1/maxIndex_reg[1]1_carry/CO[3]
                         net (fo=1, routed)           0.001     2.758    dataConsume1/maxIndex_reg[1]1_carry_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.875 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.875    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.114 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[2]
                         net (fo=2, routed)           0.970     4.084    dataConsume1/maxIndex_reg[1]1_carry__1_n_5
    SLICE_X11Y98         LUT2 (Prop_lut2_I1_O)        0.301     4.385 r  dataConsume1/maxIndex_reg[1]1__13_carry_i_1/O
                         net (fo=1, routed)           0.000     4.385    dataConsume1/maxIndex_reg[1]1__13_carry_i_1_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.786 r  dataConsume1/maxIndex_reg[1]1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     4.786    dataConsume1/maxIndex_reg[1]1__13_carry_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.120 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[1]
                         net (fo=10, routed)          1.019     6.139    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_6
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.303     6.442 r  dataConsume1/maxIndex[1][0]_i_3/O
                         net (fo=2, routed)           0.680     7.122    dataConsume1/maxIndex[1][0]_i_3_n_0
    SLICE_X8Y100         LUT3 (Prop_lut3_I2_O)        0.150     7.272 r  dataConsume1/maxIndex[1][0]_i_1/O
                         net (fo=1, routed)           0.000     7.272    dataConsume1/maxIndex[1][0]_i_1_n_0
    SLICE_X8Y100         FDRE                                         r  dataConsume1/maxIndex_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.616    -1.360    dataConsume1/clk_out
    SLICE_X8Y100         FDRE                                         r  dataConsume1/maxIndex_reg[1][0]/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.246ns  (logic 3.148ns (43.447%)  route 4.098ns (56.553%))
  Logic Levels:           10  (CARRY4=5 LDCE=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[4]/G
    SLICE_X14Y96         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=11, routed)          1.428     2.257    dataConsume1/maxIndex_int[4]
    SLICE_X10Y99         LUT2 (Prop_lut2_I0_O)        0.124     2.381 r  dataConsume1/maxIndex_reg[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.381    dataConsume1/maxIndex_reg[1]1_carry_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.757 r  dataConsume1/maxIndex_reg[1]1_carry/CO[3]
                         net (fo=1, routed)           0.001     2.758    dataConsume1/maxIndex_reg[1]1_carry_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.875 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.875    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.114 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[2]
                         net (fo=2, routed)           0.970     4.084    dataConsume1/maxIndex_reg[1]1_carry__1_n_5
    SLICE_X11Y98         LUT2 (Prop_lut2_I1_O)        0.301     4.385 r  dataConsume1/maxIndex_reg[1]1__13_carry_i_1/O
                         net (fo=1, routed)           0.000     4.385    dataConsume1/maxIndex_reg[1]1__13_carry_i_1_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.786 r  dataConsume1/maxIndex_reg[1]1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     4.786    dataConsume1/maxIndex_reg[1]1__13_carry_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.120 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[1]
                         net (fo=10, routed)          1.019     6.139    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_6
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.303     6.442 r  dataConsume1/maxIndex[1][0]_i_3/O
                         net (fo=2, routed)           0.680     7.122    dataConsume1/maxIndex[1][0]_i_3_n_0
    SLICE_X8Y100         LUT3 (Prop_lut3_I2_O)        0.124     7.246 r  dataConsume1/maxIndex[0][1]_i_1/O
                         net (fo=1, routed)           0.000     7.246    dataConsume1/maxIndex[0][1]_i_1_n_0
    SLICE_X8Y100         FDRE                                         r  dataConsume1/maxIndex_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.616    -1.360    dataConsume1/clk_out
    SLICE_X8Y100         FDRE                                         r  dataConsume1/maxIndex_reg[0][1]/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.801ns  (logic 2.739ns (40.272%)  route 4.062ns (59.728%))
  Logic Levels:           7  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[5]/G
    SLICE_X12Y99         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  dataConsume1/maxIndex_int_reg[5]/Q
                         net (fo=11, routed)          1.469     2.298    dataConsume1/maxIndex_int[5]
    SLICE_X12Y100        LUT2 (Prop_lut2_I0_O)        0.124     2.422 r  dataConsume1/maxIndex_reg[2]0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.422    dataConsume1/maxIndex_reg[2]0_carry__0_i_4_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.935 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.935    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.258 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[1]
                         net (fo=14, routed)          0.895     4.153    dataConsume1/maxIndex_reg[2]0_carry__1_n_6
    SLICE_X15Y102        LUT4 (Prop_lut4_I0_O)        0.306     4.459 r  dataConsume1/maxIndex_reg[2]0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.569     5.027    dataConsume1/maxIndex_reg[2]0__14_carry__0_i_3_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.547 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           1.130     6.677    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.801 r  dataConsume1/maxIndex[2][0]_i_1/O
                         net (fo=1, routed)           0.000     6.801    dataConsume1/maxIndex[2][0]_i_1_n_0
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.616    -1.360    dataConsume1/clk_out
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][0]/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.674ns  (logic 3.241ns (48.563%)  route 3.433ns (51.437%))
  Logic Levels:           10  (CARRY4=5 LDCE=1 LUT2=2 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[4]/G
    SLICE_X14Y96         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=11, routed)          1.428     2.257    dataConsume1/maxIndex_int[4]
    SLICE_X10Y99         LUT2 (Prop_lut2_I0_O)        0.124     2.381 r  dataConsume1/maxIndex_reg[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.381    dataConsume1/maxIndex_reg[1]1_carry_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.757 r  dataConsume1/maxIndex_reg[1]1_carry/CO[3]
                         net (fo=1, routed)           0.001     2.758    dataConsume1/maxIndex_reg[1]1_carry_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.875 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.875    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.114 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[2]
                         net (fo=2, routed)           0.970     4.084    dataConsume1/maxIndex_reg[1]1_carry__1_n_5
    SLICE_X11Y98         LUT2 (Prop_lut2_I1_O)        0.301     4.385 r  dataConsume1/maxIndex_reg[1]1__13_carry_i_1/O
                         net (fo=1, routed)           0.000     4.385    dataConsume1/maxIndex_reg[1]1__13_carry_i_1_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.786 r  dataConsume1/maxIndex_reg[1]1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     4.786    dataConsume1/maxIndex_reg[1]1__13_carry_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.120 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[1]
                         net (fo=10, routed)          1.034     6.154    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_6
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.303     6.457 r  dataConsume1/maxIndex[0][3]_i_3/O
                         net (fo=1, routed)           0.000     6.457    dataConsume1/maxIndex[0][3]_i_3_n_0
    SLICE_X9Y99          MUXF7 (Prop_muxf7_I1_O)      0.217     6.674 r  dataConsume1/maxIndex_reg[0][3]_i_1/O
                         net (fo=1, routed)           0.000     6.674    dataConsume1/maxIndex_reg[0][3]_i_1_n_0
    SLICE_X9Y99          FDRE                                         r  dataConsume1/maxIndex_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.441    -1.535    dataConsume1/clk_out
    SLICE_X9Y99          FDRE                                         r  dataConsume1/maxIndex_reg[0][3]/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.632ns  (logic 3.024ns (45.597%)  route 3.608ns (54.403%))
  Logic Levels:           9  (CARRY4=5 LDCE=1 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[4]/G
    SLICE_X14Y96         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=11, routed)          1.428     2.257    dataConsume1/maxIndex_int[4]
    SLICE_X10Y99         LUT2 (Prop_lut2_I0_O)        0.124     2.381 r  dataConsume1/maxIndex_reg[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.381    dataConsume1/maxIndex_reg[1]1_carry_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.757 r  dataConsume1/maxIndex_reg[1]1_carry/CO[3]
                         net (fo=1, routed)           0.001     2.758    dataConsume1/maxIndex_reg[1]1_carry_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.875 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.875    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.114 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[2]
                         net (fo=2, routed)           0.970     4.084    dataConsume1/maxIndex_reg[1]1_carry__1_n_5
    SLICE_X11Y98         LUT2 (Prop_lut2_I1_O)        0.301     4.385 r  dataConsume1/maxIndex_reg[1]1__13_carry_i_1/O
                         net (fo=1, routed)           0.000     4.385    dataConsume1/maxIndex_reg[1]1__13_carry_i_1_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.786 r  dataConsume1/maxIndex_reg[1]1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     4.786    dataConsume1/maxIndex_reg[1]1__13_carry_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.120 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[1]
                         net (fo=10, routed)          1.209     6.329    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_6
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.303     6.632 r  dataConsume1/maxIndex[1][1]_i_1/O
                         net (fo=1, routed)           0.000     6.632    dataConsume1/maxIndex[1][1]_i_1_n_0
    SLICE_X8Y100         FDRE                                         r  dataConsume1/maxIndex_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.616    -1.360    dataConsume1/clk_out
    SLICE_X8Y100         FDRE                                         r  dataConsume1/maxIndex_reg[1][1]/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.576ns  (logic 2.739ns (41.650%)  route 3.837ns (58.350%))
  Logic Levels:           7  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[5]/G
    SLICE_X12Y99         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  dataConsume1/maxIndex_int_reg[5]/Q
                         net (fo=11, routed)          1.469     2.298    dataConsume1/maxIndex_int[5]
    SLICE_X12Y100        LUT2 (Prop_lut2_I0_O)        0.124     2.422 r  dataConsume1/maxIndex_reg[2]0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.422    dataConsume1/maxIndex_reg[2]0_carry__0_i_4_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.935 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.935    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.258 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[1]
                         net (fo=14, routed)          0.895     4.153    dataConsume1/maxIndex_reg[2]0_carry__1_n_6
    SLICE_X15Y102        LUT4 (Prop_lut4_I0_O)        0.306     4.459 r  dataConsume1/maxIndex_reg[2]0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.569     5.027    dataConsume1/maxIndex_reg[2]0__14_carry__0_i_3_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.547 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.905     6.452    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.576 r  dataConsume1/maxIndex[2][1]_i_1/O
                         net (fo=1, routed)           0.000     6.576    dataConsume1/maxIndex[2][1]_i_1_n_0
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.616    -1.360    dataConsume1/clk_out
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][1]/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.536ns  (logic 3.125ns (47.816%)  route 3.411ns (52.184%))
  Logic Levels:           10  (CARRY4=5 LDCE=1 LUT2=2 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[4]/G
    SLICE_X14Y96         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=11, routed)          1.428     2.257    dataConsume1/maxIndex_int[4]
    SLICE_X10Y99         LUT2 (Prop_lut2_I0_O)        0.124     2.381 r  dataConsume1/maxIndex_reg[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.381    dataConsume1/maxIndex_reg[1]1_carry_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.757 r  dataConsume1/maxIndex_reg[1]1_carry/CO[3]
                         net (fo=1, routed)           0.001     2.758    dataConsume1/maxIndex_reg[1]1_carry_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.875 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.875    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.114 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[2]
                         net (fo=2, routed)           0.970     4.084    dataConsume1/maxIndex_reg[1]1_carry__1_n_5
    SLICE_X11Y98         LUT2 (Prop_lut2_I1_O)        0.301     4.385 r  dataConsume1/maxIndex_reg[1]1__13_carry_i_1/O
                         net (fo=1, routed)           0.000     4.385    dataConsume1/maxIndex_reg[1]1__13_carry_i_1_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.786 r  dataConsume1/maxIndex_reg[1]1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     4.786    dataConsume1/maxIndex_reg[1]1__13_carry_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.008 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[0]
                         net (fo=10, routed)          1.012     6.020    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_7
    SLICE_X11Y100        LUT6 (Prop_lut6_I5_O)        0.299     6.319 r  dataConsume1/maxIndex[0][2]_i_3/O
                         net (fo=1, routed)           0.000     6.319    dataConsume1/maxIndex[0][2]_i_3_n_0
    SLICE_X11Y100        MUXF7 (Prop_muxf7_I1_O)      0.217     6.536 r  dataConsume1/maxIndex_reg[0][2]_i_1/O
                         net (fo=1, routed)           0.000     6.536    dataConsume1/maxIndex_reg[0][2]_i_1_n_0
    SLICE_X11Y100        FDRE                                         r  dataConsume1/maxIndex_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.616    -1.360    dataConsume1/clk_out
    SLICE_X11Y100        FDRE                                         r  dataConsume1/maxIndex_reg[0][2]/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.366ns  (logic 3.024ns (47.504%)  route 3.342ns (52.496%))
  Logic Levels:           9  (CARRY4=5 LDCE=1 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[4]/G
    SLICE_X14Y96         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=11, routed)          1.428     2.257    dataConsume1/maxIndex_int[4]
    SLICE_X10Y99         LUT2 (Prop_lut2_I0_O)        0.124     2.381 r  dataConsume1/maxIndex_reg[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.381    dataConsume1/maxIndex_reg[1]1_carry_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.757 r  dataConsume1/maxIndex_reg[1]1_carry/CO[3]
                         net (fo=1, routed)           0.001     2.758    dataConsume1/maxIndex_reg[1]1_carry_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.875 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.875    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.114 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[2]
                         net (fo=2, routed)           0.970     4.084    dataConsume1/maxIndex_reg[1]1_carry__1_n_5
    SLICE_X11Y98         LUT2 (Prop_lut2_I1_O)        0.301     4.385 r  dataConsume1/maxIndex_reg[1]1__13_carry_i_1/O
                         net (fo=1, routed)           0.000     4.385    dataConsume1/maxIndex_reg[1]1__13_carry_i_1_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.786 r  dataConsume1/maxIndex_reg[1]1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     4.786    dataConsume1/maxIndex_reg[1]1__13_carry_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.120 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[1]
                         net (fo=10, routed)          0.943     6.063    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_6
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.303     6.366 r  dataConsume1/maxIndex[1][2]_i_1/O
                         net (fo=1, routed)           0.000     6.366    dataConsume1/maxIndex[1][2]_i_1_n_0
    SLICE_X11Y100        FDRE                                         r  dataConsume1/maxIndex_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.616    -1.360    dataConsume1/clk_out
    SLICE_X11Y100        FDRE                                         r  dataConsume1/maxIndex_reg[1][2]/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.299ns  (logic 2.739ns (43.481%)  route 3.560ns (56.519%))
  Logic Levels:           7  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[5]/G
    SLICE_X12Y99         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  dataConsume1/maxIndex_int_reg[5]/Q
                         net (fo=11, routed)          1.469     2.298    dataConsume1/maxIndex_int[5]
    SLICE_X12Y100        LUT2 (Prop_lut2_I0_O)        0.124     2.422 r  dataConsume1/maxIndex_reg[2]0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.422    dataConsume1/maxIndex_reg[2]0_carry__0_i_4_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.935 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.935    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.258 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[1]
                         net (fo=14, routed)          0.895     4.153    dataConsume1/maxIndex_reg[2]0_carry__1_n_6
    SLICE_X15Y102        LUT4 (Prop_lut4_I0_O)        0.306     4.459 r  dataConsume1/maxIndex_reg[2]0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.569     5.027    dataConsume1/maxIndex_reg[2]0__14_carry__0_i_3_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.547 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.628     6.175    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.299 r  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=1, routed)           0.000     6.299    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.616    -1.360    dataConsume1/clk_out
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][3]/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.294ns  (logic 2.739ns (43.516%)  route 3.555ns (56.484%))
  Logic Levels:           7  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[5]/G
    SLICE_X12Y99         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  dataConsume1/maxIndex_int_reg[5]/Q
                         net (fo=11, routed)          1.469     2.298    dataConsume1/maxIndex_int[5]
    SLICE_X12Y100        LUT2 (Prop_lut2_I0_O)        0.124     2.422 r  dataConsume1/maxIndex_reg[2]0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.422    dataConsume1/maxIndex_reg[2]0_carry__0_i_4_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.935 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.935    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.258 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[1]
                         net (fo=14, routed)          0.895     4.153    dataConsume1/maxIndex_reg[2]0_carry__1_n_6
    SLICE_X15Y102        LUT4 (Prop_lut4_I0_O)        0.306     4.459 r  dataConsume1/maxIndex_reg[2]0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.569     5.027    dataConsume1/maxIndex_reg[2]0__14_carry__0_i_3_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.547 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.623     6.170    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.294 r  dataConsume1/maxIndex[2][2]_i_1/O
                         net (fo=1, routed)           0.000     6.294    dataConsume1/maxIndex[2][2]_i_1_n_0
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.616    -1.360    dataConsume1/clk_out
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/ctrlOut_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/ctrlOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.158ns (61.669%)  route 0.098ns (38.331%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        LDCE                         0.000     0.000 r  dataConsume1/ctrlOut_reg_reg/G
    SLICE_X13Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/ctrlOut_reg_reg/Q
                         net (fo=2, routed)           0.098     0.256    dataConsume1/ctrlOut_reg__0
    SLICE_X12Y100        FDRE                                         r  dataConsume1/ctrlOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.921    -0.750    dataConsume1/clk_out
    SLICE_X12Y100        FDRE                                         r  dataConsume1/ctrlOut_reg/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.224ns (58.867%)  route 0.157ns (41.133%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[0]/G
    SLICE_X13Y98         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  dataConsume1/maxIndex_int_reg[0]/Q
                         net (fo=3, routed)           0.157     0.381    dataConsume1/maxIndex_int[0]
    SLICE_X10Y98         FDRE                                         r  dataConsume1/maxIndex_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.834    -0.836    dataConsume1/clk_out
    SLICE_X10Y98         FDRE                                         r  dataConsume1/maxIndex_reg[0][0]/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.289ns (52.860%)  route 0.258ns (47.140%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[9]/G
    SLICE_X12Y99         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.258     0.502    dataConsume1/maxIndex_int[9]
    SLICE_X13Y101        LUT6 (Prop_lut6_I1_O)        0.045     0.547 r  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=1, routed)           0.000     0.547    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.921    -0.750    dataConsume1/clk_out
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][3]/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.289ns (45.893%)  route 0.341ns (54.107%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[9]/G
    SLICE_X12Y99         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.341     0.585    dataConsume1/maxIndex_int[9]
    SLICE_X13Y101        LUT6 (Prop_lut6_I1_O)        0.045     0.630 r  dataConsume1/maxIndex[2][1]_i_1/O
                         net (fo=1, routed)           0.000     0.630    dataConsume1/maxIndex[2][1]_i_1_n_0
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.921    -0.750    dataConsume1/clk_out
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][1]/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.289ns (45.820%)  route 0.342ns (54.180%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[9]/G
    SLICE_X12Y99         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.342     0.586    dataConsume1/maxIndex_int[9]
    SLICE_X13Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.631 r  dataConsume1/maxIndex[2][0]_i_1/O
                         net (fo=1, routed)           0.000     0.631    dataConsume1/maxIndex[2][0]_i_1_n_0
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.921    -0.750    dataConsume1/clk_out
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][0]/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.289ns (41.931%)  route 0.400ns (58.069%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.909ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[9]/G
    SLICE_X12Y99         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 f  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.400     0.644    dataConsume1/maxIndex_int[9]
    SLICE_X13Y101        LUT6 (Prop_lut6_I1_O)        0.045     0.689 r  dataConsume1/maxIndex[2][2]_i_1/O
                         net (fo=1, routed)           0.000     0.689    dataConsume1/maxIndex[2][2]_i_1_n_0
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.921    -0.750    dataConsume1/clk_out
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/reg_dataResults_reg[0][4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.231ns (31.822%)  route 0.495ns (68.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=173, routed)         0.495     0.726    cmdProc1/reset
    SLICE_X2Y105         FDSE                                         r  cmdProc1/reg_dataResults_reg[0][4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.950    -0.721    cmdProc1/clk
    SLICE_X2Y105         FDSE                                         r  cmdProc1/reg_dataResults_reg[0][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/reg_dataResults_reg[1][4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.231ns (31.822%)  route 0.495ns (68.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=173, routed)         0.495     0.726    cmdProc1/reset
    SLICE_X2Y105         FDSE                                         r  cmdProc1/reg_dataResults_reg[1][4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.950    -0.721    cmdProc1/clk
    SLICE_X2Y105         FDSE                                         r  cmdProc1/reg_dataResults_reg[1][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/reg_dataResults_reg[2][4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.231ns (31.822%)  route 0.495ns (68.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=173, routed)         0.495     0.726    cmdProc1/reset
    SLICE_X2Y105         FDSE                                         r  cmdProc1/reg_dataResults_reg[2][4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.950    -0.721    cmdProc1/clk
    SLICE_X2Y105         FDSE                                         r  cmdProc1/reg_dataResults_reg[2][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/reg_dataResults_reg[3][4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.231ns (31.822%)  route 0.495ns (68.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=173, routed)         0.495     0.726    cmdProc1/reset
    SLICE_X2Y105         FDSE                                         r  cmdProc1/reg_dataResults_reg[3][4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.950    -0.721    cmdProc1/clk
    SLICE_X2Y105         FDSE                                         r  cmdProc1/reg_dataResults_reg[3][4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clk_wiz_0_1

Max Delay           424 Endpoints
Min Delay           424 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.272ns  (logic 3.174ns (43.649%)  route 4.098ns (56.351%))
  Logic Levels:           10  (CARRY4=5 LDCE=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[4]/G
    SLICE_X14Y96         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=11, routed)          1.428     2.257    dataConsume1/maxIndex_int[4]
    SLICE_X10Y99         LUT2 (Prop_lut2_I0_O)        0.124     2.381 r  dataConsume1/maxIndex_reg[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.381    dataConsume1/maxIndex_reg[1]1_carry_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.757 r  dataConsume1/maxIndex_reg[1]1_carry/CO[3]
                         net (fo=1, routed)           0.001     2.758    dataConsume1/maxIndex_reg[1]1_carry_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.875 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.875    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.114 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[2]
                         net (fo=2, routed)           0.970     4.084    dataConsume1/maxIndex_reg[1]1_carry__1_n_5
    SLICE_X11Y98         LUT2 (Prop_lut2_I1_O)        0.301     4.385 r  dataConsume1/maxIndex_reg[1]1__13_carry_i_1/O
                         net (fo=1, routed)           0.000     4.385    dataConsume1/maxIndex_reg[1]1__13_carry_i_1_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.786 r  dataConsume1/maxIndex_reg[1]1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     4.786    dataConsume1/maxIndex_reg[1]1__13_carry_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.120 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[1]
                         net (fo=10, routed)          1.019     6.139    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_6
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.303     6.442 r  dataConsume1/maxIndex[1][0]_i_3/O
                         net (fo=2, routed)           0.680     7.122    dataConsume1/maxIndex[1][0]_i_3_n_0
    SLICE_X8Y100         LUT3 (Prop_lut3_I2_O)        0.150     7.272 r  dataConsume1/maxIndex[1][0]_i_1/O
                         net (fo=1, routed)           0.000     7.272    dataConsume1/maxIndex[1][0]_i_1_n_0
    SLICE_X8Y100         FDRE                                         r  dataConsume1/maxIndex_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.616    -1.360    dataConsume1/clk_out
    SLICE_X8Y100         FDRE                                         r  dataConsume1/maxIndex_reg[1][0]/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.246ns  (logic 3.148ns (43.447%)  route 4.098ns (56.553%))
  Logic Levels:           10  (CARRY4=5 LDCE=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[4]/G
    SLICE_X14Y96         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=11, routed)          1.428     2.257    dataConsume1/maxIndex_int[4]
    SLICE_X10Y99         LUT2 (Prop_lut2_I0_O)        0.124     2.381 r  dataConsume1/maxIndex_reg[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.381    dataConsume1/maxIndex_reg[1]1_carry_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.757 r  dataConsume1/maxIndex_reg[1]1_carry/CO[3]
                         net (fo=1, routed)           0.001     2.758    dataConsume1/maxIndex_reg[1]1_carry_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.875 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.875    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.114 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[2]
                         net (fo=2, routed)           0.970     4.084    dataConsume1/maxIndex_reg[1]1_carry__1_n_5
    SLICE_X11Y98         LUT2 (Prop_lut2_I1_O)        0.301     4.385 r  dataConsume1/maxIndex_reg[1]1__13_carry_i_1/O
                         net (fo=1, routed)           0.000     4.385    dataConsume1/maxIndex_reg[1]1__13_carry_i_1_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.786 r  dataConsume1/maxIndex_reg[1]1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     4.786    dataConsume1/maxIndex_reg[1]1__13_carry_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.120 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[1]
                         net (fo=10, routed)          1.019     6.139    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_6
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.303     6.442 r  dataConsume1/maxIndex[1][0]_i_3/O
                         net (fo=2, routed)           0.680     7.122    dataConsume1/maxIndex[1][0]_i_3_n_0
    SLICE_X8Y100         LUT3 (Prop_lut3_I2_O)        0.124     7.246 r  dataConsume1/maxIndex[0][1]_i_1/O
                         net (fo=1, routed)           0.000     7.246    dataConsume1/maxIndex[0][1]_i_1_n_0
    SLICE_X8Y100         FDRE                                         r  dataConsume1/maxIndex_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.616    -1.360    dataConsume1/clk_out
    SLICE_X8Y100         FDRE                                         r  dataConsume1/maxIndex_reg[0][1]/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.801ns  (logic 2.739ns (40.272%)  route 4.062ns (59.728%))
  Logic Levels:           7  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[5]/G
    SLICE_X12Y99         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  dataConsume1/maxIndex_int_reg[5]/Q
                         net (fo=11, routed)          1.469     2.298    dataConsume1/maxIndex_int[5]
    SLICE_X12Y100        LUT2 (Prop_lut2_I0_O)        0.124     2.422 r  dataConsume1/maxIndex_reg[2]0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.422    dataConsume1/maxIndex_reg[2]0_carry__0_i_4_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.935 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.935    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.258 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[1]
                         net (fo=14, routed)          0.895     4.153    dataConsume1/maxIndex_reg[2]0_carry__1_n_6
    SLICE_X15Y102        LUT4 (Prop_lut4_I0_O)        0.306     4.459 r  dataConsume1/maxIndex_reg[2]0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.569     5.027    dataConsume1/maxIndex_reg[2]0__14_carry__0_i_3_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.547 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           1.130     6.677    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.801 r  dataConsume1/maxIndex[2][0]_i_1/O
                         net (fo=1, routed)           0.000     6.801    dataConsume1/maxIndex[2][0]_i_1_n_0
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.616    -1.360    dataConsume1/clk_out
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][0]/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.674ns  (logic 3.241ns (48.563%)  route 3.433ns (51.437%))
  Logic Levels:           10  (CARRY4=5 LDCE=1 LUT2=2 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[4]/G
    SLICE_X14Y96         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=11, routed)          1.428     2.257    dataConsume1/maxIndex_int[4]
    SLICE_X10Y99         LUT2 (Prop_lut2_I0_O)        0.124     2.381 r  dataConsume1/maxIndex_reg[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.381    dataConsume1/maxIndex_reg[1]1_carry_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.757 r  dataConsume1/maxIndex_reg[1]1_carry/CO[3]
                         net (fo=1, routed)           0.001     2.758    dataConsume1/maxIndex_reg[1]1_carry_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.875 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.875    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.114 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[2]
                         net (fo=2, routed)           0.970     4.084    dataConsume1/maxIndex_reg[1]1_carry__1_n_5
    SLICE_X11Y98         LUT2 (Prop_lut2_I1_O)        0.301     4.385 r  dataConsume1/maxIndex_reg[1]1__13_carry_i_1/O
                         net (fo=1, routed)           0.000     4.385    dataConsume1/maxIndex_reg[1]1__13_carry_i_1_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.786 r  dataConsume1/maxIndex_reg[1]1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     4.786    dataConsume1/maxIndex_reg[1]1__13_carry_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.120 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[1]
                         net (fo=10, routed)          1.034     6.154    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_6
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.303     6.457 r  dataConsume1/maxIndex[0][3]_i_3/O
                         net (fo=1, routed)           0.000     6.457    dataConsume1/maxIndex[0][3]_i_3_n_0
    SLICE_X9Y99          MUXF7 (Prop_muxf7_I1_O)      0.217     6.674 r  dataConsume1/maxIndex_reg[0][3]_i_1/O
                         net (fo=1, routed)           0.000     6.674    dataConsume1/maxIndex_reg[0][3]_i_1_n_0
    SLICE_X9Y99          FDRE                                         r  dataConsume1/maxIndex_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.441    -1.535    dataConsume1/clk_out
    SLICE_X9Y99          FDRE                                         r  dataConsume1/maxIndex_reg[0][3]/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.632ns  (logic 3.024ns (45.597%)  route 3.608ns (54.403%))
  Logic Levels:           9  (CARRY4=5 LDCE=1 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[4]/G
    SLICE_X14Y96         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=11, routed)          1.428     2.257    dataConsume1/maxIndex_int[4]
    SLICE_X10Y99         LUT2 (Prop_lut2_I0_O)        0.124     2.381 r  dataConsume1/maxIndex_reg[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.381    dataConsume1/maxIndex_reg[1]1_carry_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.757 r  dataConsume1/maxIndex_reg[1]1_carry/CO[3]
                         net (fo=1, routed)           0.001     2.758    dataConsume1/maxIndex_reg[1]1_carry_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.875 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.875    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.114 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[2]
                         net (fo=2, routed)           0.970     4.084    dataConsume1/maxIndex_reg[1]1_carry__1_n_5
    SLICE_X11Y98         LUT2 (Prop_lut2_I1_O)        0.301     4.385 r  dataConsume1/maxIndex_reg[1]1__13_carry_i_1/O
                         net (fo=1, routed)           0.000     4.385    dataConsume1/maxIndex_reg[1]1__13_carry_i_1_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.786 r  dataConsume1/maxIndex_reg[1]1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     4.786    dataConsume1/maxIndex_reg[1]1__13_carry_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.120 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[1]
                         net (fo=10, routed)          1.209     6.329    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_6
    SLICE_X8Y100         LUT6 (Prop_lut6_I0_O)        0.303     6.632 r  dataConsume1/maxIndex[1][1]_i_1/O
                         net (fo=1, routed)           0.000     6.632    dataConsume1/maxIndex[1][1]_i_1_n_0
    SLICE_X8Y100         FDRE                                         r  dataConsume1/maxIndex_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.616    -1.360    dataConsume1/clk_out
    SLICE_X8Y100         FDRE                                         r  dataConsume1/maxIndex_reg[1][1]/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.576ns  (logic 2.739ns (41.650%)  route 3.837ns (58.350%))
  Logic Levels:           7  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[5]/G
    SLICE_X12Y99         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  dataConsume1/maxIndex_int_reg[5]/Q
                         net (fo=11, routed)          1.469     2.298    dataConsume1/maxIndex_int[5]
    SLICE_X12Y100        LUT2 (Prop_lut2_I0_O)        0.124     2.422 r  dataConsume1/maxIndex_reg[2]0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.422    dataConsume1/maxIndex_reg[2]0_carry__0_i_4_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.935 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.935    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.258 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[1]
                         net (fo=14, routed)          0.895     4.153    dataConsume1/maxIndex_reg[2]0_carry__1_n_6
    SLICE_X15Y102        LUT4 (Prop_lut4_I0_O)        0.306     4.459 r  dataConsume1/maxIndex_reg[2]0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.569     5.027    dataConsume1/maxIndex_reg[2]0__14_carry__0_i_3_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.547 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.905     6.452    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.576 r  dataConsume1/maxIndex[2][1]_i_1/O
                         net (fo=1, routed)           0.000     6.576    dataConsume1/maxIndex[2][1]_i_1_n_0
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.616    -1.360    dataConsume1/clk_out
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][1]/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.536ns  (logic 3.125ns (47.816%)  route 3.411ns (52.184%))
  Logic Levels:           10  (CARRY4=5 LDCE=1 LUT2=2 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[4]/G
    SLICE_X14Y96         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=11, routed)          1.428     2.257    dataConsume1/maxIndex_int[4]
    SLICE_X10Y99         LUT2 (Prop_lut2_I0_O)        0.124     2.381 r  dataConsume1/maxIndex_reg[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.381    dataConsume1/maxIndex_reg[1]1_carry_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.757 r  dataConsume1/maxIndex_reg[1]1_carry/CO[3]
                         net (fo=1, routed)           0.001     2.758    dataConsume1/maxIndex_reg[1]1_carry_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.875 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.875    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.114 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[2]
                         net (fo=2, routed)           0.970     4.084    dataConsume1/maxIndex_reg[1]1_carry__1_n_5
    SLICE_X11Y98         LUT2 (Prop_lut2_I1_O)        0.301     4.385 r  dataConsume1/maxIndex_reg[1]1__13_carry_i_1/O
                         net (fo=1, routed)           0.000     4.385    dataConsume1/maxIndex_reg[1]1__13_carry_i_1_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.786 r  dataConsume1/maxIndex_reg[1]1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     4.786    dataConsume1/maxIndex_reg[1]1__13_carry_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.008 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[0]
                         net (fo=10, routed)          1.012     6.020    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_7
    SLICE_X11Y100        LUT6 (Prop_lut6_I5_O)        0.299     6.319 r  dataConsume1/maxIndex[0][2]_i_3/O
                         net (fo=1, routed)           0.000     6.319    dataConsume1/maxIndex[0][2]_i_3_n_0
    SLICE_X11Y100        MUXF7 (Prop_muxf7_I1_O)      0.217     6.536 r  dataConsume1/maxIndex_reg[0][2]_i_1/O
                         net (fo=1, routed)           0.000     6.536    dataConsume1/maxIndex_reg[0][2]_i_1_n_0
    SLICE_X11Y100        FDRE                                         r  dataConsume1/maxIndex_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.616    -1.360    dataConsume1/clk_out
    SLICE_X11Y100        FDRE                                         r  dataConsume1/maxIndex_reg[0][2]/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.366ns  (logic 3.024ns (47.504%)  route 3.342ns (52.496%))
  Logic Levels:           9  (CARRY4=5 LDCE=1 LUT2=2 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[4]/G
    SLICE_X14Y96         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  dataConsume1/maxIndex_int_reg[4]/Q
                         net (fo=11, routed)          1.428     2.257    dataConsume1/maxIndex_int[4]
    SLICE_X10Y99         LUT2 (Prop_lut2_I0_O)        0.124     2.381 r  dataConsume1/maxIndex_reg[1]1_carry_i_1/O
                         net (fo=1, routed)           0.000     2.381    dataConsume1/maxIndex_reg[1]1_carry_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.757 r  dataConsume1/maxIndex_reg[1]1_carry/CO[3]
                         net (fo=1, routed)           0.001     2.758    dataConsume1/maxIndex_reg[1]1_carry_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.875 r  dataConsume1/maxIndex_reg[1]1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.875    dataConsume1/maxIndex_reg[1]1_carry__0_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.114 r  dataConsume1/maxIndex_reg[1]1_carry__1/O[2]
                         net (fo=2, routed)           0.970     4.084    dataConsume1/maxIndex_reg[1]1_carry__1_n_5
    SLICE_X11Y98         LUT2 (Prop_lut2_I1_O)        0.301     4.385 r  dataConsume1/maxIndex_reg[1]1__13_carry_i_1/O
                         net (fo=1, routed)           0.000     4.385    dataConsume1/maxIndex_reg[1]1__13_carry_i_1_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.786 r  dataConsume1/maxIndex_reg[1]1__13_carry/CO[3]
                         net (fo=1, routed)           0.000     4.786    dataConsume1/maxIndex_reg[1]1__13_carry_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.120 r  dataConsume1/maxIndex_reg[1]1__13_carry__0/O[1]
                         net (fo=10, routed)          0.943     6.063    dataConsume1/maxIndex_reg[1]1__13_carry__0_n_6
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.303     6.366 r  dataConsume1/maxIndex[1][2]_i_1/O
                         net (fo=1, routed)           0.000     6.366    dataConsume1/maxIndex[1][2]_i_1_n_0
    SLICE_X11Y100        FDRE                                         r  dataConsume1/maxIndex_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.616    -1.360    dataConsume1/clk_out
    SLICE_X11Y100        FDRE                                         r  dataConsume1/maxIndex_reg[1][2]/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.299ns  (logic 2.739ns (43.481%)  route 3.560ns (56.519%))
  Logic Levels:           7  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[5]/G
    SLICE_X12Y99         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  dataConsume1/maxIndex_int_reg[5]/Q
                         net (fo=11, routed)          1.469     2.298    dataConsume1/maxIndex_int[5]
    SLICE_X12Y100        LUT2 (Prop_lut2_I0_O)        0.124     2.422 r  dataConsume1/maxIndex_reg[2]0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.422    dataConsume1/maxIndex_reg[2]0_carry__0_i_4_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.935 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.935    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.258 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[1]
                         net (fo=14, routed)          0.895     4.153    dataConsume1/maxIndex_reg[2]0_carry__1_n_6
    SLICE_X15Y102        LUT4 (Prop_lut4_I0_O)        0.306     4.459 r  dataConsume1/maxIndex_reg[2]0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.569     5.027    dataConsume1/maxIndex_reg[2]0__14_carry__0_i_3_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.547 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.628     6.175    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.299 r  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=1, routed)           0.000     6.299    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.616    -1.360    dataConsume1/clk_out
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][3]/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.294ns  (logic 2.739ns (43.516%)  route 3.555ns (56.484%))
  Logic Levels:           7  (CARRY4=3 LDCE=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[5]/G
    SLICE_X12Y99         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  dataConsume1/maxIndex_int_reg[5]/Q
                         net (fo=11, routed)          1.469     2.298    dataConsume1/maxIndex_int[5]
    SLICE_X12Y100        LUT2 (Prop_lut2_I0_O)        0.124     2.422 r  dataConsume1/maxIndex_reg[2]0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.422    dataConsume1/maxIndex_reg[2]0_carry__0_i_4_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.935 r  dataConsume1/maxIndex_reg[2]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.935    dataConsume1/maxIndex_reg[2]0_carry__0_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.258 r  dataConsume1/maxIndex_reg[2]0_carry__1/O[1]
                         net (fo=14, routed)          0.895     4.153    dataConsume1/maxIndex_reg[2]0_carry__1_n_6
    SLICE_X15Y102        LUT4 (Prop_lut4_I0_O)        0.306     4.459 r  dataConsume1/maxIndex_reg[2]0__14_carry__0_i_3/O
                         net (fo=1, routed)           0.569     5.027    dataConsume1/maxIndex_reg[2]0__14_carry__0_i_3_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.547 r  dataConsume1/maxIndex_reg[2]0__14_carry__0/CO[3]
                         net (fo=4, routed)           0.623     6.170    dataConsume1/maxIndex_reg[2]0__14_carry__0_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.294 r  dataConsume1/maxIndex[2][2]_i_1/O
                         net (fo=1, routed)           0.000     6.294    dataConsume1/maxIndex[2][2]_i_1_n_0
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         1.616    -1.360    dataConsume1/clk_out
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dataConsume1/ctrlOut_reg_reg/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/ctrlOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.158ns (61.669%)  route 0.098ns (38.331%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        LDCE                         0.000     0.000 r  dataConsume1/ctrlOut_reg_reg/G
    SLICE_X13Y100        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  dataConsume1/ctrlOut_reg_reg/Q
                         net (fo=2, routed)           0.098     0.256    dataConsume1/ctrlOut_reg__0
    SLICE_X12Y100        FDRE                                         r  dataConsume1/ctrlOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.921    -0.750    dataConsume1/clk_out
    SLICE_X12Y100        FDRE                                         r  dataConsume1/ctrlOut_reg/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.224ns (58.867%)  route 0.157ns (41.133%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[0]/G
    SLICE_X13Y98         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  dataConsume1/maxIndex_int_reg[0]/Q
                         net (fo=3, routed)           0.157     0.381    dataConsume1/maxIndex_int[0]
    SLICE_X10Y98         FDRE                                         r  dataConsume1/maxIndex_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.834    -0.836    dataConsume1/clk_out
    SLICE_X10Y98         FDRE                                         r  dataConsume1/maxIndex_reg[0][0]/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.289ns (52.860%)  route 0.258ns (47.140%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[9]/G
    SLICE_X12Y99         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.258     0.502    dataConsume1/maxIndex_int[9]
    SLICE_X13Y101        LUT6 (Prop_lut6_I1_O)        0.045     0.547 r  dataConsume1/maxIndex[2][3]_i_1/O
                         net (fo=1, routed)           0.000     0.547    dataConsume1/maxIndex[2][3]_i_1_n_0
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.921    -0.750    dataConsume1/clk_out
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][3]/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.289ns (45.893%)  route 0.341ns (54.107%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[9]/G
    SLICE_X12Y99         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.341     0.585    dataConsume1/maxIndex_int[9]
    SLICE_X13Y101        LUT6 (Prop_lut6_I1_O)        0.045     0.630 r  dataConsume1/maxIndex[2][1]_i_1/O
                         net (fo=1, routed)           0.000     0.630    dataConsume1/maxIndex[2][1]_i_1_n_0
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.921    -0.750    dataConsume1/clk_out
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][1]/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.289ns (45.820%)  route 0.342ns (54.180%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[9]/G
    SLICE_X12Y99         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.342     0.586    dataConsume1/maxIndex_int[9]
    SLICE_X13Y101        LUT6 (Prop_lut6_I5_O)        0.045     0.631 r  dataConsume1/maxIndex[2][0]_i_1/O
                         net (fo=1, routed)           0.000     0.631    dataConsume1/maxIndex[2][0]_i_1_n_0
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.921    -0.750    dataConsume1/clk_out
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][0]/C

Slack:                    inf
  Source:                 dataConsume1/maxIndex_int_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            dataConsume1/maxIndex_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.289ns (41.931%)  route 0.400ns (58.069%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.892ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         LDCE                         0.000     0.000 r  dataConsume1/maxIndex_int_reg[9]/G
    SLICE_X12Y99         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 f  dataConsume1/maxIndex_int_reg[9]/Q
                         net (fo=11, routed)          0.400     0.644    dataConsume1/maxIndex_int[9]
    SLICE_X13Y101        LUT6 (Prop_lut6_I1_O)        0.045     0.689 r  dataConsume1/maxIndex[2][2]_i_1/O
                         net (fo=1, routed)           0.000     0.689    dataConsume1/maxIndex[2][2]_i_1_n_0
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.921    -0.750    dataConsume1/clk_out
    SLICE_X13Y101        FDRE                                         r  dataConsume1/maxIndex_reg[2][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/reg_dataResults_reg[0][4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.231ns (31.822%)  route 0.495ns (68.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=173, routed)         0.495     0.726    cmdProc1/reset
    SLICE_X2Y105         FDSE                                         r  cmdProc1/reg_dataResults_reg[0][4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.950    -0.721    cmdProc1/clk
    SLICE_X2Y105         FDSE                                         r  cmdProc1/reg_dataResults_reg[0][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/reg_dataResults_reg[1][4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.231ns (31.822%)  route 0.495ns (68.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=173, routed)         0.495     0.726    cmdProc1/reset
    SLICE_X2Y105         FDSE                                         r  cmdProc1/reg_dataResults_reg[1][4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.950    -0.721    cmdProc1/clk
    SLICE_X2Y105         FDSE                                         r  cmdProc1/reg_dataResults_reg[1][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/reg_dataResults_reg[2][4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.231ns (31.822%)  route 0.495ns (68.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=173, routed)         0.495     0.726    cmdProc1/reset
    SLICE_X2Y105         FDSE                                         r  cmdProc1/reg_dataResults_reg[2][4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.950    -0.721    cmdProc1/clk
    SLICE_X2Y105         FDSE                                         r  cmdProc1/reg_dataResults_reg[2][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cmdProc1/reg_dataResults_reg[3][4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.231ns (31.822%)  route 0.495ns (68.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=173, routed)         0.495     0.726    cmdProc1/reset
    SLICE_X2Y105         FDSE                                         r  cmdProc1/reg_dataResults_reg[3][4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_wiz/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_wiz/inst/clk_out_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=402, routed)         0.950    -0.721    cmdProc1/clk
    SLICE_X2Y105         FDSE                                         r  cmdProc1/reg_dataResults_reg[3][4]/C





