{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574291908955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574291908962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 18:18:28 2019 " "Processing started: Wed Nov 20 18:18:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574291908962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574291908962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574291908963 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574291909449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574291909449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part1-Behavior " "Found design unit 1: part1-Behavior" {  } { { "part1.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 11/Lab11.1/part1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574291919460 ""} { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 11/Lab11.1/part1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574291919460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574291919460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DflipFlop-Behavior " "Found design unit 1: DflipFlop-Behavior" {  } { { "DflipFlop.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 11/Lab11.1/DflipFlop.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574291919463 ""} { "Info" "ISGN_ENTITY_NAME" "1 DflipFlop " "Found entity 1: DflipFlop" {  } { { "DflipFlop.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 11/Lab11.1/DflipFlop.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574291919463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574291919463 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part1 " "Elaborating entity \"part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574291919493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DflipFlop DflipFlop:dff1 " "Elaborating entity \"DflipFlop\" for hierarchy \"DflipFlop:dff1\"" {  } { { "part1.vhd" "dff1" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 11/Lab11.1/part1.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574291919495 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qa DflipFlop.vhd(19) " "VHDL Process Statement warning at DflipFlop.vhd(19): signal \"Qa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DflipFlop.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 11/Lab11.1/DflipFlop.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574291919496 "|part1|DflipFlop:dff1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qa DflipFlop.vhd(30) " "VHDL Process Statement warning at DflipFlop.vhd(30): signal \"Qa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DflipFlop.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 11/Lab11.1/DflipFlop.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574291919496 "|part1|DflipFlop:dff1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "QaBar DflipFlop.vhd(31) " "VHDL Process Statement warning at DflipFlop.vhd(31): signal \"QaBar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DflipFlop.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 11/Lab11.1/DflipFlop.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574291919496 "|part1|DflipFlop:dff1"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DflipFlop:dff1\|QaBar DflipFlop:dff1\|QaBar~_emulated DflipFlop:dff1\|QaBar~1 " "Register \"DflipFlop:dff1\|QaBar\" is converted into an equivalent circuit using register \"DflipFlop:dff1\|QaBar~_emulated\" and latch \"DflipFlop:dff1\|QaBar~1\"" {  } { { "DflipFlop.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 11/Lab11.1/DflipFlop.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574291919908 "|part1|DflipFlop:dff1|QaBar"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DflipFlop:dff0\|QaBar DflipFlop:dff0\|QaBar~_emulated DflipFlop:dff0\|QaBar~1 " "Register \"DflipFlop:dff0\|QaBar\" is converted into an equivalent circuit using register \"DflipFlop:dff0\|QaBar~_emulated\" and latch \"DflipFlop:dff0\|QaBar~1\"" {  } { { "DflipFlop.vhd" "" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 11/Lab11.1/DflipFlop.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574291919908 "|part1|DflipFlop:dff0|QaBar"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1574291919908 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574291919970 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Q\[1\] " "Logic cell \"Q\[1\]\"" {  } { { "part1.vhd" "Q\[1\]" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 11/Lab11.1/part1.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574291920247 ""} { "Info" "ISCL_SCL_CELL_NAME" "Q\[0\] " "Logic cell \"Q\[0\]\"" {  } { { "part1.vhd" "Q\[0\]" { Text "C:/Users/joshd/Desktop/Docs/School/ECE 201/Labs/Lab 11/Lab11.1/part1.vhd" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574291920247 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1574291920247 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574291920400 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574291920400 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574291920459 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574291920459 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574291920459 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574291920459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574291920497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 18:18:40 2019 " "Processing ended: Wed Nov 20 18:18:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574291920497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574291920497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574291920497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574291920497 ""}
