// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="disparityMap,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=9.378800,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=148,HLS_SYN_DSP=73,HLS_SYN_FF=20435,HLS_SYN_LUT=21854,HLS_VERSION=2018_3}" *)

module disparityMap (
        s_axi_CONTROL_BUS_AWVALID,
        s_axi_CONTROL_BUS_AWREADY,
        s_axi_CONTROL_BUS_AWADDR,
        s_axi_CONTROL_BUS_WVALID,
        s_axi_CONTROL_BUS_WREADY,
        s_axi_CONTROL_BUS_WDATA,
        s_axi_CONTROL_BUS_WSTRB,
        s_axi_CONTROL_BUS_ARVALID,
        s_axi_CONTROL_BUS_ARREADY,
        s_axi_CONTROL_BUS_ARADDR,
        s_axi_CONTROL_BUS_RVALID,
        s_axi_CONTROL_BUS_RREADY,
        s_axi_CONTROL_BUS_RDATA,
        s_axi_CONTROL_BUS_RRESP,
        s_axi_CONTROL_BUS_BVALID,
        s_axi_CONTROL_BUS_BREADY,
        s_axi_CONTROL_BUS_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        AXI_LITE_clk,
        ap_rst_n_AXI_LITE_clk,
        in_stream_TDATA,
        in_stream_TUSER,
        in_stream_TLAST,
        dMapout_TDATA,
        dMapout_TUSER,
        dMapout_TLAST,
        in_stream_TVALID,
        in_stream_TREADY,
        dMapout_TVALID,
        dMapout_TREADY
);

parameter    C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_ADDR_WIDTH = 32;

parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_CONTROL_BUS_AWVALID;
output   s_axi_CONTROL_BUS_AWREADY;
input  [C_S_AXI_CONTROL_BUS_ADDR_WIDTH - 1:0] s_axi_CONTROL_BUS_AWADDR;
input   s_axi_CONTROL_BUS_WVALID;
output   s_axi_CONTROL_BUS_WREADY;
input  [C_S_AXI_CONTROL_BUS_DATA_WIDTH - 1:0] s_axi_CONTROL_BUS_WDATA;
input  [C_S_AXI_CONTROL_BUS_WSTRB_WIDTH - 1:0] s_axi_CONTROL_BUS_WSTRB;
input   s_axi_CONTROL_BUS_ARVALID;
output   s_axi_CONTROL_BUS_ARREADY;
input  [C_S_AXI_CONTROL_BUS_ADDR_WIDTH - 1:0] s_axi_CONTROL_BUS_ARADDR;
output   s_axi_CONTROL_BUS_RVALID;
input   s_axi_CONTROL_BUS_RREADY;
output  [C_S_AXI_CONTROL_BUS_DATA_WIDTH - 1:0] s_axi_CONTROL_BUS_RDATA;
output  [1:0] s_axi_CONTROL_BUS_RRESP;
output   s_axi_CONTROL_BUS_BVALID;
input   s_axi_CONTROL_BUS_BREADY;
output  [1:0] s_axi_CONTROL_BUS_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
input   AXI_LITE_clk;
input   ap_rst_n_AXI_LITE_clk;
input  [31:0] in_stream_TDATA;
input  [0:0] in_stream_TUSER;
input  [0:0] in_stream_TLAST;
output  [31:0] dMapout_TDATA;
output  [0:0] dMapout_TUSER;
output  [0:0] dMapout_TLAST;
input   in_stream_TVALID;
output   in_stream_TREADY;
output   dMapout_TVALID;
input   dMapout_TREADY;

 reg    ap_rst_n_inv;
wire   [31:0] rows_V;
wire   [31:0] cols_V;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
reg    ap_rst_n_AXI_LITE_clk_inv;
wire   [7:0] leftImage_in_V_i_q0;
wire   [7:0] leftImage_in_V_i_q1;
wire   [7:0] leftImage_in_V_t_q0;
wire   [7:0] leftImage_in_V_t_q1;
wire   [7:0] rightImage_in_V_i_q0;
wire   [7:0] rightImage_in_V_i_q1;
wire   [7:0] rightImage_in_V_t_q0;
wire   [7:0] rightImage_in_V_t_q1;
wire    Block_arrayctor_loop_U0_ap_start;
wire    Block_arrayctor_loop_U0_ap_done;
wire    Block_arrayctor_loop_U0_ap_continue;
wire    Block_arrayctor_loop_U0_ap_idle;
wire    Block_arrayctor_loop_U0_ap_ready;
wire    Block_arrayctor_loop_U0_start_out;
wire    Block_arrayctor_loop_U0_start_write;
wire   [31:0] Block_arrayctor_loop_U0_packets_out_out_din;
wire    Block_arrayctor_loop_U0_packets_out_out_write;
wire   [31:0] Block_arrayctor_loop_U0_ap_return_0;
wire   [62:0] Block_arrayctor_loop_U0_ap_return_1;
wire    ap_channel_done_tmp_cast_loc_channel;
wire    tmp_cast_loc_channel_full_n;
reg    ap_sync_reg_channel_write_tmp_cast_loc_channel;
wire    ap_sync_channel_write_tmp_cast_loc_channel;
wire    ap_channel_done_col_packets_loc_chan;
wire    col_packets_loc_chan_full_n;
reg    ap_sync_reg_channel_write_col_packets_loc_chan;
wire    ap_sync_channel_write_col_packets_loc_chan;
wire    Loop_disparityMap_la_U0_ap_start;
wire    Loop_disparityMap_la_U0_ap_done;
wire    Loop_disparityMap_la_U0_ap_continue;
wire    Loop_disparityMap_la_U0_ap_idle;
wire    Loop_disparityMap_la_U0_ap_ready;
wire    Loop_disparityMap_la_U0_in_stream_TREADY;
wire   [16:0] Loop_disparityMap_la_U0_leftImage_in_V_address0;
wire    Loop_disparityMap_la_U0_leftImage_in_V_ce0;
wire    Loop_disparityMap_la_U0_leftImage_in_V_we0;
wire   [7:0] Loop_disparityMap_la_U0_leftImage_in_V_d0;
wire   [16:0] Loop_disparityMap_la_U0_leftImage_in_V_address1;
wire    Loop_disparityMap_la_U0_leftImage_in_V_ce1;
wire    Loop_disparityMap_la_U0_leftImage_in_V_we1;
wire   [7:0] Loop_disparityMap_la_U0_leftImage_in_V_d1;
wire   [16:0] Loop_disparityMap_la_U0_rightImage_in_V_address0;
wire    Loop_disparityMap_la_U0_rightImage_in_V_ce0;
wire    Loop_disparityMap_la_U0_rightImage_in_V_we0;
wire   [7:0] Loop_disparityMap_la_U0_rightImage_in_V_d0;
wire   [16:0] Loop_disparityMap_la_U0_rightImage_in_V_address1;
wire    Loop_disparityMap_la_U0_rightImage_in_V_ce1;
wire    Loop_disparityMap_la_U0_rightImage_in_V_we1;
wire   [7:0] Loop_disparityMap_la_U0_rightImage_in_V_d1;
wire    ap_channel_done_rightImage_in_V;
wire    Loop_disparityMap_la_U0_rightImage_in_V_full_n;
reg    ap_sync_reg_channel_write_rightImage_in_V;
wire    ap_sync_channel_write_rightImage_in_V;
wire    ap_channel_done_leftImage_in_V;
wire    Loop_disparityMap_la_U0_leftImage_in_V_full_n;
reg    ap_sync_reg_channel_write_leftImage_in_V;
wire    ap_sync_channel_write_leftImage_in_V;
wire    Loop_2_proc_U0_ap_start;
wire    Loop_2_proc_U0_ap_done;
wire    Loop_2_proc_U0_ap_continue;
wire    Loop_2_proc_U0_ap_idle;
wire    Loop_2_proc_U0_ap_ready;
wire   [31:0] Loop_2_proc_U0_PAR_R_RINV_val_2_2_out_out_din;
wire    Loop_2_proc_U0_PAR_R_RINV_val_2_2_out_out_write;
wire   [31:0] Loop_2_proc_U0_PAR_R_RINV_val_2_1_out_out_din;
wire    Loop_2_proc_U0_PAR_R_RINV_val_2_1_out_out_write;
wire   [31:0] Loop_2_proc_U0_PAR_R_RINV_val_2_0_out_out_din;
wire    Loop_2_proc_U0_PAR_R_RINV_val_2_0_out_out_write;
wire   [31:0] Loop_2_proc_U0_PAR_R_RINV_val_1_2_out_out_din;
wire    Loop_2_proc_U0_PAR_R_RINV_val_1_2_out_out_write;
wire   [31:0] Loop_2_proc_U0_PAR_R_RINV_val_1_1_out_out_din;
wire    Loop_2_proc_U0_PAR_R_RINV_val_1_1_out_out_write;
wire   [31:0] Loop_2_proc_U0_PAR_R_RINV_val_1_0_out_out_din;
wire    Loop_2_proc_U0_PAR_R_RINV_val_1_0_out_out_write;
wire   [31:0] Loop_2_proc_U0_PAR_R_RINV_val_0_2_out_out_din;
wire    Loop_2_proc_U0_PAR_R_RINV_val_0_2_out_out_write;
wire   [31:0] Loop_2_proc_U0_PAR_R_RINV_val_0_1_out_out_din;
wire    Loop_2_proc_U0_PAR_R_RINV_val_0_1_out_out_write;
wire   [31:0] Loop_2_proc_U0_PAR_R_RINV_val_0_0_out_out_din;
wire    Loop_2_proc_U0_PAR_R_RINV_val_0_0_out_out_write;
wire   [31:0] Loop_2_proc_U0_PAR_L_RINV_val_2_2_out_out_din;
wire    Loop_2_proc_U0_PAR_L_RINV_val_2_2_out_out_write;
wire   [31:0] Loop_2_proc_U0_PAR_L_RINV_val_2_1_out_out_din;
wire    Loop_2_proc_U0_PAR_L_RINV_val_2_1_out_out_write;
wire   [31:0] Loop_2_proc_U0_PAR_L_RINV_val_2_0_out_out_din;
wire    Loop_2_proc_U0_PAR_L_RINV_val_2_0_out_out_write;
wire   [31:0] Loop_2_proc_U0_PAR_L_RINV_val_1_2_out_out_din;
wire    Loop_2_proc_U0_PAR_L_RINV_val_1_2_out_out_write;
wire   [31:0] Loop_2_proc_U0_PAR_L_RINV_val_1_1_out_out_din;
wire    Loop_2_proc_U0_PAR_L_RINV_val_1_1_out_out_write;
wire   [31:0] Loop_2_proc_U0_PAR_L_RINV_val_1_0_out_out_din;
wire    Loop_2_proc_U0_PAR_L_RINV_val_1_0_out_out_write;
wire   [31:0] Loop_2_proc_U0_PAR_L_RINV_val_0_2_out_out_din;
wire    Loop_2_proc_U0_PAR_L_RINV_val_0_2_out_out_write;
wire   [31:0] Loop_2_proc_U0_PAR_L_RINV_val_0_1_out_out_din;
wire    Loop_2_proc_U0_PAR_L_RINV_val_0_1_out_out_write;
wire   [31:0] Loop_2_proc_U0_PAR_L_RINV_val_0_0_out_out_din;
wire    Loop_2_proc_U0_PAR_L_RINV_val_0_0_out_out_write;
wire   [31:0] Loop_2_proc_U0_cy2_out_out_din;
wire    Loop_2_proc_U0_cy2_out_out_write;
wire   [31:0] Loop_2_proc_U0_fy2_out_out_din;
wire    Loop_2_proc_U0_fy2_out_out_write;
wire   [31:0] Loop_2_proc_U0_cx2_out_out_din;
wire    Loop_2_proc_U0_cx2_out_out_write;
wire   [31:0] Loop_2_proc_U0_fx2_out_out_din;
wire    Loop_2_proc_U0_fx2_out_out_write;
wire   [31:0] Loop_2_proc_U0_cy1_out_out_din;
wire    Loop_2_proc_U0_cy1_out_out_write;
wire   [31:0] Loop_2_proc_U0_fy1_out_out_din;
wire    Loop_2_proc_U0_fy1_out_out_write;
wire   [31:0] Loop_2_proc_U0_cx1_out_out_din;
wire    Loop_2_proc_U0_cx1_out_out_write;
wire   [31:0] Loop_2_proc_U0_fx1_out_out_din;
wire    Loop_2_proc_U0_fx1_out_out_write;
wire    Loop_Loop_Row_proc_U0_ap_start;
wire    Loop_Loop_Row_proc_U0_ap_done;
wire    Loop_Loop_Row_proc_U0_ap_continue;
wire    Loop_Loop_Row_proc_U0_ap_idle;
wire    Loop_Loop_Row_proc_U0_ap_ready;
wire    Loop_Loop_Row_proc_U0_fx1_loc_read;
wire    Loop_Loop_Row_proc_U0_fx2_loc_read;
wire    Loop_Loop_Row_proc_U0_fy1_loc_read;
wire    Loop_Loop_Row_proc_U0_fy2_loc_read;
wire    Loop_Loop_Row_proc_U0_cx1_loc_read;
wire    Loop_Loop_Row_proc_U0_cx2_loc_read;
wire    Loop_Loop_Row_proc_U0_cy1_loc_read;
wire    Loop_Loop_Row_proc_U0_cy2_loc_read;
wire   [7:0] Loop_Loop_Row_proc_U0_dMap_data_stream_0_V_din;
wire    Loop_Loop_Row_proc_U0_dMap_data_stream_0_V_write;
wire    Loop_Loop_Row_proc_U0_PAR_L_RINV_val_0_0_loc_read;
wire    Loop_Loop_Row_proc_U0_PAR_L_RINV_val_0_1_loc_read;
wire    Loop_Loop_Row_proc_U0_PAR_L_RINV_val_0_2_loc_read;
wire    Loop_Loop_Row_proc_U0_PAR_L_RINV_val_1_0_loc_read;
wire    Loop_Loop_Row_proc_U0_PAR_L_RINV_val_1_1_loc_read;
wire    Loop_Loop_Row_proc_U0_PAR_L_RINV_val_1_2_loc_read;
wire    Loop_Loop_Row_proc_U0_PAR_L_RINV_val_2_0_loc_read;
wire    Loop_Loop_Row_proc_U0_PAR_L_RINV_val_2_1_loc_read;
wire    Loop_Loop_Row_proc_U0_PAR_L_RINV_val_2_2_loc_read;
wire    Loop_Loop_Row_proc_U0_PAR_R_RINV_val_0_0_loc_read;
wire    Loop_Loop_Row_proc_U0_PAR_R_RINV_val_0_1_loc_read;
wire    Loop_Loop_Row_proc_U0_PAR_R_RINV_val_0_2_loc_read;
wire    Loop_Loop_Row_proc_U0_PAR_R_RINV_val_1_0_loc_read;
wire    Loop_Loop_Row_proc_U0_PAR_R_RINV_val_1_1_loc_read;
wire    Loop_Loop_Row_proc_U0_PAR_R_RINV_val_1_2_loc_read;
wire    Loop_Loop_Row_proc_U0_PAR_R_RINV_val_2_0_loc_read;
wire    Loop_Loop_Row_proc_U0_PAR_R_RINV_val_2_1_loc_read;
wire    Loop_Loop_Row_proc_U0_PAR_R_RINV_val_2_2_loc_read;
wire   [16:0] Loop_Loop_Row_proc_U0_leftImage_in_V_address0;
wire    Loop_Loop_Row_proc_U0_leftImage_in_V_ce0;
wire   [16:0] Loop_Loop_Row_proc_U0_leftImage_in_V_address1;
wire    Loop_Loop_Row_proc_U0_leftImage_in_V_ce1;
wire   [16:0] Loop_Loop_Row_proc_U0_rightImage_in_V_address0;
wire    Loop_Loop_Row_proc_U0_rightImage_in_V_ce0;
wire   [16:0] Loop_Loop_Row_proc_U0_rightImage_in_V_address1;
wire    Loop_Loop_Row_proc_U0_rightImage_in_V_ce1;
wire    Loop_4_proc_U0_ap_start;
wire    Loop_4_proc_U0_ap_done;
wire    Loop_4_proc_U0_ap_continue;
wire    Loop_4_proc_U0_ap_idle;
wire    Loop_4_proc_U0_ap_ready;
wire    Loop_4_proc_U0_packets_loc_read;
wire   [31:0] Loop_4_proc_U0_dMapout_TDATA;
wire    Loop_4_proc_U0_dMapout_TVALID;
wire    Loop_4_proc_U0_dMap_data_stream_0_V_read;
wire   [0:0] Loop_4_proc_U0_dMapout_TUSER;
wire   [0:0] Loop_4_proc_U0_dMapout_TLAST;
wire    ap_sync_continue;
wire    leftImage_in_V_i_full_n;
wire    leftImage_in_V_t_empty_n;
wire    rightImage_in_V_i_full_n;
wire    rightImage_in_V_t_empty_n;
wire    packets_loc_c_full_n;
wire   [31:0] packets_loc_c_dout;
wire    packets_loc_c_empty_n;
wire   [31:0] col_packets_loc_chan_dout;
wire    col_packets_loc_chan_empty_n;
wire   [62:0] tmp_cast_loc_channel_dout;
wire    tmp_cast_loc_channel_empty_n;
wire    PAR_R_RINV_val_2_2_s_full_n;
wire   [31:0] PAR_R_RINV_val_2_2_s_dout;
wire    PAR_R_RINV_val_2_2_s_empty_n;
wire    PAR_R_RINV_val_2_1_s_full_n;
wire   [31:0] PAR_R_RINV_val_2_1_s_dout;
wire    PAR_R_RINV_val_2_1_s_empty_n;
wire    PAR_R_RINV_val_2_0_s_full_n;
wire   [31:0] PAR_R_RINV_val_2_0_s_dout;
wire    PAR_R_RINV_val_2_0_s_empty_n;
wire    PAR_R_RINV_val_1_2_s_full_n;
wire   [31:0] PAR_R_RINV_val_1_2_s_dout;
wire    PAR_R_RINV_val_1_2_s_empty_n;
wire    PAR_R_RINV_val_1_1_s_full_n;
wire   [31:0] PAR_R_RINV_val_1_1_s_dout;
wire    PAR_R_RINV_val_1_1_s_empty_n;
wire    PAR_R_RINV_val_1_0_s_full_n;
wire   [31:0] PAR_R_RINV_val_1_0_s_dout;
wire    PAR_R_RINV_val_1_0_s_empty_n;
wire    PAR_R_RINV_val_0_2_s_full_n;
wire   [31:0] PAR_R_RINV_val_0_2_s_dout;
wire    PAR_R_RINV_val_0_2_s_empty_n;
wire    PAR_R_RINV_val_0_1_s_full_n;
wire   [31:0] PAR_R_RINV_val_0_1_s_dout;
wire    PAR_R_RINV_val_0_1_s_empty_n;
wire    PAR_R_RINV_val_0_0_s_full_n;
wire   [31:0] PAR_R_RINV_val_0_0_s_dout;
wire    PAR_R_RINV_val_0_0_s_empty_n;
wire    PAR_L_RINV_val_2_2_s_full_n;
wire   [31:0] PAR_L_RINV_val_2_2_s_dout;
wire    PAR_L_RINV_val_2_2_s_empty_n;
wire    PAR_L_RINV_val_2_1_s_full_n;
wire   [31:0] PAR_L_RINV_val_2_1_s_dout;
wire    PAR_L_RINV_val_2_1_s_empty_n;
wire    PAR_L_RINV_val_2_0_s_full_n;
wire   [31:0] PAR_L_RINV_val_2_0_s_dout;
wire    PAR_L_RINV_val_2_0_s_empty_n;
wire    PAR_L_RINV_val_1_2_s_full_n;
wire   [31:0] PAR_L_RINV_val_1_2_s_dout;
wire    PAR_L_RINV_val_1_2_s_empty_n;
wire    PAR_L_RINV_val_1_1_s_full_n;
wire   [31:0] PAR_L_RINV_val_1_1_s_dout;
wire    PAR_L_RINV_val_1_1_s_empty_n;
wire    PAR_L_RINV_val_1_0_s_full_n;
wire   [31:0] PAR_L_RINV_val_1_0_s_dout;
wire    PAR_L_RINV_val_1_0_s_empty_n;
wire    PAR_L_RINV_val_0_2_s_full_n;
wire   [31:0] PAR_L_RINV_val_0_2_s_dout;
wire    PAR_L_RINV_val_0_2_s_empty_n;
wire    PAR_L_RINV_val_0_1_s_full_n;
wire   [31:0] PAR_L_RINV_val_0_1_s_dout;
wire    PAR_L_RINV_val_0_1_s_empty_n;
wire    PAR_L_RINV_val_0_0_s_full_n;
wire   [31:0] PAR_L_RINV_val_0_0_s_dout;
wire    PAR_L_RINV_val_0_0_s_empty_n;
wire    cy2_loc_c_full_n;
wire   [31:0] cy2_loc_c_dout;
wire    cy2_loc_c_empty_n;
wire    fy2_loc_c_full_n;
wire   [31:0] fy2_loc_c_dout;
wire    fy2_loc_c_empty_n;
wire    cx2_loc_c_full_n;
wire   [31:0] cx2_loc_c_dout;
wire    cx2_loc_c_empty_n;
wire    fx2_loc_c_full_n;
wire   [31:0] fx2_loc_c_dout;
wire    fx2_loc_c_empty_n;
wire    cy1_loc_c_full_n;
wire   [31:0] cy1_loc_c_dout;
wire    cy1_loc_c_empty_n;
wire    fy1_loc_c_full_n;
wire   [31:0] fy1_loc_c_dout;
wire    fy1_loc_c_empty_n;
wire    cx1_loc_c_full_n;
wire   [31:0] cx1_loc_c_dout;
wire    cx1_loc_c_empty_n;
wire    fx1_loc_c_full_n;
wire   [31:0] fx1_loc_c_dout;
wire    fx1_loc_c_empty_n;
wire    dMap_data_stream_0_s_full_n;
wire   [7:0] dMap_data_stream_0_s_dout;
wire    dMap_data_stream_0_s_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_Block_arrayctor_loop_U0_ap_ready;
wire    ap_sync_Block_arrayctor_loop_U0_ap_ready;
reg   [1:0] Block_arrayctor_loop_U0_ap_ready_count;
reg    ap_sync_reg_Loop_disparityMap_la_U0_ap_ready;
wire    ap_sync_Loop_disparityMap_la_U0_ap_ready;
reg   [1:0] Loop_disparityMap_la_U0_ap_ready_count;
reg    ap_sync_reg_Loop_2_proc_U0_ap_ready;
wire    ap_sync_Loop_2_proc_U0_ap_ready;
reg   [1:0] Loop_2_proc_U0_ap_ready_count;
wire   [0:0] start_for_Loop_4_proc_U0_din;
wire    start_for_Loop_4_proc_U0_full_n;
wire   [0:0] start_for_Loop_4_proc_U0_dout;
wire    start_for_Loop_4_proc_U0_empty_n;
wire    Loop_disparityMap_la_U0_start_full_n;
wire    Loop_disparityMap_la_U0_start_write;
wire    Loop_2_proc_U0_start_full_n;
wire    Loop_2_proc_U0_start_write;
wire    Loop_Loop_Row_proc_U0_start_full_n;
wire    Loop_Loop_Row_proc_U0_start_write;
wire    Loop_4_proc_U0_start_full_n;
wire    Loop_4_proc_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_tmp_cast_loc_channel = 1'b0;
#0 ap_sync_reg_channel_write_col_packets_loc_chan = 1'b0;
#0 ap_sync_reg_channel_write_rightImage_in_V = 1'b0;
#0 ap_sync_reg_channel_write_leftImage_in_V = 1'b0;
#0 ap_sync_reg_Block_arrayctor_loop_U0_ap_ready = 1'b0;
#0 Block_arrayctor_loop_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_Loop_disparityMap_la_U0_ap_ready = 1'b0;
#0 Loop_disparityMap_la_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_Loop_2_proc_U0_ap_ready = 1'b0;
#0 Loop_2_proc_U0_ap_ready_count = 2'd0;
end

disparityMap_CONTROL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_BUS_DATA_WIDTH ))
disparityMap_CONTROL_BUS_s_axi_U(
    .AWVALID(s_axi_CONTROL_BUS_AWVALID),
    .AWREADY(s_axi_CONTROL_BUS_AWREADY),
    .AWADDR(s_axi_CONTROL_BUS_AWADDR),
    .WVALID(s_axi_CONTROL_BUS_WVALID),
    .WREADY(s_axi_CONTROL_BUS_WREADY),
    .WDATA(s_axi_CONTROL_BUS_WDATA),
    .WSTRB(s_axi_CONTROL_BUS_WSTRB),
    .ARVALID(s_axi_CONTROL_BUS_ARVALID),
    .ARREADY(s_axi_CONTROL_BUS_ARREADY),
    .ARADDR(s_axi_CONTROL_BUS_ARADDR),
    .RVALID(s_axi_CONTROL_BUS_RVALID),
    .RREADY(s_axi_CONTROL_BUS_RREADY),
    .RDATA(s_axi_CONTROL_BUS_RDATA),
    .RRESP(s_axi_CONTROL_BUS_RRESP),
    .BVALID(s_axi_CONTROL_BUS_BVALID),
    .BREADY(s_axi_CONTROL_BUS_BREADY),
    .BRESP(s_axi_CONTROL_BUS_BRESP),
    .ACLK(AXI_LITE_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .rows_V(rows_V),
    .cols_V(cols_V),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .clk(ap_clk),
    .rst(ap_rst_n_AXI_LITE_clk_inv)
);

disparityMap_leftKfY #(
    .DataWidth( 8 ),
    .AddressRange( 97200 ),
    .AddressWidth( 17 ))
leftImage_in_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_disparityMap_la_U0_leftImage_in_V_address0),
    .i_ce0(Loop_disparityMap_la_U0_leftImage_in_V_ce0),
    .i_we0(Loop_disparityMap_la_U0_leftImage_in_V_we0),
    .i_d0(Loop_disparityMap_la_U0_leftImage_in_V_d0),
    .i_q0(leftImage_in_V_i_q0),
    .i_address1(Loop_disparityMap_la_U0_leftImage_in_V_address1),
    .i_ce1(Loop_disparityMap_la_U0_leftImage_in_V_ce1),
    .i_we1(Loop_disparityMap_la_U0_leftImage_in_V_we1),
    .i_d1(Loop_disparityMap_la_U0_leftImage_in_V_d1),
    .i_q1(leftImage_in_V_i_q1),
    .t_address0(Loop_Loop_Row_proc_U0_leftImage_in_V_address0),
    .t_ce0(Loop_Loop_Row_proc_U0_leftImage_in_V_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(leftImage_in_V_t_q0),
    .t_address1(Loop_Loop_Row_proc_U0_leftImage_in_V_address1),
    .t_ce1(Loop_Loop_Row_proc_U0_leftImage_in_V_ce1),
    .t_we1(1'b0),
    .t_d1(8'd0),
    .t_q1(leftImage_in_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(leftImage_in_V_i_full_n),
    .i_write(ap_channel_done_leftImage_in_V),
    .t_empty_n(leftImage_in_V_t_empty_n),
    .t_read(Loop_Loop_Row_proc_U0_ap_ready)
);

disparityMap_leftKfY #(
    .DataWidth( 8 ),
    .AddressRange( 97200 ),
    .AddressWidth( 17 ))
rightImage_in_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .i_address0(Loop_disparityMap_la_U0_rightImage_in_V_address0),
    .i_ce0(Loop_disparityMap_la_U0_rightImage_in_V_ce0),
    .i_we0(Loop_disparityMap_la_U0_rightImage_in_V_we0),
    .i_d0(Loop_disparityMap_la_U0_rightImage_in_V_d0),
    .i_q0(rightImage_in_V_i_q0),
    .i_address1(Loop_disparityMap_la_U0_rightImage_in_V_address1),
    .i_ce1(Loop_disparityMap_la_U0_rightImage_in_V_ce1),
    .i_we1(Loop_disparityMap_la_U0_rightImage_in_V_we1),
    .i_d1(Loop_disparityMap_la_U0_rightImage_in_V_d1),
    .i_q1(rightImage_in_V_i_q1),
    .t_address0(Loop_Loop_Row_proc_U0_rightImage_in_V_address0),
    .t_ce0(Loop_Loop_Row_proc_U0_rightImage_in_V_ce0),
    .t_we0(1'b0),
    .t_d0(8'd0),
    .t_q0(rightImage_in_V_t_q0),
    .t_address1(Loop_Loop_Row_proc_U0_rightImage_in_V_address1),
    .t_ce1(Loop_Loop_Row_proc_U0_rightImage_in_V_ce1),
    .t_we1(1'b0),
    .t_d1(8'd0),
    .t_q1(rightImage_in_V_t_q1),
    .i_ce(1'b1),
    .t_ce(1'b1),
    .i_full_n(rightImage_in_V_i_full_n),
    .i_write(ap_channel_done_rightImage_in_V),
    .t_empty_n(rightImage_in_V_t_empty_n),
    .t_read(Loop_Loop_Row_proc_U0_ap_ready)
);

Block_arrayctor_loop Block_arrayctor_loop_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Block_arrayctor_loop_U0_ap_start),
    .start_full_n(start_for_Loop_4_proc_U0_full_n),
    .ap_done(Block_arrayctor_loop_U0_ap_done),
    .ap_continue(Block_arrayctor_loop_U0_ap_continue),
    .ap_idle(Block_arrayctor_loop_U0_ap_idle),
    .ap_ready(Block_arrayctor_loop_U0_ap_ready),
    .start_out(Block_arrayctor_loop_U0_start_out),
    .start_write(Block_arrayctor_loop_U0_start_write),
    .cols_V(cols_V),
    .rows_V(rows_V),
    .packets_out_out_din(Block_arrayctor_loop_U0_packets_out_out_din),
    .packets_out_out_full_n(packets_loc_c_full_n),
    .packets_out_out_write(Block_arrayctor_loop_U0_packets_out_out_write),
    .ap_return_0(Block_arrayctor_loop_U0_ap_return_0),
    .ap_return_1(Block_arrayctor_loop_U0_ap_return_1)
);

Loop_disparityMap_la Loop_disparityMap_la_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_disparityMap_la_U0_ap_start),
    .ap_done(Loop_disparityMap_la_U0_ap_done),
    .ap_continue(Loop_disparityMap_la_U0_ap_continue),
    .ap_idle(Loop_disparityMap_la_U0_ap_idle),
    .ap_ready(Loop_disparityMap_la_U0_ap_ready),
    .rows_V(rows_V),
    .in_stream_TDATA(in_stream_TDATA),
    .in_stream_TVALID(in_stream_TVALID),
    .in_stream_TREADY(Loop_disparityMap_la_U0_in_stream_TREADY),
    .p_read(col_packets_loc_chan_dout),
    .p_read1(tmp_cast_loc_channel_dout),
    .leftImage_in_V_address0(Loop_disparityMap_la_U0_leftImage_in_V_address0),
    .leftImage_in_V_ce0(Loop_disparityMap_la_U0_leftImage_in_V_ce0),
    .leftImage_in_V_we0(Loop_disparityMap_la_U0_leftImage_in_V_we0),
    .leftImage_in_V_d0(Loop_disparityMap_la_U0_leftImage_in_V_d0),
    .leftImage_in_V_address1(Loop_disparityMap_la_U0_leftImage_in_V_address1),
    .leftImage_in_V_ce1(Loop_disparityMap_la_U0_leftImage_in_V_ce1),
    .leftImage_in_V_we1(Loop_disparityMap_la_U0_leftImage_in_V_we1),
    .leftImage_in_V_d1(Loop_disparityMap_la_U0_leftImage_in_V_d1),
    .rightImage_in_V_address0(Loop_disparityMap_la_U0_rightImage_in_V_address0),
    .rightImage_in_V_ce0(Loop_disparityMap_la_U0_rightImage_in_V_ce0),
    .rightImage_in_V_we0(Loop_disparityMap_la_U0_rightImage_in_V_we0),
    .rightImage_in_V_d0(Loop_disparityMap_la_U0_rightImage_in_V_d0),
    .rightImage_in_V_address1(Loop_disparityMap_la_U0_rightImage_in_V_address1),
    .rightImage_in_V_ce1(Loop_disparityMap_la_U0_rightImage_in_V_ce1),
    .rightImage_in_V_we1(Loop_disparityMap_la_U0_rightImage_in_V_we1),
    .rightImage_in_V_d1(Loop_disparityMap_la_U0_rightImage_in_V_d1)
);

Loop_2_proc Loop_2_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_2_proc_U0_ap_start),
    .ap_done(Loop_2_proc_U0_ap_done),
    .ap_continue(Loop_2_proc_U0_ap_continue),
    .ap_idle(Loop_2_proc_U0_ap_idle),
    .ap_ready(Loop_2_proc_U0_ap_ready),
    .PAR_R_RINV_val_2_2_out_out_din(Loop_2_proc_U0_PAR_R_RINV_val_2_2_out_out_din),
    .PAR_R_RINV_val_2_2_out_out_full_n(PAR_R_RINV_val_2_2_s_full_n),
    .PAR_R_RINV_val_2_2_out_out_write(Loop_2_proc_U0_PAR_R_RINV_val_2_2_out_out_write),
    .PAR_R_RINV_val_2_1_out_out_din(Loop_2_proc_U0_PAR_R_RINV_val_2_1_out_out_din),
    .PAR_R_RINV_val_2_1_out_out_full_n(PAR_R_RINV_val_2_1_s_full_n),
    .PAR_R_RINV_val_2_1_out_out_write(Loop_2_proc_U0_PAR_R_RINV_val_2_1_out_out_write),
    .PAR_R_RINV_val_2_0_out_out_din(Loop_2_proc_U0_PAR_R_RINV_val_2_0_out_out_din),
    .PAR_R_RINV_val_2_0_out_out_full_n(PAR_R_RINV_val_2_0_s_full_n),
    .PAR_R_RINV_val_2_0_out_out_write(Loop_2_proc_U0_PAR_R_RINV_val_2_0_out_out_write),
    .PAR_R_RINV_val_1_2_out_out_din(Loop_2_proc_U0_PAR_R_RINV_val_1_2_out_out_din),
    .PAR_R_RINV_val_1_2_out_out_full_n(PAR_R_RINV_val_1_2_s_full_n),
    .PAR_R_RINV_val_1_2_out_out_write(Loop_2_proc_U0_PAR_R_RINV_val_1_2_out_out_write),
    .PAR_R_RINV_val_1_1_out_out_din(Loop_2_proc_U0_PAR_R_RINV_val_1_1_out_out_din),
    .PAR_R_RINV_val_1_1_out_out_full_n(PAR_R_RINV_val_1_1_s_full_n),
    .PAR_R_RINV_val_1_1_out_out_write(Loop_2_proc_U0_PAR_R_RINV_val_1_1_out_out_write),
    .PAR_R_RINV_val_1_0_out_out_din(Loop_2_proc_U0_PAR_R_RINV_val_1_0_out_out_din),
    .PAR_R_RINV_val_1_0_out_out_full_n(PAR_R_RINV_val_1_0_s_full_n),
    .PAR_R_RINV_val_1_0_out_out_write(Loop_2_proc_U0_PAR_R_RINV_val_1_0_out_out_write),
    .PAR_R_RINV_val_0_2_out_out_din(Loop_2_proc_U0_PAR_R_RINV_val_0_2_out_out_din),
    .PAR_R_RINV_val_0_2_out_out_full_n(PAR_R_RINV_val_0_2_s_full_n),
    .PAR_R_RINV_val_0_2_out_out_write(Loop_2_proc_U0_PAR_R_RINV_val_0_2_out_out_write),
    .PAR_R_RINV_val_0_1_out_out_din(Loop_2_proc_U0_PAR_R_RINV_val_0_1_out_out_din),
    .PAR_R_RINV_val_0_1_out_out_full_n(PAR_R_RINV_val_0_1_s_full_n),
    .PAR_R_RINV_val_0_1_out_out_write(Loop_2_proc_U0_PAR_R_RINV_val_0_1_out_out_write),
    .PAR_R_RINV_val_0_0_out_out_din(Loop_2_proc_U0_PAR_R_RINV_val_0_0_out_out_din),
    .PAR_R_RINV_val_0_0_out_out_full_n(PAR_R_RINV_val_0_0_s_full_n),
    .PAR_R_RINV_val_0_0_out_out_write(Loop_2_proc_U0_PAR_R_RINV_val_0_0_out_out_write),
    .PAR_L_RINV_val_2_2_out_out_din(Loop_2_proc_U0_PAR_L_RINV_val_2_2_out_out_din),
    .PAR_L_RINV_val_2_2_out_out_full_n(PAR_L_RINV_val_2_2_s_full_n),
    .PAR_L_RINV_val_2_2_out_out_write(Loop_2_proc_U0_PAR_L_RINV_val_2_2_out_out_write),
    .PAR_L_RINV_val_2_1_out_out_din(Loop_2_proc_U0_PAR_L_RINV_val_2_1_out_out_din),
    .PAR_L_RINV_val_2_1_out_out_full_n(PAR_L_RINV_val_2_1_s_full_n),
    .PAR_L_RINV_val_2_1_out_out_write(Loop_2_proc_U0_PAR_L_RINV_val_2_1_out_out_write),
    .PAR_L_RINV_val_2_0_out_out_din(Loop_2_proc_U0_PAR_L_RINV_val_2_0_out_out_din),
    .PAR_L_RINV_val_2_0_out_out_full_n(PAR_L_RINV_val_2_0_s_full_n),
    .PAR_L_RINV_val_2_0_out_out_write(Loop_2_proc_U0_PAR_L_RINV_val_2_0_out_out_write),
    .PAR_L_RINV_val_1_2_out_out_din(Loop_2_proc_U0_PAR_L_RINV_val_1_2_out_out_din),
    .PAR_L_RINV_val_1_2_out_out_full_n(PAR_L_RINV_val_1_2_s_full_n),
    .PAR_L_RINV_val_1_2_out_out_write(Loop_2_proc_U0_PAR_L_RINV_val_1_2_out_out_write),
    .PAR_L_RINV_val_1_1_out_out_din(Loop_2_proc_U0_PAR_L_RINV_val_1_1_out_out_din),
    .PAR_L_RINV_val_1_1_out_out_full_n(PAR_L_RINV_val_1_1_s_full_n),
    .PAR_L_RINV_val_1_1_out_out_write(Loop_2_proc_U0_PAR_L_RINV_val_1_1_out_out_write),
    .PAR_L_RINV_val_1_0_out_out_din(Loop_2_proc_U0_PAR_L_RINV_val_1_0_out_out_din),
    .PAR_L_RINV_val_1_0_out_out_full_n(PAR_L_RINV_val_1_0_s_full_n),
    .PAR_L_RINV_val_1_0_out_out_write(Loop_2_proc_U0_PAR_L_RINV_val_1_0_out_out_write),
    .PAR_L_RINV_val_0_2_out_out_din(Loop_2_proc_U0_PAR_L_RINV_val_0_2_out_out_din),
    .PAR_L_RINV_val_0_2_out_out_full_n(PAR_L_RINV_val_0_2_s_full_n),
    .PAR_L_RINV_val_0_2_out_out_write(Loop_2_proc_U0_PAR_L_RINV_val_0_2_out_out_write),
    .PAR_L_RINV_val_0_1_out_out_din(Loop_2_proc_U0_PAR_L_RINV_val_0_1_out_out_din),
    .PAR_L_RINV_val_0_1_out_out_full_n(PAR_L_RINV_val_0_1_s_full_n),
    .PAR_L_RINV_val_0_1_out_out_write(Loop_2_proc_U0_PAR_L_RINV_val_0_1_out_out_write),
    .PAR_L_RINV_val_0_0_out_out_din(Loop_2_proc_U0_PAR_L_RINV_val_0_0_out_out_din),
    .PAR_L_RINV_val_0_0_out_out_full_n(PAR_L_RINV_val_0_0_s_full_n),
    .PAR_L_RINV_val_0_0_out_out_write(Loop_2_proc_U0_PAR_L_RINV_val_0_0_out_out_write),
    .cy2_out_out_din(Loop_2_proc_U0_cy2_out_out_din),
    .cy2_out_out_full_n(cy2_loc_c_full_n),
    .cy2_out_out_write(Loop_2_proc_U0_cy2_out_out_write),
    .fy2_out_out_din(Loop_2_proc_U0_fy2_out_out_din),
    .fy2_out_out_full_n(fy2_loc_c_full_n),
    .fy2_out_out_write(Loop_2_proc_U0_fy2_out_out_write),
    .cx2_out_out_din(Loop_2_proc_U0_cx2_out_out_din),
    .cx2_out_out_full_n(cx2_loc_c_full_n),
    .cx2_out_out_write(Loop_2_proc_U0_cx2_out_out_write),
    .fx2_out_out_din(Loop_2_proc_U0_fx2_out_out_din),
    .fx2_out_out_full_n(fx2_loc_c_full_n),
    .fx2_out_out_write(Loop_2_proc_U0_fx2_out_out_write),
    .cy1_out_out_din(Loop_2_proc_U0_cy1_out_out_din),
    .cy1_out_out_full_n(cy1_loc_c_full_n),
    .cy1_out_out_write(Loop_2_proc_U0_cy1_out_out_write),
    .fy1_out_out_din(Loop_2_proc_U0_fy1_out_out_din),
    .fy1_out_out_full_n(fy1_loc_c_full_n),
    .fy1_out_out_write(Loop_2_proc_U0_fy1_out_out_write),
    .cx1_out_out_din(Loop_2_proc_U0_cx1_out_out_din),
    .cx1_out_out_full_n(cx1_loc_c_full_n),
    .cx1_out_out_write(Loop_2_proc_U0_cx1_out_out_write),
    .fx1_out_out_din(Loop_2_proc_U0_fx1_out_out_din),
    .fx1_out_out_full_n(fx1_loc_c_full_n),
    .fx1_out_out_write(Loop_2_proc_U0_fx1_out_out_write)
);

Loop_Loop_Row_proc Loop_Loop_Row_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_Loop_Row_proc_U0_ap_start),
    .ap_done(Loop_Loop_Row_proc_U0_ap_done),
    .ap_continue(Loop_Loop_Row_proc_U0_ap_continue),
    .ap_idle(Loop_Loop_Row_proc_U0_ap_idle),
    .ap_ready(Loop_Loop_Row_proc_U0_ap_ready),
    .fx1_loc_dout(fx1_loc_c_dout),
    .fx1_loc_empty_n(fx1_loc_c_empty_n),
    .fx1_loc_read(Loop_Loop_Row_proc_U0_fx1_loc_read),
    .fx2_loc_dout(fx2_loc_c_dout),
    .fx2_loc_empty_n(fx2_loc_c_empty_n),
    .fx2_loc_read(Loop_Loop_Row_proc_U0_fx2_loc_read),
    .fy1_loc_dout(fy1_loc_c_dout),
    .fy1_loc_empty_n(fy1_loc_c_empty_n),
    .fy1_loc_read(Loop_Loop_Row_proc_U0_fy1_loc_read),
    .fy2_loc_dout(fy2_loc_c_dout),
    .fy2_loc_empty_n(fy2_loc_c_empty_n),
    .fy2_loc_read(Loop_Loop_Row_proc_U0_fy2_loc_read),
    .cx1_loc_dout(cx1_loc_c_dout),
    .cx1_loc_empty_n(cx1_loc_c_empty_n),
    .cx1_loc_read(Loop_Loop_Row_proc_U0_cx1_loc_read),
    .cx2_loc_dout(cx2_loc_c_dout),
    .cx2_loc_empty_n(cx2_loc_c_empty_n),
    .cx2_loc_read(Loop_Loop_Row_proc_U0_cx2_loc_read),
    .cy1_loc_dout(cy1_loc_c_dout),
    .cy1_loc_empty_n(cy1_loc_c_empty_n),
    .cy1_loc_read(Loop_Loop_Row_proc_U0_cy1_loc_read),
    .cy2_loc_dout(cy2_loc_c_dout),
    .cy2_loc_empty_n(cy2_loc_c_empty_n),
    .cy2_loc_read(Loop_Loop_Row_proc_U0_cy2_loc_read),
    .rows_V(rows_V),
    .cols_V(cols_V),
    .dMap_data_stream_0_V_din(Loop_Loop_Row_proc_U0_dMap_data_stream_0_V_din),
    .dMap_data_stream_0_V_full_n(dMap_data_stream_0_s_full_n),
    .dMap_data_stream_0_V_write(Loop_Loop_Row_proc_U0_dMap_data_stream_0_V_write),
    .PAR_L_RINV_val_0_0_loc_dout(PAR_L_RINV_val_0_0_s_dout),
    .PAR_L_RINV_val_0_0_loc_empty_n(PAR_L_RINV_val_0_0_s_empty_n),
    .PAR_L_RINV_val_0_0_loc_read(Loop_Loop_Row_proc_U0_PAR_L_RINV_val_0_0_loc_read),
    .PAR_L_RINV_val_0_1_loc_dout(PAR_L_RINV_val_0_1_s_dout),
    .PAR_L_RINV_val_0_1_loc_empty_n(PAR_L_RINV_val_0_1_s_empty_n),
    .PAR_L_RINV_val_0_1_loc_read(Loop_Loop_Row_proc_U0_PAR_L_RINV_val_0_1_loc_read),
    .PAR_L_RINV_val_0_2_loc_dout(PAR_L_RINV_val_0_2_s_dout),
    .PAR_L_RINV_val_0_2_loc_empty_n(PAR_L_RINV_val_0_2_s_empty_n),
    .PAR_L_RINV_val_0_2_loc_read(Loop_Loop_Row_proc_U0_PAR_L_RINV_val_0_2_loc_read),
    .PAR_L_RINV_val_1_0_loc_dout(PAR_L_RINV_val_1_0_s_dout),
    .PAR_L_RINV_val_1_0_loc_empty_n(PAR_L_RINV_val_1_0_s_empty_n),
    .PAR_L_RINV_val_1_0_loc_read(Loop_Loop_Row_proc_U0_PAR_L_RINV_val_1_0_loc_read),
    .PAR_L_RINV_val_1_1_loc_dout(PAR_L_RINV_val_1_1_s_dout),
    .PAR_L_RINV_val_1_1_loc_empty_n(PAR_L_RINV_val_1_1_s_empty_n),
    .PAR_L_RINV_val_1_1_loc_read(Loop_Loop_Row_proc_U0_PAR_L_RINV_val_1_1_loc_read),
    .PAR_L_RINV_val_1_2_loc_dout(PAR_L_RINV_val_1_2_s_dout),
    .PAR_L_RINV_val_1_2_loc_empty_n(PAR_L_RINV_val_1_2_s_empty_n),
    .PAR_L_RINV_val_1_2_loc_read(Loop_Loop_Row_proc_U0_PAR_L_RINV_val_1_2_loc_read),
    .PAR_L_RINV_val_2_0_loc_dout(PAR_L_RINV_val_2_0_s_dout),
    .PAR_L_RINV_val_2_0_loc_empty_n(PAR_L_RINV_val_2_0_s_empty_n),
    .PAR_L_RINV_val_2_0_loc_read(Loop_Loop_Row_proc_U0_PAR_L_RINV_val_2_0_loc_read),
    .PAR_L_RINV_val_2_1_loc_dout(PAR_L_RINV_val_2_1_s_dout),
    .PAR_L_RINV_val_2_1_loc_empty_n(PAR_L_RINV_val_2_1_s_empty_n),
    .PAR_L_RINV_val_2_1_loc_read(Loop_Loop_Row_proc_U0_PAR_L_RINV_val_2_1_loc_read),
    .PAR_L_RINV_val_2_2_loc_dout(PAR_L_RINV_val_2_2_s_dout),
    .PAR_L_RINV_val_2_2_loc_empty_n(PAR_L_RINV_val_2_2_s_empty_n),
    .PAR_L_RINV_val_2_2_loc_read(Loop_Loop_Row_proc_U0_PAR_L_RINV_val_2_2_loc_read),
    .PAR_R_RINV_val_0_0_loc_dout(PAR_R_RINV_val_0_0_s_dout),
    .PAR_R_RINV_val_0_0_loc_empty_n(PAR_R_RINV_val_0_0_s_empty_n),
    .PAR_R_RINV_val_0_0_loc_read(Loop_Loop_Row_proc_U0_PAR_R_RINV_val_0_0_loc_read),
    .PAR_R_RINV_val_0_1_loc_dout(PAR_R_RINV_val_0_1_s_dout),
    .PAR_R_RINV_val_0_1_loc_empty_n(PAR_R_RINV_val_0_1_s_empty_n),
    .PAR_R_RINV_val_0_1_loc_read(Loop_Loop_Row_proc_U0_PAR_R_RINV_val_0_1_loc_read),
    .PAR_R_RINV_val_0_2_loc_dout(PAR_R_RINV_val_0_2_s_dout),
    .PAR_R_RINV_val_0_2_loc_empty_n(PAR_R_RINV_val_0_2_s_empty_n),
    .PAR_R_RINV_val_0_2_loc_read(Loop_Loop_Row_proc_U0_PAR_R_RINV_val_0_2_loc_read),
    .PAR_R_RINV_val_1_0_loc_dout(PAR_R_RINV_val_1_0_s_dout),
    .PAR_R_RINV_val_1_0_loc_empty_n(PAR_R_RINV_val_1_0_s_empty_n),
    .PAR_R_RINV_val_1_0_loc_read(Loop_Loop_Row_proc_U0_PAR_R_RINV_val_1_0_loc_read),
    .PAR_R_RINV_val_1_1_loc_dout(PAR_R_RINV_val_1_1_s_dout),
    .PAR_R_RINV_val_1_1_loc_empty_n(PAR_R_RINV_val_1_1_s_empty_n),
    .PAR_R_RINV_val_1_1_loc_read(Loop_Loop_Row_proc_U0_PAR_R_RINV_val_1_1_loc_read),
    .PAR_R_RINV_val_1_2_loc_dout(PAR_R_RINV_val_1_2_s_dout),
    .PAR_R_RINV_val_1_2_loc_empty_n(PAR_R_RINV_val_1_2_s_empty_n),
    .PAR_R_RINV_val_1_2_loc_read(Loop_Loop_Row_proc_U0_PAR_R_RINV_val_1_2_loc_read),
    .PAR_R_RINV_val_2_0_loc_dout(PAR_R_RINV_val_2_0_s_dout),
    .PAR_R_RINV_val_2_0_loc_empty_n(PAR_R_RINV_val_2_0_s_empty_n),
    .PAR_R_RINV_val_2_0_loc_read(Loop_Loop_Row_proc_U0_PAR_R_RINV_val_2_0_loc_read),
    .PAR_R_RINV_val_2_1_loc_dout(PAR_R_RINV_val_2_1_s_dout),
    .PAR_R_RINV_val_2_1_loc_empty_n(PAR_R_RINV_val_2_1_s_empty_n),
    .PAR_R_RINV_val_2_1_loc_read(Loop_Loop_Row_proc_U0_PAR_R_RINV_val_2_1_loc_read),
    .PAR_R_RINV_val_2_2_loc_dout(PAR_R_RINV_val_2_2_s_dout),
    .PAR_R_RINV_val_2_2_loc_empty_n(PAR_R_RINV_val_2_2_s_empty_n),
    .PAR_R_RINV_val_2_2_loc_read(Loop_Loop_Row_proc_U0_PAR_R_RINV_val_2_2_loc_read),
    .leftImage_in_V_address0(Loop_Loop_Row_proc_U0_leftImage_in_V_address0),
    .leftImage_in_V_ce0(Loop_Loop_Row_proc_U0_leftImage_in_V_ce0),
    .leftImage_in_V_q0(leftImage_in_V_t_q0),
    .leftImage_in_V_address1(Loop_Loop_Row_proc_U0_leftImage_in_V_address1),
    .leftImage_in_V_ce1(Loop_Loop_Row_proc_U0_leftImage_in_V_ce1),
    .leftImage_in_V_q1(leftImage_in_V_t_q1),
    .rightImage_in_V_address0(Loop_Loop_Row_proc_U0_rightImage_in_V_address0),
    .rightImage_in_V_ce0(Loop_Loop_Row_proc_U0_rightImage_in_V_ce0),
    .rightImage_in_V_q0(rightImage_in_V_t_q0),
    .rightImage_in_V_address1(Loop_Loop_Row_proc_U0_rightImage_in_V_address1),
    .rightImage_in_V_ce1(Loop_Loop_Row_proc_U0_rightImage_in_V_ce1),
    .rightImage_in_V_q1(rightImage_in_V_t_q1)
);

Loop_4_proc Loop_4_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_4_proc_U0_ap_start),
    .ap_done(Loop_4_proc_U0_ap_done),
    .ap_continue(Loop_4_proc_U0_ap_continue),
    .ap_idle(Loop_4_proc_U0_ap_idle),
    .ap_ready(Loop_4_proc_U0_ap_ready),
    .packets_loc_dout(packets_loc_c_dout),
    .packets_loc_empty_n(packets_loc_c_empty_n),
    .packets_loc_read(Loop_4_proc_U0_packets_loc_read),
    .cols_V(cols_V),
    .rows_V(rows_V),
    .dMapout_TDATA(Loop_4_proc_U0_dMapout_TDATA),
    .dMapout_TVALID(Loop_4_proc_U0_dMapout_TVALID),
    .dMapout_TREADY(dMapout_TREADY),
    .dMap_data_stream_0_V_dout(dMap_data_stream_0_s_dout),
    .dMap_data_stream_0_V_empty_n(dMap_data_stream_0_s_empty_n),
    .dMap_data_stream_0_V_read(Loop_4_proc_U0_dMap_data_stream_0_V_read),
    .dMapout_TUSER(Loop_4_proc_U0_dMapout_TUSER),
    .dMapout_TLAST(Loop_4_proc_U0_dMapout_TLAST)
);

fifo_w32_d4_A packets_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_arrayctor_loop_U0_packets_out_out_din),
    .if_full_n(packets_loc_c_full_n),
    .if_write(Block_arrayctor_loop_U0_packets_out_out_write),
    .if_dout(packets_loc_c_dout),
    .if_empty_n(packets_loc_c_empty_n),
    .if_read(Loop_4_proc_U0_packets_loc_read)
);

fifo_w32_d2_A col_packets_loc_chan_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_arrayctor_loop_U0_ap_return_0),
    .if_full_n(col_packets_loc_chan_full_n),
    .if_write(ap_channel_done_col_packets_loc_chan),
    .if_dout(col_packets_loc_chan_dout),
    .if_empty_n(col_packets_loc_chan_empty_n),
    .if_read(Loop_disparityMap_la_U0_ap_ready)
);

fifo_w63_d2_A tmp_cast_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_arrayctor_loop_U0_ap_return_1),
    .if_full_n(tmp_cast_loc_channel_full_n),
    .if_write(ap_channel_done_tmp_cast_loc_channel),
    .if_dout(tmp_cast_loc_channel_dout),
    .if_empty_n(tmp_cast_loc_channel_empty_n),
    .if_read(Loop_disparityMap_la_U0_ap_ready)
);

fifo_w32_d3_A PAR_R_RINV_val_2_2_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_2_proc_U0_PAR_R_RINV_val_2_2_out_out_din),
    .if_full_n(PAR_R_RINV_val_2_2_s_full_n),
    .if_write(Loop_2_proc_U0_PAR_R_RINV_val_2_2_out_out_write),
    .if_dout(PAR_R_RINV_val_2_2_s_dout),
    .if_empty_n(PAR_R_RINV_val_2_2_s_empty_n),
    .if_read(Loop_Loop_Row_proc_U0_PAR_R_RINV_val_2_2_loc_read)
);

fifo_w32_d3_A PAR_R_RINV_val_2_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_2_proc_U0_PAR_R_RINV_val_2_1_out_out_din),
    .if_full_n(PAR_R_RINV_val_2_1_s_full_n),
    .if_write(Loop_2_proc_U0_PAR_R_RINV_val_2_1_out_out_write),
    .if_dout(PAR_R_RINV_val_2_1_s_dout),
    .if_empty_n(PAR_R_RINV_val_2_1_s_empty_n),
    .if_read(Loop_Loop_Row_proc_U0_PAR_R_RINV_val_2_1_loc_read)
);

fifo_w32_d3_A PAR_R_RINV_val_2_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_2_proc_U0_PAR_R_RINV_val_2_0_out_out_din),
    .if_full_n(PAR_R_RINV_val_2_0_s_full_n),
    .if_write(Loop_2_proc_U0_PAR_R_RINV_val_2_0_out_out_write),
    .if_dout(PAR_R_RINV_val_2_0_s_dout),
    .if_empty_n(PAR_R_RINV_val_2_0_s_empty_n),
    .if_read(Loop_Loop_Row_proc_U0_PAR_R_RINV_val_2_0_loc_read)
);

fifo_w32_d3_A PAR_R_RINV_val_1_2_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_2_proc_U0_PAR_R_RINV_val_1_2_out_out_din),
    .if_full_n(PAR_R_RINV_val_1_2_s_full_n),
    .if_write(Loop_2_proc_U0_PAR_R_RINV_val_1_2_out_out_write),
    .if_dout(PAR_R_RINV_val_1_2_s_dout),
    .if_empty_n(PAR_R_RINV_val_1_2_s_empty_n),
    .if_read(Loop_Loop_Row_proc_U0_PAR_R_RINV_val_1_2_loc_read)
);

fifo_w32_d3_A PAR_R_RINV_val_1_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_2_proc_U0_PAR_R_RINV_val_1_1_out_out_din),
    .if_full_n(PAR_R_RINV_val_1_1_s_full_n),
    .if_write(Loop_2_proc_U0_PAR_R_RINV_val_1_1_out_out_write),
    .if_dout(PAR_R_RINV_val_1_1_s_dout),
    .if_empty_n(PAR_R_RINV_val_1_1_s_empty_n),
    .if_read(Loop_Loop_Row_proc_U0_PAR_R_RINV_val_1_1_loc_read)
);

fifo_w32_d3_A PAR_R_RINV_val_1_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_2_proc_U0_PAR_R_RINV_val_1_0_out_out_din),
    .if_full_n(PAR_R_RINV_val_1_0_s_full_n),
    .if_write(Loop_2_proc_U0_PAR_R_RINV_val_1_0_out_out_write),
    .if_dout(PAR_R_RINV_val_1_0_s_dout),
    .if_empty_n(PAR_R_RINV_val_1_0_s_empty_n),
    .if_read(Loop_Loop_Row_proc_U0_PAR_R_RINV_val_1_0_loc_read)
);

fifo_w32_d3_A PAR_R_RINV_val_0_2_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_2_proc_U0_PAR_R_RINV_val_0_2_out_out_din),
    .if_full_n(PAR_R_RINV_val_0_2_s_full_n),
    .if_write(Loop_2_proc_U0_PAR_R_RINV_val_0_2_out_out_write),
    .if_dout(PAR_R_RINV_val_0_2_s_dout),
    .if_empty_n(PAR_R_RINV_val_0_2_s_empty_n),
    .if_read(Loop_Loop_Row_proc_U0_PAR_R_RINV_val_0_2_loc_read)
);

fifo_w32_d3_A PAR_R_RINV_val_0_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_2_proc_U0_PAR_R_RINV_val_0_1_out_out_din),
    .if_full_n(PAR_R_RINV_val_0_1_s_full_n),
    .if_write(Loop_2_proc_U0_PAR_R_RINV_val_0_1_out_out_write),
    .if_dout(PAR_R_RINV_val_0_1_s_dout),
    .if_empty_n(PAR_R_RINV_val_0_1_s_empty_n),
    .if_read(Loop_Loop_Row_proc_U0_PAR_R_RINV_val_0_1_loc_read)
);

fifo_w32_d3_A PAR_R_RINV_val_0_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_2_proc_U0_PAR_R_RINV_val_0_0_out_out_din),
    .if_full_n(PAR_R_RINV_val_0_0_s_full_n),
    .if_write(Loop_2_proc_U0_PAR_R_RINV_val_0_0_out_out_write),
    .if_dout(PAR_R_RINV_val_0_0_s_dout),
    .if_empty_n(PAR_R_RINV_val_0_0_s_empty_n),
    .if_read(Loop_Loop_Row_proc_U0_PAR_R_RINV_val_0_0_loc_read)
);

fifo_w32_d3_A PAR_L_RINV_val_2_2_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_2_proc_U0_PAR_L_RINV_val_2_2_out_out_din),
    .if_full_n(PAR_L_RINV_val_2_2_s_full_n),
    .if_write(Loop_2_proc_U0_PAR_L_RINV_val_2_2_out_out_write),
    .if_dout(PAR_L_RINV_val_2_2_s_dout),
    .if_empty_n(PAR_L_RINV_val_2_2_s_empty_n),
    .if_read(Loop_Loop_Row_proc_U0_PAR_L_RINV_val_2_2_loc_read)
);

fifo_w32_d3_A PAR_L_RINV_val_2_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_2_proc_U0_PAR_L_RINV_val_2_1_out_out_din),
    .if_full_n(PAR_L_RINV_val_2_1_s_full_n),
    .if_write(Loop_2_proc_U0_PAR_L_RINV_val_2_1_out_out_write),
    .if_dout(PAR_L_RINV_val_2_1_s_dout),
    .if_empty_n(PAR_L_RINV_val_2_1_s_empty_n),
    .if_read(Loop_Loop_Row_proc_U0_PAR_L_RINV_val_2_1_loc_read)
);

fifo_w32_d3_A PAR_L_RINV_val_2_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_2_proc_U0_PAR_L_RINV_val_2_0_out_out_din),
    .if_full_n(PAR_L_RINV_val_2_0_s_full_n),
    .if_write(Loop_2_proc_U0_PAR_L_RINV_val_2_0_out_out_write),
    .if_dout(PAR_L_RINV_val_2_0_s_dout),
    .if_empty_n(PAR_L_RINV_val_2_0_s_empty_n),
    .if_read(Loop_Loop_Row_proc_U0_PAR_L_RINV_val_2_0_loc_read)
);

fifo_w32_d3_A PAR_L_RINV_val_1_2_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_2_proc_U0_PAR_L_RINV_val_1_2_out_out_din),
    .if_full_n(PAR_L_RINV_val_1_2_s_full_n),
    .if_write(Loop_2_proc_U0_PAR_L_RINV_val_1_2_out_out_write),
    .if_dout(PAR_L_RINV_val_1_2_s_dout),
    .if_empty_n(PAR_L_RINV_val_1_2_s_empty_n),
    .if_read(Loop_Loop_Row_proc_U0_PAR_L_RINV_val_1_2_loc_read)
);

fifo_w32_d3_A PAR_L_RINV_val_1_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_2_proc_U0_PAR_L_RINV_val_1_1_out_out_din),
    .if_full_n(PAR_L_RINV_val_1_1_s_full_n),
    .if_write(Loop_2_proc_U0_PAR_L_RINV_val_1_1_out_out_write),
    .if_dout(PAR_L_RINV_val_1_1_s_dout),
    .if_empty_n(PAR_L_RINV_val_1_1_s_empty_n),
    .if_read(Loop_Loop_Row_proc_U0_PAR_L_RINV_val_1_1_loc_read)
);

fifo_w32_d3_A PAR_L_RINV_val_1_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_2_proc_U0_PAR_L_RINV_val_1_0_out_out_din),
    .if_full_n(PAR_L_RINV_val_1_0_s_full_n),
    .if_write(Loop_2_proc_U0_PAR_L_RINV_val_1_0_out_out_write),
    .if_dout(PAR_L_RINV_val_1_0_s_dout),
    .if_empty_n(PAR_L_RINV_val_1_0_s_empty_n),
    .if_read(Loop_Loop_Row_proc_U0_PAR_L_RINV_val_1_0_loc_read)
);

fifo_w32_d3_A PAR_L_RINV_val_0_2_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_2_proc_U0_PAR_L_RINV_val_0_2_out_out_din),
    .if_full_n(PAR_L_RINV_val_0_2_s_full_n),
    .if_write(Loop_2_proc_U0_PAR_L_RINV_val_0_2_out_out_write),
    .if_dout(PAR_L_RINV_val_0_2_s_dout),
    .if_empty_n(PAR_L_RINV_val_0_2_s_empty_n),
    .if_read(Loop_Loop_Row_proc_U0_PAR_L_RINV_val_0_2_loc_read)
);

fifo_w32_d3_A PAR_L_RINV_val_0_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_2_proc_U0_PAR_L_RINV_val_0_1_out_out_din),
    .if_full_n(PAR_L_RINV_val_0_1_s_full_n),
    .if_write(Loop_2_proc_U0_PAR_L_RINV_val_0_1_out_out_write),
    .if_dout(PAR_L_RINV_val_0_1_s_dout),
    .if_empty_n(PAR_L_RINV_val_0_1_s_empty_n),
    .if_read(Loop_Loop_Row_proc_U0_PAR_L_RINV_val_0_1_loc_read)
);

fifo_w32_d3_A PAR_L_RINV_val_0_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_2_proc_U0_PAR_L_RINV_val_0_0_out_out_din),
    .if_full_n(PAR_L_RINV_val_0_0_s_full_n),
    .if_write(Loop_2_proc_U0_PAR_L_RINV_val_0_0_out_out_write),
    .if_dout(PAR_L_RINV_val_0_0_s_dout),
    .if_empty_n(PAR_L_RINV_val_0_0_s_empty_n),
    .if_read(Loop_Loop_Row_proc_U0_PAR_L_RINV_val_0_0_loc_read)
);

fifo_w32_d3_A cy2_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_2_proc_U0_cy2_out_out_din),
    .if_full_n(cy2_loc_c_full_n),
    .if_write(Loop_2_proc_U0_cy2_out_out_write),
    .if_dout(cy2_loc_c_dout),
    .if_empty_n(cy2_loc_c_empty_n),
    .if_read(Loop_Loop_Row_proc_U0_cy2_loc_read)
);

fifo_w32_d3_A fy2_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_2_proc_U0_fy2_out_out_din),
    .if_full_n(fy2_loc_c_full_n),
    .if_write(Loop_2_proc_U0_fy2_out_out_write),
    .if_dout(fy2_loc_c_dout),
    .if_empty_n(fy2_loc_c_empty_n),
    .if_read(Loop_Loop_Row_proc_U0_fy2_loc_read)
);

fifo_w32_d3_A cx2_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_2_proc_U0_cx2_out_out_din),
    .if_full_n(cx2_loc_c_full_n),
    .if_write(Loop_2_proc_U0_cx2_out_out_write),
    .if_dout(cx2_loc_c_dout),
    .if_empty_n(cx2_loc_c_empty_n),
    .if_read(Loop_Loop_Row_proc_U0_cx2_loc_read)
);

fifo_w32_d3_A fx2_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_2_proc_U0_fx2_out_out_din),
    .if_full_n(fx2_loc_c_full_n),
    .if_write(Loop_2_proc_U0_fx2_out_out_write),
    .if_dout(fx2_loc_c_dout),
    .if_empty_n(fx2_loc_c_empty_n),
    .if_read(Loop_Loop_Row_proc_U0_fx2_loc_read)
);

fifo_w32_d3_A cy1_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_2_proc_U0_cy1_out_out_din),
    .if_full_n(cy1_loc_c_full_n),
    .if_write(Loop_2_proc_U0_cy1_out_out_write),
    .if_dout(cy1_loc_c_dout),
    .if_empty_n(cy1_loc_c_empty_n),
    .if_read(Loop_Loop_Row_proc_U0_cy1_loc_read)
);

fifo_w32_d3_A fy1_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_2_proc_U0_fy1_out_out_din),
    .if_full_n(fy1_loc_c_full_n),
    .if_write(Loop_2_proc_U0_fy1_out_out_write),
    .if_dout(fy1_loc_c_dout),
    .if_empty_n(fy1_loc_c_empty_n),
    .if_read(Loop_Loop_Row_proc_U0_fy1_loc_read)
);

fifo_w32_d3_A cx1_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_2_proc_U0_cx1_out_out_din),
    .if_full_n(cx1_loc_c_full_n),
    .if_write(Loop_2_proc_U0_cx1_out_out_write),
    .if_dout(cx1_loc_c_dout),
    .if_empty_n(cx1_loc_c_empty_n),
    .if_read(Loop_Loop_Row_proc_U0_cx1_loc_read)
);

fifo_w32_d3_A fx1_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_2_proc_U0_fx1_out_out_din),
    .if_full_n(fx1_loc_c_full_n),
    .if_write(Loop_2_proc_U0_fx1_out_out_write),
    .if_dout(fx1_loc_c_dout),
    .if_empty_n(fx1_loc_c_empty_n),
    .if_read(Loop_Loop_Row_proc_U0_fx1_loc_read)
);

fifo_w8_d2_A dMap_data_stream_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_Loop_Row_proc_U0_dMap_data_stream_0_V_din),
    .if_full_n(dMap_data_stream_0_s_full_n),
    .if_write(Loop_Loop_Row_proc_U0_dMap_data_stream_0_V_write),
    .if_dout(dMap_data_stream_0_s_dout),
    .if_empty_n(dMap_data_stream_0_s_empty_n),
    .if_read(Loop_4_proc_U0_dMap_data_stream_0_V_read)
);

start_for_Loop_4_Mgi start_for_Loop_4_Mgi_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Loop_4_proc_U0_din),
    .if_full_n(start_for_Loop_4_proc_U0_full_n),
    .if_write(Block_arrayctor_loop_U0_start_write),
    .if_dout(start_for_Loop_4_proc_U0_dout),
    .if_empty_n(start_for_Loop_4_proc_U0_empty_n),
    .if_read(Loop_4_proc_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Block_arrayctor_loop_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_arrayctor_loop_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_arrayctor_loop_U0_ap_ready <= ap_sync_Block_arrayctor_loop_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Loop_2_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Loop_2_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Loop_2_proc_U0_ap_ready <= ap_sync_Loop_2_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_Loop_disparityMap_la_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Loop_disparityMap_la_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Loop_disparityMap_la_U0_ap_ready <= ap_sync_Loop_disparityMap_la_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_col_packets_loc_chan <= 1'b0;
    end else begin
        if (((Block_arrayctor_loop_U0_ap_done & Block_arrayctor_loop_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_col_packets_loc_chan <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_col_packets_loc_chan <= ap_sync_channel_write_col_packets_loc_chan;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_leftImage_in_V <= 1'b0;
    end else begin
        if (((Loop_disparityMap_la_U0_ap_done & Loop_disparityMap_la_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_leftImage_in_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_leftImage_in_V <= ap_sync_channel_write_leftImage_in_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_rightImage_in_V <= 1'b0;
    end else begin
        if (((Loop_disparityMap_la_U0_ap_done & Loop_disparityMap_la_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_rightImage_in_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_rightImage_in_V <= ap_sync_channel_write_rightImage_in_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_tmp_cast_loc_channel <= 1'b0;
    end else begin
        if (((Block_arrayctor_loop_U0_ap_done & Block_arrayctor_loop_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_tmp_cast_loc_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_tmp_cast_loc_channel <= ap_sync_channel_write_tmp_cast_loc_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sync_ready == 1'b1) & (1'b0 == Block_arrayctor_loop_U0_ap_ready))) begin
        Block_arrayctor_loop_U0_ap_ready_count <= (Block_arrayctor_loop_U0_ap_ready_count - 2'd1);
    end else if (((1'b1 == Block_arrayctor_loop_U0_ap_ready) & (ap_sync_ready == 1'b0))) begin
        Block_arrayctor_loop_U0_ap_ready_count <= (Block_arrayctor_loop_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sync_ready == 1'b1) & (1'b0 == Loop_2_proc_U0_ap_ready))) begin
        Loop_2_proc_U0_ap_ready_count <= (Loop_2_proc_U0_ap_ready_count - 2'd1);
    end else if (((1'b1 == Loop_2_proc_U0_ap_ready) & (ap_sync_ready == 1'b0))) begin
        Loop_2_proc_U0_ap_ready_count <= (Loop_2_proc_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sync_ready == 1'b1) & (1'b0 == Loop_disparityMap_la_U0_ap_ready))) begin
        Loop_disparityMap_la_U0_ap_ready_count <= (Loop_disparityMap_la_U0_ap_ready_count - 2'd1);
    end else if (((1'b1 == Loop_disparityMap_la_U0_ap_ready) & (ap_sync_ready == 1'b0))) begin
        Loop_disparityMap_la_U0_ap_ready_count <= (Loop_disparityMap_la_U0_ap_ready_count + 2'd1);
    end
end

assign Block_arrayctor_loop_U0_ap_continue = (ap_sync_channel_write_tmp_cast_loc_channel & ap_sync_channel_write_col_packets_loc_chan);

assign Block_arrayctor_loop_U0_ap_start = ((ap_sync_reg_Block_arrayctor_loop_U0_ap_ready ^ 1'b1) & ap_start);

assign Loop_2_proc_U0_ap_continue = 1'b1;

assign Loop_2_proc_U0_ap_start = ((ap_sync_reg_Loop_2_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign Loop_2_proc_U0_start_full_n = 1'b1;

assign Loop_2_proc_U0_start_write = 1'b0;

assign Loop_4_proc_U0_ap_continue = 1'b1;

assign Loop_4_proc_U0_ap_start = start_for_Loop_4_proc_U0_empty_n;

assign Loop_4_proc_U0_start_full_n = 1'b1;

assign Loop_4_proc_U0_start_write = 1'b0;

assign Loop_Loop_Row_proc_U0_ap_continue = 1'b1;

assign Loop_Loop_Row_proc_U0_ap_start = (rightImage_in_V_t_empty_n & leftImage_in_V_t_empty_n);

assign Loop_Loop_Row_proc_U0_start_full_n = 1'b1;

assign Loop_Loop_Row_proc_U0_start_write = 1'b0;

assign Loop_disparityMap_la_U0_ap_continue = (ap_sync_channel_write_rightImage_in_V & ap_sync_channel_write_leftImage_in_V);

assign Loop_disparityMap_la_U0_ap_start = (tmp_cast_loc_channel_empty_n & (ap_sync_reg_Loop_disparityMap_la_U0_ap_ready ^ 1'b1) & col_packets_loc_chan_empty_n & ap_start);

assign Loop_disparityMap_la_U0_leftImage_in_V_full_n = leftImage_in_V_i_full_n;

assign Loop_disparityMap_la_U0_rightImage_in_V_full_n = rightImage_in_V_i_full_n;

assign Loop_disparityMap_la_U0_start_full_n = 1'b1;

assign Loop_disparityMap_la_U0_start_write = 1'b0;

assign ap_channel_done_col_packets_loc_chan = ((ap_sync_reg_channel_write_col_packets_loc_chan ^ 1'b1) & Block_arrayctor_loop_U0_ap_done);

assign ap_channel_done_leftImage_in_V = ((ap_sync_reg_channel_write_leftImage_in_V ^ 1'b1) & Loop_disparityMap_la_U0_ap_done);

assign ap_channel_done_rightImage_in_V = ((ap_sync_reg_channel_write_rightImage_in_V ^ 1'b1) & Loop_disparityMap_la_U0_ap_done);

assign ap_channel_done_tmp_cast_loc_channel = ((ap_sync_reg_channel_write_tmp_cast_loc_channel ^ 1'b1) & Block_arrayctor_loop_U0_ap_done);

assign ap_done = Loop_4_proc_U0_ap_done;

assign ap_idle = ((tmp_cast_loc_channel_empty_n ^ 1'b1) & (col_packets_loc_chan_empty_n ^ 1'b1) & (rightImage_in_V_t_empty_n ^ 1'b1) & (leftImage_in_V_t_empty_n ^ 1'b1) & Loop_disparityMap_la_U0_ap_idle & Loop_Loop_Row_proc_U0_ap_idle & Loop_4_proc_U0_ap_idle & Loop_2_proc_U0_ap_idle & Block_arrayctor_loop_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_AXI_LITE_clk_inv = ~ap_rst_n_AXI_LITE_clk;
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_Block_arrayctor_loop_U0_ap_ready = (ap_sync_reg_Block_arrayctor_loop_U0_ap_ready | Block_arrayctor_loop_U0_ap_ready);

assign ap_sync_Loop_2_proc_U0_ap_ready = (ap_sync_reg_Loop_2_proc_U0_ap_ready | Loop_2_proc_U0_ap_ready);

assign ap_sync_Loop_disparityMap_la_U0_ap_ready = (ap_sync_reg_Loop_disparityMap_la_U0_ap_ready | Loop_disparityMap_la_U0_ap_ready);

assign ap_sync_channel_write_col_packets_loc_chan = ((col_packets_loc_chan_full_n & ap_channel_done_col_packets_loc_chan) | ap_sync_reg_channel_write_col_packets_loc_chan);

assign ap_sync_channel_write_leftImage_in_V = ((ap_channel_done_leftImage_in_V & Loop_disparityMap_la_U0_leftImage_in_V_full_n) | ap_sync_reg_channel_write_leftImage_in_V);

assign ap_sync_channel_write_rightImage_in_V = ((ap_channel_done_rightImage_in_V & Loop_disparityMap_la_U0_rightImage_in_V_full_n) | ap_sync_reg_channel_write_rightImage_in_V);

assign ap_sync_channel_write_tmp_cast_loc_channel = ((tmp_cast_loc_channel_full_n & ap_channel_done_tmp_cast_loc_channel) | ap_sync_reg_channel_write_tmp_cast_loc_channel);

assign ap_sync_continue = 1'b1;

assign ap_sync_done = Loop_4_proc_U0_ap_done;

assign ap_sync_ready = (ap_sync_Loop_disparityMap_la_U0_ap_ready & ap_sync_Loop_2_proc_U0_ap_ready & ap_sync_Block_arrayctor_loop_U0_ap_ready);

assign dMapout_TDATA = Loop_4_proc_U0_dMapout_TDATA;

assign dMapout_TLAST = Loop_4_proc_U0_dMapout_TLAST;

assign dMapout_TUSER = Loop_4_proc_U0_dMapout_TUSER;

assign dMapout_TVALID = Loop_4_proc_U0_dMapout_TVALID;

assign in_stream_TREADY = Loop_disparityMap_la_U0_in_stream_TREADY;

assign start_for_Loop_4_proc_U0_din = 1'b1;

endmodule //disparityMap
