// Seed: 2979188776
module module_0 ();
  wire id_1;
  module_3 modCall_1 ();
endmodule
module module_1 ();
  if (-1'b0) begin : LABEL_0
    reg id_2, id_3, id_4, id_5;
    wire id_6, id_7;
    always begin : LABEL_0
      begin : LABEL_0
        id_2 <= 1;
      end
    end
  end
  module_0 modCall_1 ();
  wire id_8 = (id_9);
  initial
  `define pp_10 0
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  wire id_2 = id_1;
  module_0 modCall_1 ();
endmodule
module module_3 ();
  parameter id_1 = !1;
endmodule
module module_4 (
    input wire id_0,
    output uwire id_1,
    input tri0 id_2,
    input uwire id_3,
    input uwire id_4,
    output wor id_5,
    input tri0 id_6,
    input wor id_7,
    input tri1 id_8,
    output tri0 id_9,
    input uwire id_10,
    output wire id_11,
    output tri0 id_12,
    output uwire id_13,
    input tri0 id_14,
    input tri id_15,
    input wire id_16,
    output tri id_17,
    input uwire id_18,
    output tri1 id_19,
    input wor id_20,
    input supply0 id_21
);
  assign id_19 = (-1);
  module_3 modCall_1 ();
endmodule
