verilog xil_defaultlib "c:/FPGA_EGR680/UART_app/UART_app.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0_sim_netlist.v" --include "../../../../UART_app.srcs/sources_1/bd/system/ipshared/7e3a/hdl" --include "../../../../UART_app.srcs/sources_1/bd/system/ipshared/2ad9/hdl" --include "../../../../UART_app.srcs/sources_1/bd/system/ipshared/39ca/hdl/verilog" --include "../../../../UART_app.srcs/sources_1/bd/system/ipshared/6eb1/hdl" --include "../../../../UART_app.srcs/sources_1/bd/system/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/system/hdl/system.v" --include "../../../../UART_app.srcs/sources_1/bd/system/ipshared/7e3a/hdl" --include "../../../../UART_app.srcs/sources_1/bd/system/ipshared/2ad9/hdl" --include "../../../../UART_app.srcs/sources_1/bd/system/ipshared/39ca/hdl/verilog" --include "../../../../UART_app.srcs/sources_1/bd/system/ipshared/6eb1/hdl" --include "../../../../UART_app.srcs/sources_1/bd/system/ipshared/1d61/hdl"
verilog xil_defaultlib "glbl.v"
nosort
