#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Sep 21 08:49:25 2019
# Process ID: 12300
# Current directory: C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1504 C:\Users\bfwan\Brandon.Fong\COLLEGE\19-20\Fall 19\CompE 475\ASS_1\SingleCycle\SingleCycle.xpr
# Log file: C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/vivado.log
# Journal file: C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx.1/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 644.496 ; gain = 94.531
set_property top testbench0 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench0' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim/partd_instmem.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim/parte_instmem.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim/partb_instmem.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim/parta_instmem.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim/partc_instmem.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/adder0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/adder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/mux0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sim_1/new/testbench0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench0
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 675.863 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx.1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 773ddc51d6a342b1b13d48699cd327cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench0_behav xil_defaultlib.testbench0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'JUMP' [C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/top_module.v:225]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'IMMED' [C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/top_module.v:394]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/instruction_memory.v" Line 64 : The SystemVerilog feature ": Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-3980] File "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/data_memory.v" Line 63 : The SystemVerilog feature ": Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.instruction_memory(ADDR_WL=5)
Compiling module xil_defaultlib.data_memory(ADDR_WL=5)
Compiling module xil_defaultlib.adder0
Compiling module xil_defaultlib.adder1
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.mux0
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.jump
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench0
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench0_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall -notrace
couldn't read file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sat Sep 21 08:59:57 2019...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 675.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench0_behav -key {Behavioral:sim_1:Functional:testbench0} -tclbatch {testbench0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 693.836 ; gain = 17.973
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 693.836 ; gain = 17.973
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench0' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim/partd_instmem.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim/parte_instmem.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim/partb_instmem.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim/parta_instmem.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim/partc_instmem.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/adder0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/adder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/mux0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sim_1/new/testbench0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench0
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx.1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 773ddc51d6a342b1b13d48699cd327cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench0_behav xil_defaultlib.testbench0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'JUMP' [C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/top_module.v:225]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'IMMED' [C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/top_module.v:394]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/instruction_memory.v" Line 64 : The SystemVerilog feature ": Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-3980] File "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/data_memory.v" Line 63 : The SystemVerilog feature ": Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.instruction_memory(ADDR_WL=5)
Compiling module xil_defaultlib.data_memory(ADDR_WL=5)
Compiling module xil_defaultlib.adder0
Compiling module xil_defaultlib.adder1
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.mux0
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.jump
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench0
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench0_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench0_behav -key {Behavioral:sim_1:Functional:testbench0} -tclbatch {testbench0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 300 ns : File "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sim_1/new/testbench0.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 706.387 ; gain = 4.969
add_force {/testbench0/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/testbench0/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench0' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim/partd_instmem.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim/parte_instmem.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim/partb_instmem.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim/parta_instmem.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim/partc_instmem.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim/data_mem.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/adder0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/adder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/mux0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sim_1/new/testbench0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench0
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx.1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 773ddc51d6a342b1b13d48699cd327cf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench0_behav xil_defaultlib.testbench0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 'JUMP' [C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/top_module.v:225]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'IMMED' [C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/top_module.v:394]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/instruction_memory.v" Line 64 : The SystemVerilog feature ": Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-3980] File "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/data_memory.v" Line 63 : The SystemVerilog feature ": Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.instruction_memory(ADDR_WL=5)
Compiling module xil_defaultlib.data_memory(ADDR_WL=5)
Compiling module xil_defaultlib.adder0
Compiling module xil_defaultlib.adder1
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.mux0
Compiling module xil_defaultlib.mux1
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.sign_extension
Compiling module xil_defaultlib.jump
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench0
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench0_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench0_behav -key {Behavioral:sim_1:Functional:testbench0} -tclbatch {testbench0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 300 ns : File "C:/Users/bfwan/Brandon.Fong/COLLEGE/19-20/Fall 19/CompE 475/ASS_1/SingleCycle/SingleCycle.srcs/sim_1/new/testbench0.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 706.387 ; gain = 0.000
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 21 09:06:12 2019...
