module ddr3_s4_uniphy_example_if0_p0_qsys_sequencer_cpu_inst_oci_test_bench (
  input   [ 29: 0] dct_buffer,
  input   [  3: 0] dct_count,
  input            test_ending,
  input            test_has_ended
);
endmodule