
stm32g431_nucleo_boot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000099cc  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001100  08009bac  08009bac  0000abac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800acac  0800acac  0000c090  2**0
                  CONTENTS
  4 .ARM          00000008  0800acac  0800acac  0000bcac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800acb4  0800acb4  0000c090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800acb4  0800acb4  0000bcb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800acb8  0800acb8  0000bcb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  0800acbc  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000570  20000090  0800ad4c  0000c090  2**2
                  ALLOC
 10 ._user_heap_stack 00004000  20000600  0800ad4c  0000c600  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c090  2**0
                  CONTENTS, READONLY
 12 .debug_info   000220b8  00000000  00000000  0000c0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005346  00000000  00000000  0002e178  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d68  00000000  00000000  000334c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000016cb  00000000  00000000  00035228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026247  00000000  00000000  000368f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002b378  00000000  00000000  0005cb3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000edeeb  00000000  00000000  00087eb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00175d9d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008584  00000000  00000000  00175de0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  0017e364  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000090 	.word	0x20000090
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009b94 	.word	0x08009b94

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000094 	.word	0x20000094
 800021c:	08009b94 	.word	0x08009b94

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96a 	b.w	80005dc <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	460c      	mov	r4, r1
 8000328:	2b00      	cmp	r3, #0
 800032a:	d14e      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032c:	4694      	mov	ip, r2
 800032e:	458c      	cmp	ip, r1
 8000330:	4686      	mov	lr, r0
 8000332:	fab2 f282 	clz	r2, r2
 8000336:	d962      	bls.n	80003fe <__udivmoddi4+0xde>
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0320 	rsb	r3, r2, #32
 800033e:	4091      	lsls	r1, r2
 8000340:	fa20 f303 	lsr.w	r3, r0, r3
 8000344:	fa0c fc02 	lsl.w	ip, ip, r2
 8000348:	4319      	orrs	r1, r3
 800034a:	fa00 fe02 	lsl.w	lr, r0, r2
 800034e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000352:	fa1f f68c 	uxth.w	r6, ip
 8000356:	fbb1 f4f7 	udiv	r4, r1, r7
 800035a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035e:	fb07 1114 	mls	r1, r7, r4, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb04 f106 	mul.w	r1, r4, r6
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f104 30ff 	add.w	r0, r4, #4294967295
 8000376:	f080 8112 	bcs.w	800059e <__udivmoddi4+0x27e>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 810f 	bls.w	800059e <__udivmoddi4+0x27e>
 8000380:	3c02      	subs	r4, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a59      	subs	r1, r3, r1
 8000386:	fa1f f38e 	uxth.w	r3, lr
 800038a:	fbb1 f0f7 	udiv	r0, r1, r7
 800038e:	fb07 1110 	mls	r1, r7, r0, r1
 8000392:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000396:	fb00 f606 	mul.w	r6, r0, r6
 800039a:	429e      	cmp	r6, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x94>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003a6:	f080 80fc 	bcs.w	80005a2 <__udivmoddi4+0x282>
 80003aa:	429e      	cmp	r6, r3
 80003ac:	f240 80f9 	bls.w	80005a2 <__udivmoddi4+0x282>
 80003b0:	4463      	add	r3, ip
 80003b2:	3802      	subs	r0, #2
 80003b4:	1b9b      	subs	r3, r3, r6
 80003b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003ba:	2100      	movs	r1, #0
 80003bc:	b11d      	cbz	r5, 80003c6 <__udivmoddi4+0xa6>
 80003be:	40d3      	lsrs	r3, r2
 80003c0:	2200      	movs	r2, #0
 80003c2:	e9c5 3200 	strd	r3, r2, [r5]
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d905      	bls.n	80003da <__udivmoddi4+0xba>
 80003ce:	b10d      	cbz	r5, 80003d4 <__udivmoddi4+0xb4>
 80003d0:	e9c5 0100 	strd	r0, r1, [r5]
 80003d4:	2100      	movs	r1, #0
 80003d6:	4608      	mov	r0, r1
 80003d8:	e7f5      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003da:	fab3 f183 	clz	r1, r3
 80003de:	2900      	cmp	r1, #0
 80003e0:	d146      	bne.n	8000470 <__udivmoddi4+0x150>
 80003e2:	42a3      	cmp	r3, r4
 80003e4:	d302      	bcc.n	80003ec <__udivmoddi4+0xcc>
 80003e6:	4290      	cmp	r0, r2
 80003e8:	f0c0 80f0 	bcc.w	80005cc <__udivmoddi4+0x2ac>
 80003ec:	1a86      	subs	r6, r0, r2
 80003ee:	eb64 0303 	sbc.w	r3, r4, r3
 80003f2:	2001      	movs	r0, #1
 80003f4:	2d00      	cmp	r5, #0
 80003f6:	d0e6      	beq.n	80003c6 <__udivmoddi4+0xa6>
 80003f8:	e9c5 6300 	strd	r6, r3, [r5]
 80003fc:	e7e3      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003fe:	2a00      	cmp	r2, #0
 8000400:	f040 8090 	bne.w	8000524 <__udivmoddi4+0x204>
 8000404:	eba1 040c 	sub.w	r4, r1, ip
 8000408:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800040c:	fa1f f78c 	uxth.w	r7, ip
 8000410:	2101      	movs	r1, #1
 8000412:	fbb4 f6f8 	udiv	r6, r4, r8
 8000416:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800041a:	fb08 4416 	mls	r4, r8, r6, r4
 800041e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000422:	fb07 f006 	mul.w	r0, r7, r6
 8000426:	4298      	cmp	r0, r3
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x11c>
 800042a:	eb1c 0303 	adds.w	r3, ip, r3
 800042e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x11a>
 8000434:	4298      	cmp	r0, r3
 8000436:	f200 80cd 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 800043a:	4626      	mov	r6, r4
 800043c:	1a1c      	subs	r4, r3, r0
 800043e:	fa1f f38e 	uxth.w	r3, lr
 8000442:	fbb4 f0f8 	udiv	r0, r4, r8
 8000446:	fb08 4410 	mls	r4, r8, r0, r4
 800044a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800044e:	fb00 f707 	mul.w	r7, r0, r7
 8000452:	429f      	cmp	r7, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x148>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 34ff 	add.w	r4, r0, #4294967295
 800045e:	d202      	bcs.n	8000466 <__udivmoddi4+0x146>
 8000460:	429f      	cmp	r7, r3
 8000462:	f200 80b0 	bhi.w	80005c6 <__udivmoddi4+0x2a6>
 8000466:	4620      	mov	r0, r4
 8000468:	1bdb      	subs	r3, r3, r7
 800046a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800046e:	e7a5      	b.n	80003bc <__udivmoddi4+0x9c>
 8000470:	f1c1 0620 	rsb	r6, r1, #32
 8000474:	408b      	lsls	r3, r1
 8000476:	fa22 f706 	lsr.w	r7, r2, r6
 800047a:	431f      	orrs	r7, r3
 800047c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000480:	fa04 f301 	lsl.w	r3, r4, r1
 8000484:	ea43 030c 	orr.w	r3, r3, ip
 8000488:	40f4      	lsrs	r4, r6
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	0c38      	lsrs	r0, r7, #16
 8000490:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000494:	fbb4 fef0 	udiv	lr, r4, r0
 8000498:	fa1f fc87 	uxth.w	ip, r7
 800049c:	fb00 441e 	mls	r4, r0, lr, r4
 80004a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004a4:	fb0e f90c 	mul.w	r9, lr, ip
 80004a8:	45a1      	cmp	r9, r4
 80004aa:	fa02 f201 	lsl.w	r2, r2, r1
 80004ae:	d90a      	bls.n	80004c6 <__udivmoddi4+0x1a6>
 80004b0:	193c      	adds	r4, r7, r4
 80004b2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004b6:	f080 8084 	bcs.w	80005c2 <__udivmoddi4+0x2a2>
 80004ba:	45a1      	cmp	r9, r4
 80004bc:	f240 8081 	bls.w	80005c2 <__udivmoddi4+0x2a2>
 80004c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	eba4 0409 	sub.w	r4, r4, r9
 80004ca:	fa1f f983 	uxth.w	r9, r3
 80004ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80004d2:	fb00 4413 	mls	r4, r0, r3, r4
 80004d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004da:	fb03 fc0c 	mul.w	ip, r3, ip
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d907      	bls.n	80004f2 <__udivmoddi4+0x1d2>
 80004e2:	193c      	adds	r4, r7, r4
 80004e4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004e8:	d267      	bcs.n	80005ba <__udivmoddi4+0x29a>
 80004ea:	45a4      	cmp	ip, r4
 80004ec:	d965      	bls.n	80005ba <__udivmoddi4+0x29a>
 80004ee:	3b02      	subs	r3, #2
 80004f0:	443c      	add	r4, r7
 80004f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004f6:	fba0 9302 	umull	r9, r3, r0, r2
 80004fa:	eba4 040c 	sub.w	r4, r4, ip
 80004fe:	429c      	cmp	r4, r3
 8000500:	46ce      	mov	lr, r9
 8000502:	469c      	mov	ip, r3
 8000504:	d351      	bcc.n	80005aa <__udivmoddi4+0x28a>
 8000506:	d04e      	beq.n	80005a6 <__udivmoddi4+0x286>
 8000508:	b155      	cbz	r5, 8000520 <__udivmoddi4+0x200>
 800050a:	ebb8 030e 	subs.w	r3, r8, lr
 800050e:	eb64 040c 	sbc.w	r4, r4, ip
 8000512:	fa04 f606 	lsl.w	r6, r4, r6
 8000516:	40cb      	lsrs	r3, r1
 8000518:	431e      	orrs	r6, r3
 800051a:	40cc      	lsrs	r4, r1
 800051c:	e9c5 6400 	strd	r6, r4, [r5]
 8000520:	2100      	movs	r1, #0
 8000522:	e750      	b.n	80003c6 <__udivmoddi4+0xa6>
 8000524:	f1c2 0320 	rsb	r3, r2, #32
 8000528:	fa20 f103 	lsr.w	r1, r0, r3
 800052c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000530:	fa24 f303 	lsr.w	r3, r4, r3
 8000534:	4094      	lsls	r4, r2
 8000536:	430c      	orrs	r4, r1
 8000538:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800053c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000540:	fa1f f78c 	uxth.w	r7, ip
 8000544:	fbb3 f0f8 	udiv	r0, r3, r8
 8000548:	fb08 3110 	mls	r1, r8, r0, r3
 800054c:	0c23      	lsrs	r3, r4, #16
 800054e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000552:	fb00 f107 	mul.w	r1, r0, r7
 8000556:	4299      	cmp	r1, r3
 8000558:	d908      	bls.n	800056c <__udivmoddi4+0x24c>
 800055a:	eb1c 0303 	adds.w	r3, ip, r3
 800055e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000562:	d22c      	bcs.n	80005be <__udivmoddi4+0x29e>
 8000564:	4299      	cmp	r1, r3
 8000566:	d92a      	bls.n	80005be <__udivmoddi4+0x29e>
 8000568:	3802      	subs	r0, #2
 800056a:	4463      	add	r3, ip
 800056c:	1a5b      	subs	r3, r3, r1
 800056e:	b2a4      	uxth	r4, r4
 8000570:	fbb3 f1f8 	udiv	r1, r3, r8
 8000574:	fb08 3311 	mls	r3, r8, r1, r3
 8000578:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800057c:	fb01 f307 	mul.w	r3, r1, r7
 8000580:	42a3      	cmp	r3, r4
 8000582:	d908      	bls.n	8000596 <__udivmoddi4+0x276>
 8000584:	eb1c 0404 	adds.w	r4, ip, r4
 8000588:	f101 36ff 	add.w	r6, r1, #4294967295
 800058c:	d213      	bcs.n	80005b6 <__udivmoddi4+0x296>
 800058e:	42a3      	cmp	r3, r4
 8000590:	d911      	bls.n	80005b6 <__udivmoddi4+0x296>
 8000592:	3902      	subs	r1, #2
 8000594:	4464      	add	r4, ip
 8000596:	1ae4      	subs	r4, r4, r3
 8000598:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800059c:	e739      	b.n	8000412 <__udivmoddi4+0xf2>
 800059e:	4604      	mov	r4, r0
 80005a0:	e6f0      	b.n	8000384 <__udivmoddi4+0x64>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e706      	b.n	80003b4 <__udivmoddi4+0x94>
 80005a6:	45c8      	cmp	r8, r9
 80005a8:	d2ae      	bcs.n	8000508 <__udivmoddi4+0x1e8>
 80005aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80005b2:	3801      	subs	r0, #1
 80005b4:	e7a8      	b.n	8000508 <__udivmoddi4+0x1e8>
 80005b6:	4631      	mov	r1, r6
 80005b8:	e7ed      	b.n	8000596 <__udivmoddi4+0x276>
 80005ba:	4603      	mov	r3, r0
 80005bc:	e799      	b.n	80004f2 <__udivmoddi4+0x1d2>
 80005be:	4630      	mov	r0, r6
 80005c0:	e7d4      	b.n	800056c <__udivmoddi4+0x24c>
 80005c2:	46d6      	mov	lr, sl
 80005c4:	e77f      	b.n	80004c6 <__udivmoddi4+0x1a6>
 80005c6:	4463      	add	r3, ip
 80005c8:	3802      	subs	r0, #2
 80005ca:	e74d      	b.n	8000468 <__udivmoddi4+0x148>
 80005cc:	4606      	mov	r6, r0
 80005ce:	4623      	mov	r3, r4
 80005d0:	4608      	mov	r0, r1
 80005d2:	e70f      	b.n	80003f4 <__udivmoddi4+0xd4>
 80005d4:	3e02      	subs	r6, #2
 80005d6:	4463      	add	r3, ip
 80005d8:	e730      	b.n	800043c <__udivmoddi4+0x11c>
 80005da:	bf00      	nop

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <Serial_PutByte>:
  * @brief  Transmit a byte to the HyperTerminal
  * @param  param The byte to be sent
  * @retval HAL_StatusTypeDef HAL_OK if OK
  */
HAL_StatusTypeDef Serial_PutByte( uint8_t param )
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	4603      	mov	r3, r0
 80005e8:	71fb      	strb	r3, [r7, #7]
  /* May be timeouted... */
  if ( uart_handler->gState == HAL_UART_STATE_TIMEOUT )
 80005ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000618 <Serial_PutByte+0x38>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80005f2:	2ba0      	cmp	r3, #160	@ 0xa0
 80005f4:	d104      	bne.n	8000600 <Serial_PutByte+0x20>
  {
	  uart_handler->gState = HAL_UART_STATE_READY;
 80005f6:	4b08      	ldr	r3, [pc, #32]	@ (8000618 <Serial_PutByte+0x38>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	2220      	movs	r2, #32
 80005fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }
  return HAL_UART_Transmit(uart_handler, &param, 1, TX_TIMEOUT);
 8000600:	4b05      	ldr	r3, [pc, #20]	@ (8000618 <Serial_PutByte+0x38>)
 8000602:	6818      	ldr	r0, [r3, #0]
 8000604:	1df9      	adds	r1, r7, #7
 8000606:	2364      	movs	r3, #100	@ 0x64
 8000608:	2201      	movs	r2, #1
 800060a:	f004 fe35 	bl	8005278 <HAL_UART_Transmit>
 800060e:	4603      	mov	r3, r0
}
 8000610:	4618      	mov	r0, r3
 8000612:	3708      	adds	r7, #8
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	20000000 	.word	0x20000000

0800061c <FLASH_If_Init>:
  * @brief  Unlocks Flash for write access
  * @param  None
  * @retval None
  */
void FLASH_If_Init(void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
    /* Clear all FLASH flags */
  __HAL_FLASH_CLEAR_FLAG( FLASH_FLAG_EOP     | FLASH_FLAG_OPERR   |
 8000620:	4b04      	ldr	r3, [pc, #16]	@ (8000634 <FLASH_If_Init+0x18>)
 8000622:	f240 32fb 	movw	r2, #1019	@ 0x3fb
 8000626:	611a      	str	r2, [r3, #16]
                          FLASH_FLAG_PGSERR  | FLASH_FLAG_PROGERR |
                          FLASH_FLAG_WRPERR  | FLASH_FLAG_PGAERR  |
                          FLASH_FLAG_SIZERR  | FLASH_FLAG_MISERR  |
                          FLASH_FLAG_FASTERR);// | FLASH_FLAG_OPTVERR );
}
 8000628:	bf00      	nop
 800062a:	46bd      	mov	sp, r7
 800062c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop
 8000634:	40022000 	.word	0x40022000

08000638 <FLASH_If_Erase>:
  * @param  StartSector: start of user flash area
  * @retval 0: user flash area successfully erased
  *         1: error occurred
  */
uint32_t FLASH_If_Erase(uint32_t StartPage)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b088      	sub	sp, #32
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
  uint32_t UserStartPage;
  uint32_t PageErr;
  FLASH_EraseInitTypeDef pEraseInit;

  if (StartPage > APPLICATION_ADDRESS_M4_END) {
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	4a16      	ldr	r2, [pc, #88]	@ (800069c <FLASH_If_Erase+0x64>)
 8000644:	4293      	cmp	r3, r2
 8000646:	d301      	bcc.n	800064c <FLASH_If_Erase+0x14>
    return FALSE;
 8000648:	2300      	movs	r3, #0
 800064a:	e023      	b.n	8000694 <FLASH_If_Erase+0x5c>
  }
  
  /* Unlock the Flash to enable the flash control register access *************/ 
  HAL_FLASH_Unlock(); 
 800064c:	f002 f8e6 	bl	800281c <HAL_FLASH_Unlock>
  FLASH_If_Init();
 8000650:	f7ff ffe4 	bl	800061c <FLASH_If_Init>
  
  /* Get the sector where start the user flash area */
  UserStartPage           = GetPage(StartPage);
 8000654:	6878      	ldr	r0, [r7, #4]
 8000656:	f000 f823 	bl	80006a0 <GetPage>
 800065a:	61f8      	str	r0, [r7, #28]
  pEraseInit.TypeErase    = FLASH_TYPEERASE_PAGES;
 800065c:	2300      	movs	r3, #0
 800065e:	60bb      	str	r3, [r7, #8]
  pEraseInit.Page         = UserStartPage;
 8000660:	69fb      	ldr	r3, [r7, #28]
 8000662:	613b      	str	r3, [r7, #16]
  pEraseInit.NbPages      = FLASH_PAGE_63 - UserStartPage;
 8000664:	69fb      	ldr	r3, [r7, #28]
 8000666:	f1c3 033f 	rsb	r3, r3, #63	@ 0x3f
 800066a:	617b      	str	r3, [r7, #20]
  pEraseInit.Banks        = FLASH_BANK_1;
 800066c:	2301      	movs	r3, #1
 800066e:	60fb      	str	r3, [r7, #12]
#if M4_LEGACY
  pEraseInit.VoltageRange = FLASH_VOLTAGE_RANGE_3;
#endif

  if (HAL_FLASHEx_Erase(&pEraseInit, &PageErr) != HAL_OK) {
 8000670:	f107 0218 	add.w	r2, r7, #24
 8000674:	f107 0308 	add.w	r3, r7, #8
 8000678:	4611      	mov	r1, r2
 800067a:	4618      	mov	r0, r3
 800067c:	f002 fa08 	bl	8002a90 <HAL_FLASHEx_Erase>
 8000680:	4603      	mov	r3, r0
 8000682:	2b00      	cmp	r3, #0
 8000684:	d003      	beq.n	800068e <FLASH_If_Erase+0x56>
    HAL_FLASH_Lock();
 8000686:	f002 f8eb 	bl	8002860 <HAL_FLASH_Lock>
    /* Error occurred while sector erase */
    return FALSE;
 800068a:	2300      	movs	r3, #0
 800068c:	e002      	b.n	8000694 <FLASH_If_Erase+0x5c>
  }
  HAL_FLASH_Lock();
 800068e:	f002 f8e7 	bl	8002860 <HAL_FLASH_Lock>

#if 0 // DBG
  printf("Page Number %d Target Address 0x%08lx\r\n", pEraseInit.Page, (uint32_t)StartPage);
#endif
  return TRUE;
 8000692:	2301      	movs	r3, #1
}
 8000694:	4618      	mov	r0, r3
 8000696:	3720      	adds	r7, #32
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}
 800069c:	0801ffff 	.word	0x0801ffff

080006a0 <GetPage>:
  * @brief  Gets the page of a given address
  * @param  Address: Flash address
  * @retval The page of a given address
  */
static uint32_t GetPage(uint32_t Address)
{
 80006a0:	b480      	push	{r7}
 80006a2:	b085      	sub	sp, #20
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
  uint32_t page = FLASH_PAGE_0;
 80006a8:	2300      	movs	r3, #0
 80006aa:	60fb      	str	r3, [r7, #12]
  
  for (uint8_t cnt = FLASH_PAGE_0; cnt <= FLASH_PAGE_63; cnt++) {
 80006ac:	2300      	movs	r3, #0
 80006ae:	72fb      	strb	r3, [r7, #11]
 80006b0:	e01c      	b.n	80006ec <GetPage+0x4c>
    if (flash_map[cnt].start_addr >= Address && 
 80006b2:	7afa      	ldrb	r2, [r7, #11]
 80006b4:	4912      	ldr	r1, [pc, #72]	@ (8000700 <GetPage+0x60>)
 80006b6:	4613      	mov	r3, r2
 80006b8:	005b      	lsls	r3, r3, #1
 80006ba:	4413      	add	r3, r2
 80006bc:	009b      	lsls	r3, r3, #2
 80006be:	440b      	add	r3, r1
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	687a      	ldr	r2, [r7, #4]
 80006c4:	429a      	cmp	r2, r3
 80006c6:	d80e      	bhi.n	80006e6 <GetPage+0x46>
        flash_map[cnt].end_addr   <  Address) {
 80006c8:	7afa      	ldrb	r2, [r7, #11]
 80006ca:	490d      	ldr	r1, [pc, #52]	@ (8000700 <GetPage+0x60>)
 80006cc:	4613      	mov	r3, r2
 80006ce:	005b      	lsls	r3, r3, #1
 80006d0:	4413      	add	r3, r2
 80006d2:	009b      	lsls	r3, r3, #2
 80006d4:	440b      	add	r3, r1
 80006d6:	3304      	adds	r3, #4
 80006d8:	681b      	ldr	r3, [r3, #0]
    if (flash_map[cnt].start_addr >= Address && 
 80006da:	687a      	ldr	r2, [r7, #4]
 80006dc:	429a      	cmp	r2, r3
 80006de:	d902      	bls.n	80006e6 <GetPage+0x46>
        page = cnt;
 80006e0:	7afb      	ldrb	r3, [r7, #11]
 80006e2:	60fb      	str	r3, [r7, #12]
        break;
 80006e4:	e005      	b.n	80006f2 <GetPage+0x52>
  for (uint8_t cnt = FLASH_PAGE_0; cnt <= FLASH_PAGE_63; cnt++) {
 80006e6:	7afb      	ldrb	r3, [r7, #11]
 80006e8:	3301      	adds	r3, #1
 80006ea:	72fb      	strb	r3, [r7, #11]
 80006ec:	7afb      	ldrb	r3, [r7, #11]
 80006ee:	2b3f      	cmp	r3, #63	@ 0x3f
 80006f0:	d9df      	bls.n	80006b2 <GetPage+0x12>
    }
  }
  return page;
 80006f2:	68fb      	ldr	r3, [r7, #12]
}
 80006f4:	4618      	mov	r0, r3
 80006f6:	3714      	adds	r7, #20
 80006f8:	46bd      	mov	sp, r7
 80006fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fe:	4770      	bx	lr
 8000700:	0800a4c8 	.word	0x0800a4c8

08000704 <Xmodem_InitVariable>:




void Xmodem_InitVariable(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
    /* 1K  */
    guint8_tPacketNumber  = 0;
 8000708:	4b06      	ldr	r3, [pc, #24]	@ (8000724 <Xmodem_InitVariable+0x20>)
 800070a:	2200      	movs	r2, #0
 800070c:	701a      	strb	r2, [r3, #0]
    guint32_tPacketSize   = FALSE;
 800070e:	4b06      	ldr	r3, [pc, #24]	@ (8000728 <Xmodem_InitVariable+0x24>)
 8000710:	2200      	movs	r2, #0
 8000712:	601a      	str	r2, [r3, #0]
    guint32_tXmodem_Size  = FALSE;
 8000714:	4b05      	ldr	r3, [pc, #20]	@ (800072c <Xmodem_InitVariable+0x28>)
 8000716:	2200      	movs	r2, #0
 8000718:	601a      	str	r2, [r3, #0]
}
 800071a:	bf00      	nop
 800071c:	46bd      	mov	sp, r7
 800071e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000722:	4770      	bx	lr
 8000724:	200000ac 	.word	0x200000ac
 8000728:	200000b0 	.word	0x200000b0
 800072c:	200000b8 	.word	0x200000b8

08000730 <Xmodem_Getchar>:

uint8_t Xmodem_Getchar(uint8_t *retChar)
{
 8000730:	b480      	push	{r7}
 8000732:	b083      	sub	sp, #12
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
    if ((__HAL_UART_GET_FLAG(uart_handler, UART_FLAG_RXNE) ? SET : RESET) == SET)
 8000738:	4b0b      	ldr	r3, [pc, #44]	@ (8000768 <Xmodem_Getchar+0x38>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	69db      	ldr	r3, [r3, #28]
 8000740:	f003 0320 	and.w	r3, r3, #32
 8000744:	2b20      	cmp	r3, #32
 8000746:	d108      	bne.n	800075a <Xmodem_Getchar+0x2a>
    {
        *retChar = (uint8_t)uart_handler->Instance->RDR;
 8000748:	4b07      	ldr	r3, [pc, #28]	@ (8000768 <Xmodem_Getchar+0x38>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000750:	b2da      	uxtb	r2, r3
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	701a      	strb	r2, [r3, #0]
    else
    {
        return (FALSE);
    }
    
    return (TRUE);
 8000756:	2301      	movs	r3, #1
 8000758:	e000      	b.n	800075c <Xmodem_Getchar+0x2c>
        return (FALSE);
 800075a:	2300      	movs	r3, #0
}
 800075c:	4618      	mov	r0, r3
 800075e:	370c      	adds	r7, #12
 8000760:	46bd      	mov	sp, r7
 8000762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000766:	4770      	bx	lr
 8000768:	20000000 	.word	0x20000000

0800076c <XMODEM_WaitForChar>:

BOOL_e XMODEM_WaitForChar(uint8_t *uint8_tCPtr, uint32_t uint32_tProcessTime)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b084      	sub	sp, #16
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
 8000774:	6039      	str	r1, [r7, #0]
    uint32_t     uint32_tThisms;

    ++uint32_tProcessTime;
 8000776:	683b      	ldr	r3, [r7, #0]
 8000778:	3301      	adds	r3, #1
 800077a:	603b      	str	r3, [r7, #0]

    uint32_tThisms = uwTick;
 800077c:	4b0f      	ldr	r3, [pc, #60]	@ (80007bc <XMODEM_WaitForChar+0x50>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	60fb      	str	r3, [r7, #12]

    while (uint32_tProcessTime)
 8000782:	e012      	b.n	80007aa <XMODEM_WaitForChar+0x3e>
    {
        if (Xmodem_Getchar(uint8_tCPtr))
 8000784:	6878      	ldr	r0, [r7, #4]
 8000786:	f7ff ffd3 	bl	8000730 <Xmodem_Getchar>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <XMODEM_WaitForChar+0x28>
        {
            return (TRUE);
 8000790:	2301      	movs	r3, #1
 8000792:	e00e      	b.n	80007b2 <XMODEM_WaitForChar+0x46>
        }

        if (uwTick != uint32_tThisms) {
 8000794:	4b09      	ldr	r3, [pc, #36]	@ (80007bc <XMODEM_WaitForChar+0x50>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	68fa      	ldr	r2, [r7, #12]
 800079a:	429a      	cmp	r2, r3
 800079c:	d005      	beq.n	80007aa <XMODEM_WaitForChar+0x3e>
            --uint32_tProcessTime;
 800079e:	683b      	ldr	r3, [r7, #0]
 80007a0:	3b01      	subs	r3, #1
 80007a2:	603b      	str	r3, [r7, #0]
            uint32_tThisms = uwTick;
 80007a4:	4b05      	ldr	r3, [pc, #20]	@ (80007bc <XMODEM_WaitForChar+0x50>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	60fb      	str	r3, [r7, #12]
    while (uint32_tProcessTime)
 80007aa:	683b      	ldr	r3, [r7, #0]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d1e9      	bne.n	8000784 <XMODEM_WaitForChar+0x18>
        }
    }
    return (FALSE);
 80007b0:	2300      	movs	r3, #0
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	3710      	adds	r7, #16
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	2000037c 	.word	0x2000037c

080007c0 <XMODEM_GetRecord>:

//---------------------------------------------------------------------
// Packet Check -> Packet Inversion Check -> Data 128 or 1024 -> CRC-16
//---------------------------------------------------------------------
BOOL_e XMODEM_GetRecord(uint8_t *uint8_tDestAddress)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b08a      	sub	sp, #40	@ 0x28
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
    uint32_t    uint32_tSize;
    uint16_t    uint16_tCRC_check = 0;
 80007c8:	2300      	movs	r3, #0
 80007ca:	847b      	strh	r3, [r7, #34]	@ 0x22
    uint8_t     uint8_tGetChar    = 0;
 80007cc:	2300      	movs	r3, #0
 80007ce:	77fb      	strb	r3, [r7, #31]
    BOOL_e      bGetCheck         = FALSE;
 80007d0:	2300      	movs	r3, #0
 80007d2:	f887 3020 	strb.w	r3, [r7, #32]

#if _BUint32_tBIT_TO_64BIT_
    uint64_t flash_data     = 0;
 80007d6:	f04f 0200 	mov.w	r2, #0
 80007da:	f04f 0300 	mov.w	r3, #0
 80007de:	e9c7 2304 	strd	r2, r3, [r7, #16]
    uint8_t  byte_buffer[8] = { 0, };
 80007e2:	2300      	movs	r3, #0
 80007e4:	60bb      	str	r3, [r7, #8]
 80007e6:	2300      	movs	r3, #0
 80007e8:	60fb      	str	r3, [r7, #12]
    uint8_t  idx = 0;
 80007ea:	2300      	movs	r3, #0
 80007ec:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#endif

    /* Packet number */
    bGetCheck = XMODEM_WaitForChar(&uint8_tGetChar, DOWNLOAD_TIMEOUT);
 80007f0:	f107 031f 	add.w	r3, r7, #31
 80007f4:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 80007f8:	4618      	mov	r0, r3
 80007fa:	f7ff ffb7 	bl	800076c <XMODEM_WaitForChar>
 80007fe:	4603      	mov	r3, r0
 8000800:	f887 3020 	strb.w	r3, [r7, #32]
    if ( (!bGetCheck) || (uint8_tGetChar != guint8_tPacketNumber) ) {
 8000804:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d004      	beq.n	8000816 <XMODEM_GetRecord+0x56>
 800080c:	7ffa      	ldrb	r2, [r7, #31]
 800080e:	4b50      	ldr	r3, [pc, #320]	@ (8000950 <XMODEM_GetRecord+0x190>)
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	429a      	cmp	r2, r3
 8000814:	d001      	beq.n	800081a <XMODEM_GetRecord+0x5a>
        #if DBG_LED_MACRO
        // error dbg
        DBG_LED(100);
        #endif
        return (FALSE);
 8000816:	2300      	movs	r3, #0
 8000818:	e096      	b.n	8000948 <XMODEM_GetRecord+0x188>
    }

    bGetCheck = XMODEM_WaitForChar(&uint8_tGetChar, DOWNLOAD_TIMEOUT);
 800081a:	f107 031f 	add.w	r3, r7, #31
 800081e:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000822:	4618      	mov	r0, r3
 8000824:	f7ff ffa2 	bl	800076c <XMODEM_WaitForChar>
 8000828:	4603      	mov	r3, r0
 800082a:	f887 3020 	strb.w	r3, [r7, #32]
    if ( (!bGetCheck) || !(uint8_tGetChar != ~guint8_tPacketNumber) ) {
 800082e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d006      	beq.n	8000844 <XMODEM_GetRecord+0x84>
 8000836:	7ffb      	ldrb	r3, [r7, #31]
 8000838:	461a      	mov	r2, r3
 800083a:	4b45      	ldr	r3, [pc, #276]	@ (8000950 <XMODEM_GetRecord+0x190>)
 800083c:	781b      	ldrb	r3, [r3, #0]
 800083e:	43db      	mvns	r3, r3
 8000840:	429a      	cmp	r2, r3
 8000842:	d101      	bne.n	8000848 <XMODEM_GetRecord+0x88>
        #if DBG_LED_MACRO
        // error dbg
        DBG_LED(500);
        #endif
        return (FALSE);
 8000844:	2300      	movs	r3, #0
 8000846:	e07f      	b.n	8000948 <XMODEM_GetRecord+0x188>
    }
    
    HAL_FLASH_Unlock();
 8000848:	f001 ffe8 	bl	800281c <HAL_FLASH_Unlock>
        uint16_tCRC_check = (uint16_tCRC_check << 8) ^ crc16tab[((uint16_tCRC_check >> 8) ^ uint8_tGetChar) & 0x00FF];
        
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, uint8_tDestAddress++, uint8_tGetChar);
    }
#else
    for (uint32_tSize = 0; uint32_tSize < guint32_tPacketSize; ++uint32_tSize) {
 800084c:	2300      	movs	r3, #0
 800084e:	627b      	str	r3, [r7, #36]	@ 0x24
 8000850:	e046      	b.n	80008e0 <XMODEM_GetRecord+0x120>
        if ( !XMODEM_WaitForChar(&uint8_tGetChar, DOWNLOAD_TIMEOUT) ) {
 8000852:	f107 031f 	add.w	r3, r7, #31
 8000856:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 800085a:	4618      	mov	r0, r3
 800085c:	f7ff ff86 	bl	800076c <XMODEM_WaitForChar>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d101      	bne.n	800086a <XMODEM_GetRecord+0xaa>
            return FALSE;
 8000866:	2300      	movs	r3, #0
 8000868:	e06e      	b.n	8000948 <XMODEM_GetRecord+0x188>
        }
        
        byte_buffer[idx] = uint8_tGetChar;
 800086a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800086e:	7ffa      	ldrb	r2, [r7, #31]
 8000870:	3328      	adds	r3, #40	@ 0x28
 8000872:	443b      	add	r3, r7
 8000874:	f803 2c20 	strb.w	r2, [r3, #-32]
        
        uint16_tCRC_check = (uint16_tCRC_check << 8) ^ crc16tab[((uint16_tCRC_check >> 8) ^ uint8_tGetChar) & 0x00FF];
 8000878:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800087a:	021b      	lsls	r3, r3, #8
 800087c:	b21a      	sxth	r2, r3
 800087e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000880:	0a1b      	lsrs	r3, r3, #8
 8000882:	b29b      	uxth	r3, r3
 8000884:	4619      	mov	r1, r3
 8000886:	7ffb      	ldrb	r3, [r7, #31]
 8000888:	404b      	eors	r3, r1
 800088a:	b2db      	uxtb	r3, r3
 800088c:	4931      	ldr	r1, [pc, #196]	@ (8000954 <XMODEM_GetRecord+0x194>)
 800088e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000892:	b21b      	sxth	r3, r3
 8000894:	4053      	eors	r3, r2
 8000896:	b21b      	sxth	r3, r3
 8000898:	847b      	strh	r3, [r7, #34]	@ 0x22

        if (idx == 7) {
 800089a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800089e:	2b07      	cmp	r3, #7
 80008a0:	d116      	bne.n	80008d0 <XMODEM_GetRecord+0x110>
            idx = 0;
 80008a2:	2300      	movs	r3, #0
 80008a4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
            memcpy((uint64_t *)&flash_data, (uint64_t *)byte_buffer, sizeof(uint64_t));
 80008a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80008ac:	e9c7 2304 	strd	r2, r3, [r7, #16]
            HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, uint8_tDestAddress, flash_data);
 80008b0:	6879      	ldr	r1, [r7, #4]
 80008b2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80008b6:	2000      	movs	r0, #0
 80008b8:	f001 ff36 	bl	8002728 <HAL_FLASH_Program>
            uint8_tDestAddress += sizeof(uint64_t);
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	3308      	adds	r3, #8
 80008c0:	607b      	str	r3, [r7, #4]
            flash_data = 0;
 80008c2:	f04f 0200 	mov.w	r2, #0
 80008c6:	f04f 0300 	mov.w	r3, #0
 80008ca:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80008ce:	e004      	b.n	80008da <XMODEM_GetRecord+0x11a>
        } else {
            idx++;
 80008d0:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80008d4:	3301      	adds	r3, #1
 80008d6:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    for (uint32_tSize = 0; uint32_tSize < guint32_tPacketSize; ++uint32_tSize) {
 80008da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008dc:	3301      	adds	r3, #1
 80008de:	627b      	str	r3, [r7, #36]	@ 0x24
 80008e0:	4b1d      	ldr	r3, [pc, #116]	@ (8000958 <XMODEM_GetRecord+0x198>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80008e6:	429a      	cmp	r2, r3
 80008e8:	d3b3      	bcc.n	8000852 <XMODEM_GetRecord+0x92>
        }
    }
#endif

    HAL_FLASH_Lock();
 80008ea:	f001 ffb9 	bl	8002860 <HAL_FLASH_Lock>
    
    /* high & low CRC bit */
    uint16_tCRC_check &= 0xFFFF;
    bGetCheck = XMODEM_WaitForChar(&uint8_tGetChar, DOWNLOAD_TIMEOUT);
 80008ee:	f107 031f 	add.w	r3, r7, #31
 80008f2:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 80008f6:	4618      	mov	r0, r3
 80008f8:	f7ff ff38 	bl	800076c <XMODEM_WaitForChar>
 80008fc:	4603      	mov	r3, r0
 80008fe:	f887 3020 	strb.w	r3, [r7, #32]
    if ((!bGetCheck) || (uint8_tGetChar != (uint8_t)((uint16_tCRC_check >> 8) & 0xFF)))
 8000902:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000906:	2b00      	cmp	r3, #0
 8000908:	d006      	beq.n	8000918 <XMODEM_GetRecord+0x158>
 800090a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800090c:	0a1b      	lsrs	r3, r3, #8
 800090e:	b29b      	uxth	r3, r3
 8000910:	b2da      	uxtb	r2, r3
 8000912:	7ffb      	ldrb	r3, [r7, #31]
 8000914:	429a      	cmp	r2, r3
 8000916:	d001      	beq.n	800091c <XMODEM_GetRecord+0x15c>
    {
        return (FALSE);
 8000918:	2300      	movs	r3, #0
 800091a:	e015      	b.n	8000948 <XMODEM_GetRecord+0x188>
    }    

    bGetCheck = XMODEM_WaitForChar(&uint8_tGetChar, DOWNLOAD_TIMEOUT);
 800091c:	f107 031f 	add.w	r3, r7, #31
 8000920:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000924:	4618      	mov	r0, r3
 8000926:	f7ff ff21 	bl	800076c <XMODEM_WaitForChar>
 800092a:	4603      	mov	r3, r0
 800092c:	f887 3020 	strb.w	r3, [r7, #32]
    if ((!bGetCheck) || (uint8_tGetChar != (uint8_t)(uint16_tCRC_check & 0xFF)))
 8000930:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000934:	2b00      	cmp	r3, #0
 8000936:	d004      	beq.n	8000942 <XMODEM_GetRecord+0x182>
 8000938:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800093a:	b2da      	uxtb	r2, r3
 800093c:	7ffb      	ldrb	r3, [r7, #31]
 800093e:	429a      	cmp	r2, r3
 8000940:	d001      	beq.n	8000946 <XMODEM_GetRecord+0x186>
    {
        return (FALSE);
 8000942:	2300      	movs	r3, #0
 8000944:	e000      	b.n	8000948 <XMODEM_GetRecord+0x188>
    }    

    return (TRUE);
 8000946:	2301      	movs	r3, #1
}
 8000948:	4618      	mov	r0, r3
 800094a:	3728      	adds	r7, #40	@ 0x28
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	200000ac 	.word	0x200000ac
 8000954:	0800a7c8 	.word	0x0800a7c8
 8000958:	200000b0 	.word	0x200000b0

0800095c <XMODEM_Rx>:

 // 128 or 1024 xmodem Rx

BOOL_e XMODEM_Rx(uint32_t *p_size, uint8_t *uint8_tDestAddress)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b086      	sub	sp, #24
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
 8000964:	6039      	str	r1, [r7, #0]
    uint32_t     uint32_tState;
    uint32_t     uint32_tRetrynum = 10;                            
 8000966:	230a      	movs	r3, #10
 8000968:	613b      	str	r3, [r7, #16]
    uint8_t      uint8_tGetChar;
    uint8_t     *uint8_tStartAddress =  uint8_tDestAddress;
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	60fb      	str	r3, [r7, #12]

    guint32_tPacketTSize = 0;
 800096e:	4b4f      	ldr	r3, [pc, #316]	@ (8000aac <XMODEM_Rx+0x150>)
 8000970:	2200      	movs	r2, #0
 8000972:	601a      	str	r2, [r3, #0]
    guint8_tPacketNumber = 1;
 8000974:	4b4e      	ldr	r3, [pc, #312]	@ (8000ab0 <XMODEM_Rx+0x154>)
 8000976:	2201      	movs	r2, #1
 8000978:	701a      	strb	r2, [r3, #0]
    uint32_tState        = WAITING_START;
 800097a:	2301      	movs	r3, #1
 800097c:	617b      	str	r3, [r7, #20]
    
    while (uint32_tRetrynum) 
 800097e:	e08b      	b.n	8000a98 <XMODEM_Rx+0x13c>
    {                              
        if (uint32_tState == WAITING_START)                 
 8000980:	697b      	ldr	r3, [r7, #20]
 8000982:	2b01      	cmp	r3, #1
 8000984:	d125      	bne.n	80009d2 <XMODEM_Rx+0x76>
        {
            Serial_PutByte('C');
 8000986:	2043      	movs	r0, #67	@ 0x43
 8000988:	f7ff fe2a 	bl	80005e0 <Serial_PutByte>

            if (XMODEM_WaitForChar(&uint8_tGetChar, DOWNLOAD_TIMEOUT))
 800098c:	f107 030b 	add.w	r3, r7, #11
 8000990:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000994:	4618      	mov	r0, r3
 8000996:	f7ff fee9 	bl	800076c <XMODEM_WaitForChar>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d018      	beq.n	80009d2 <XMODEM_Rx+0x76>
            {
                /* packet head packet size  */
                if (uint8_tGetChar == XMODEM_SOH)
 80009a0:	7afb      	ldrb	r3, [r7, #11]
 80009a2:	2b01      	cmp	r3, #1
 80009a4:	d104      	bne.n	80009b0 <XMODEM_Rx+0x54>
                {
                    guint32_tPacketSize = PACKET_SIZE_SOH;
 80009a6:	4b43      	ldr	r3, [pc, #268]	@ (8000ab4 <XMODEM_Rx+0x158>)
 80009a8:	2280      	movs	r2, #128	@ 0x80
 80009aa:	601a      	str	r2, [r3, #0]
                    ChangeState(uint32_tState, RX_PACKET);
 80009ac:	2303      	movs	r3, #3
 80009ae:	617b      	str	r3, [r7, #20]
                }
                
                // x modem 1024byte
                if (uint8_tGetChar == XMODEM_STX)
 80009b0:	7afb      	ldrb	r3, [r7, #11]
 80009b2:	2b02      	cmp	r3, #2
 80009b4:	d105      	bne.n	80009c2 <XMODEM_Rx+0x66>
                {
                    guint32_tPacketSize = PACKET_SIZE_STX;
 80009b6:	4b3f      	ldr	r3, [pc, #252]	@ (8000ab4 <XMODEM_Rx+0x158>)
 80009b8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80009bc:	601a      	str	r2, [r3, #0]
                    ChangeState(uint32_tState, RX_PACKET);
 80009be:	2303      	movs	r3, #3
 80009c0:	617b      	str	r3, [r7, #20]
                }

                if ((uint8_tGetChar == ABORT1) || (uint8_tGetChar == ABORT2))
 80009c2:	7afb      	ldrb	r3, [r7, #11]
 80009c4:	2b41      	cmp	r3, #65	@ 0x41
 80009c6:	d002      	beq.n	80009ce <XMODEM_Rx+0x72>
 80009c8:	7afb      	ldrb	r3, [r7, #11]
 80009ca:	2b61      	cmp	r3, #97	@ 0x61
 80009cc:	d101      	bne.n	80009d2 <XMODEM_Rx+0x76>
                {
                    return (FALSE);
 80009ce:	2300      	movs	r3, #0
 80009d0:	e067      	b.n	8000aa2 <XMODEM_Rx+0x146>
                }
            }
        }

        if (uint32_tState == WAIT_HEAD)                      
 80009d2:	697b      	ldr	r3, [r7, #20]
 80009d4:	2b02      	cmp	r3, #2
 80009d6:	d136      	bne.n	8000a46 <XMODEM_Rx+0xea>
        {
            if (!XMODEM_WaitForChar(&uint8_tGetChar, DOWNLOAD_TIMEOUT))     
 80009d8:	f107 030b 	add.w	r3, r7, #11
 80009dc:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 80009e0:	4618      	mov	r0, r3
 80009e2:	f7ff fec3 	bl	800076c <XMODEM_WaitForChar>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d106      	bne.n	80009fa <XMODEM_Rx+0x9e>
            {                                           
                Serial_PutByte(XMODEM_NAK);
 80009ec:	2015      	movs	r0, #21
 80009ee:	f7ff fdf7 	bl	80005e0 <Serial_PutByte>

                uint32_tRetrynum--;                         
 80009f2:	693b      	ldr	r3, [r7, #16]
 80009f4:	3b01      	subs	r3, #1
 80009f6:	613b      	str	r3, [r7, #16]
 80009f8:	e020      	b.n	8000a3c <XMODEM_Rx+0xe0>
            }
            else if (uint8_tGetChar == XMODEM_SOH)
 80009fa:	7afb      	ldrb	r3, [r7, #11]
 80009fc:	2b01      	cmp	r3, #1
 80009fe:	d105      	bne.n	8000a0c <XMODEM_Rx+0xb0>
            {
                guint32_tPacketSize = PACKET_SIZE_SOH;
 8000a00:	4b2c      	ldr	r3, [pc, #176]	@ (8000ab4 <XMODEM_Rx+0x158>)
 8000a02:	2280      	movs	r2, #128	@ 0x80
 8000a04:	601a      	str	r2, [r3, #0]
                ChangeState(uint32_tState, RX_PACKET);
 8000a06:	2303      	movs	r3, #3
 8000a08:	617b      	str	r3, [r7, #20]
 8000a0a:	e017      	b.n	8000a3c <XMODEM_Rx+0xe0>
            }
            else if (uint8_tGetChar == XMODEM_STX)
 8000a0c:	7afb      	ldrb	r3, [r7, #11]
 8000a0e:	2b02      	cmp	r3, #2
 8000a10:	d106      	bne.n	8000a20 <XMODEM_Rx+0xc4>
            {
                guint32_tPacketSize = PACKET_SIZE_STX;
 8000a12:	4b28      	ldr	r3, [pc, #160]	@ (8000ab4 <XMODEM_Rx+0x158>)
 8000a14:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a18:	601a      	str	r2, [r3, #0]
                ChangeState(uint32_tState, RX_PACKET);
 8000a1a:	2303      	movs	r3, #3
 8000a1c:	617b      	str	r3, [r7, #20]
 8000a1e:	e00d      	b.n	8000a3c <XMODEM_Rx+0xe0>
            }
            else if (uint8_tGetChar == XMODEM_EOT) 
 8000a20:	7afb      	ldrb	r3, [r7, #11]
 8000a22:	2b04      	cmp	r3, #4
 8000a24:	d10a      	bne.n	8000a3c <XMODEM_Rx+0xe0>
            {
                Serial_PutByte(XMODEM_ACK);
 8000a26:	2006      	movs	r0, #6
 8000a28:	f7ff fdda 	bl	80005e0 <Serial_PutByte>

                *p_size = (uint8_tDestAddress - uint8_tStartAddress);
 8000a2c:	683a      	ldr	r2, [r7, #0]
 8000a2e:	68fb      	ldr	r3, [r7, #12]
 8000a30:	1ad3      	subs	r3, r2, r3
 8000a32:	461a      	mov	r2, r3
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	601a      	str	r2, [r3, #0]
                //*p_size = guint32_tPacketTSize;
                return (TRUE);
 8000a38:	2301      	movs	r3, #1
 8000a3a:	e032      	b.n	8000aa2 <XMODEM_Rx+0x146>
            }

            if (uint8_tGetChar == XMODEM_CAN) /* CANCEL */
 8000a3c:	7afb      	ldrb	r3, [r7, #11]
 8000a3e:	2b18      	cmp	r3, #24
 8000a40:	d101      	bne.n	8000a46 <XMODEM_Rx+0xea>
            {
                return (FALSE);                        
 8000a42:	2300      	movs	r3, #0
 8000a44:	e02d      	b.n	8000aa2 <XMODEM_Rx+0x146>
            }
        }

        if (uint32_tState == RX_PACKET)
 8000a46:	697b      	ldr	r3, [r7, #20]
 8000a48:	2b03      	cmp	r3, #3
 8000a4a:	d125      	bne.n	8000a98 <XMODEM_Rx+0x13c>
        {
            if (XMODEM_GetRecord(uint8_tDestAddress))
 8000a4c:	6838      	ldr	r0, [r7, #0]
 8000a4e:	f7ff feb7 	bl	80007c0 <XMODEM_GetRecord>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d017      	beq.n	8000a88 <XMODEM_Rx+0x12c>
            {
                Serial_PutByte(XMODEM_ACK);
 8000a58:	2006      	movs	r0, #6
 8000a5a:	f7ff fdc1 	bl	80005e0 <Serial_PutByte>
                uint8_tDestAddress += guint32_tPacketSize;
 8000a5e:	4b15      	ldr	r3, [pc, #84]	@ (8000ab4 <XMODEM_Rx+0x158>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	683a      	ldr	r2, [r7, #0]
 8000a64:	4413      	add	r3, r2
 8000a66:	603b      	str	r3, [r7, #0]
                guint32_tPacketTSize += guint32_tPacketSize;
 8000a68:	4b10      	ldr	r3, [pc, #64]	@ (8000aac <XMODEM_Rx+0x150>)
 8000a6a:	681a      	ldr	r2, [r3, #0]
 8000a6c:	4b11      	ldr	r3, [pc, #68]	@ (8000ab4 <XMODEM_Rx+0x158>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	4413      	add	r3, r2
 8000a72:	4a0e      	ldr	r2, [pc, #56]	@ (8000aac <XMODEM_Rx+0x150>)
 8000a74:	6013      	str	r3, [r2, #0]
                ++guint8_tPacketNumber;
 8000a76:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab0 <XMODEM_Rx+0x154>)
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	3301      	adds	r3, #1
 8000a7c:	b2da      	uxtb	r2, r3
 8000a7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab0 <XMODEM_Rx+0x154>)
 8000a80:	701a      	strb	r2, [r3, #0]
                ChangeState(uint32_tState, WAIT_HEAD);
 8000a82:	2302      	movs	r3, #2
 8000a84:	617b      	str	r3, [r7, #20]
 8000a86:	e007      	b.n	8000a98 <XMODEM_Rx+0x13c>
            }
            else
            {
                Serial_PutByte(XMODEM_ACK);
 8000a88:	2006      	movs	r0, #6
 8000a8a:	f7ff fda9 	bl	80005e0 <Serial_PutByte>
                uint32_tRetrynum--;
 8000a8e:	693b      	ldr	r3, [r7, #16]
 8000a90:	3b01      	subs	r3, #1
 8000a92:	613b      	str	r3, [r7, #16]
                ChangeState(uint32_tState, WAIT_HEAD);
 8000a94:	2302      	movs	r3, #2
 8000a96:	617b      	str	r3, [r7, #20]
    while (uint32_tRetrynum) 
 8000a98:	693b      	ldr	r3, [r7, #16]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	f47f af70 	bne.w	8000980 <XMODEM_Rx+0x24>
            }
        }
    }

    return (FALSE);
 8000aa0:	2300      	movs	r3, #0
}
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	3718      	adds	r7, #24
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	200000b4 	.word	0x200000b4
 8000ab0:	200000ac 	.word	0x200000ac
 8000ab4:	200000b0 	.word	0x200000b0

08000ab8 <_write>:
//----------------------------------------
// retarget
//----------------------------------------
extern UART_HandleTypeDef hlpuart1;
int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b084      	sub	sp, #16
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	60f8      	str	r0, [r7, #12]
 8000ac0:	60b9      	str	r1, [r7, #8]
 8000ac2:	607a      	str	r2, [r7, #4]
    if ( HAL_UART_Transmit(&hlpuart1, ptr, len, len) == HAL_OK ) return len;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	b29a      	uxth	r2, r3
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	68b9      	ldr	r1, [r7, #8]
 8000acc:	4806      	ldr	r0, [pc, #24]	@ (8000ae8 <_write+0x30>)
 8000ace:	f004 fbd3 	bl	8005278 <HAL_UART_Transmit>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d101      	bne.n	8000adc <_write+0x24>
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	e000      	b.n	8000ade <_write+0x26>
    else return 0;
 8000adc:	2300      	movs	r3, #0
}
 8000ade:	4618      	mov	r0, r3
 8000ae0:	3710      	adds	r7, #16
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	200002e8 	.word	0x200002e8

08000aec <Convert_Char>:
//----------------------------------------
// CLI UART CALLBACK for stm32f
//----------------------------------------
/* USER CODE BEGIN 1 */
void Convert_Char(uint8_t *byte)
{
 8000aec:	b480      	push	{r7}
 8000aee:	b083      	sub	sp, #12
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
    #if 1 // LOW to UP
    if ((*byte >= LOWER_A) && (*byte <= LOWER_Z)) {
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	2b60      	cmp	r3, #96	@ 0x60
 8000afa:	d909      	bls.n	8000b10 <Convert_Char+0x24>
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	2b7a      	cmp	r3, #122	@ 0x7a
 8000b02:	d805      	bhi.n	8000b10 <Convert_Char+0x24>
        *byte -= CONVERT_CHAR_OFFSET;
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	3b20      	subs	r3, #32
 8000b0a:	b2da      	uxtb	r2, r3
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	701a      	strb	r2, [r3, #0]
    #else
    if ((*byte >= UPPER_A) && (*byte <= UPPER_Z)) {
        *byte += CONVERT_CHAR_OFFSET;
    }
    #endif
}
 8000b10:	bf00      	nop
 8000b12:	370c      	adds	r7, #12
 8000b14:	46bd      	mov	sp, r7
 8000b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1a:	4770      	bx	lr

08000b1c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
    if(huart->Instance == LPUART1) {
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4a2c      	ldr	r2, [pc, #176]	@ (8000bdc <HAL_UART_RxCpltCallback+0xc0>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d151      	bne.n	8000bd2 <HAL_UART_RxCpltCallback+0xb6>
        if (uart_rx_byte == ASCII_LF || uart_rx_byte == ASCII_CR || uart_rx_byte == ASTERISK) {
 8000b2e:	4b2c      	ldr	r3, [pc, #176]	@ (8000be0 <HAL_UART_RxCpltCallback+0xc4>)
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	2b0a      	cmp	r3, #10
 8000b34:	d007      	beq.n	8000b46 <HAL_UART_RxCpltCallback+0x2a>
 8000b36:	4b2a      	ldr	r3, [pc, #168]	@ (8000be0 <HAL_UART_RxCpltCallback+0xc4>)
 8000b38:	781b      	ldrb	r3, [r3, #0]
 8000b3a:	2b0d      	cmp	r3, #13
 8000b3c:	d003      	beq.n	8000b46 <HAL_UART_RxCpltCallback+0x2a>
 8000b3e:	4b28      	ldr	r3, [pc, #160]	@ (8000be0 <HAL_UART_RxCpltCallback+0xc4>)
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	2b2a      	cmp	r3, #42	@ 0x2a
 8000b44:	d104      	bne.n	8000b50 <HAL_UART_RxCpltCallback+0x34>
            cli.rx_done  = CLI_READY;
 8000b46:	4b27      	ldr	r3, [pc, #156]	@ (8000be4 <HAL_UART_RxCpltCallback+0xc8>)
 8000b48:	2201      	movs	r2, #1
 8000b4a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
 8000b4e:	e03b      	b.n	8000bc8 <HAL_UART_RxCpltCallback+0xac>
        } else if (uart_rx_byte == ASCII_BACKSPACE || uart_rx_byte == ASCII_DEL) {
 8000b50:	4b23      	ldr	r3, [pc, #140]	@ (8000be0 <HAL_UART_RxCpltCallback+0xc4>)
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	2b08      	cmp	r3, #8
 8000b56:	d003      	beq.n	8000b60 <HAL_UART_RxCpltCallback+0x44>
 8000b58:	4b21      	ldr	r3, [pc, #132]	@ (8000be0 <HAL_UART_RxCpltCallback+0xc4>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	2b7f      	cmp	r3, #127	@ 0x7f
 8000b5e:	d119      	bne.n	8000b94 <HAL_UART_RxCpltCallback+0x78>
            if (cli.rx_index > 0) {
 8000b60:	4b20      	ldr	r3, [pc, #128]	@ (8000be4 <HAL_UART_RxCpltCallback+0xc8>)
 8000b62:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d02e      	beq.n	8000bc8 <HAL_UART_RxCpltCallback+0xac>
                cli.buffer[--cli.rx_index] = 0;
 8000b6a:	4b1e      	ldr	r3, [pc, #120]	@ (8000be4 <HAL_UART_RxCpltCallback+0xc8>)
 8000b6c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8000b70:	3b01      	subs	r3, #1
 8000b72:	b2da      	uxtb	r2, r3
 8000b74:	4b1b      	ldr	r3, [pc, #108]	@ (8000be4 <HAL_UART_RxCpltCallback+0xc8>)
 8000b76:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 8000b7a:	4b1a      	ldr	r3, [pc, #104]	@ (8000be4 <HAL_UART_RxCpltCallback+0xc8>)
 8000b7c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8000b80:	461a      	mov	r2, r3
 8000b82:	4b18      	ldr	r3, [pc, #96]	@ (8000be4 <HAL_UART_RxCpltCallback+0xc8>)
 8000b84:	2100      	movs	r1, #0
 8000b86:	5499      	strb	r1, [r3, r2]
                printf("%c %c", ASCII_BACKSPACE, ASCII_BACKSPACE);
 8000b88:	2208      	movs	r2, #8
 8000b8a:	2108      	movs	r1, #8
 8000b8c:	4816      	ldr	r0, [pc, #88]	@ (8000be8 <HAL_UART_RxCpltCallback+0xcc>)
 8000b8e:	f008 f847 	bl	8008c20 <iprintf>
            if (cli.rx_index > 0) {
 8000b92:	e019      	b.n	8000bc8 <HAL_UART_RxCpltCallback+0xac>
            }
        } else {
            Convert_Char(&uart_rx_byte);
 8000b94:	4812      	ldr	r0, [pc, #72]	@ (8000be0 <HAL_UART_RxCpltCallback+0xc4>)
 8000b96:	f7ff ffa9 	bl	8000aec <Convert_Char>
            cli.buffer[cli.rx_index] = uart_rx_byte;
 8000b9a:	4b12      	ldr	r3, [pc, #72]	@ (8000be4 <HAL_UART_RxCpltCallback+0xc8>)
 8000b9c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8000ba0:	461a      	mov	r2, r3
 8000ba2:	4b0f      	ldr	r3, [pc, #60]	@ (8000be0 <HAL_UART_RxCpltCallback+0xc4>)
 8000ba4:	7819      	ldrb	r1, [r3, #0]
 8000ba6:	4b0f      	ldr	r3, [pc, #60]	@ (8000be4 <HAL_UART_RxCpltCallback+0xc8>)
 8000ba8:	5499      	strb	r1, [r3, r2]
            cli.rx_index = (cli.rx_index + 1) % UART_BUF_MAX;
 8000baa:	4b0e      	ldr	r3, [pc, #56]	@ (8000be4 <HAL_UART_RxCpltCallback+0xc8>)
 8000bac:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8000bb0:	3301      	adds	r3, #1
 8000bb2:	425a      	negs	r2, r3
 8000bb4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000bb8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8000bbc:	bf58      	it	pl
 8000bbe:	4253      	negpl	r3, r2
 8000bc0:	b2da      	uxtb	r2, r3
 8000bc2:	4b08      	ldr	r3, [pc, #32]	@ (8000be4 <HAL_UART_RxCpltCallback+0xc8>)
 8000bc4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
        }
        // uart rxne pending clear
        HAL_UART_Receive_IT(&hlpuart1, &uart_rx_byte, UART_BYTE);
 8000bc8:	2201      	movs	r2, #1
 8000bca:	4905      	ldr	r1, [pc, #20]	@ (8000be0 <HAL_UART_RxCpltCallback+0xc4>)
 8000bcc:	4807      	ldr	r0, [pc, #28]	@ (8000bec <HAL_UART_RxCpltCallback+0xd0>)
 8000bce:	f004 fbe1 	bl	8005394 <HAL_UART_Receive_IT>
    }
}
 8000bd2:	bf00      	nop
 8000bd4:	3708      	adds	r7, #8
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	40008000 	.word	0x40008000
 8000be0:	200000bc 	.word	0x200000bc
 8000be4:	200000c0 	.word	0x200000c0
 8000be8:	08009d28 	.word	0x08009d28
 8000bec:	200002e8 	.word	0x200002e8

08000bf0 <CLI_Init>:
//----------------------------------------


void CLI_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
    setbuf(stdin, NULL);
 8000bf4:	4b0e      	ldr	r3, [pc, #56]	@ (8000c30 <CLI_Init+0x40>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	685b      	ldr	r3, [r3, #4]
 8000bfa:	2100      	movs	r1, #0
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f008 f87f 	bl	8008d00 <setbuf>
    setbuf(stdout,NULL);
 8000c02:	4b0b      	ldr	r3, [pc, #44]	@ (8000c30 <CLI_Init+0x40>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	689b      	ldr	r3, [r3, #8]
 8000c08:	2100      	movs	r1, #0
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f008 f878 	bl	8008d00 <setbuf>
    memset(&cli, 0x0, sizeof(CLI_t));
 8000c10:	2283      	movs	r2, #131	@ 0x83
 8000c12:	2100      	movs	r1, #0
 8000c14:	4807      	ldr	r0, [pc, #28]	@ (8000c34 <CLI_Init+0x44>)
 8000c16:	f008 fa07 	bl	8009028 <memset>
    HAL_UART_Receive_IT(&hlpuart1, &uart_rx_byte, UART_BYTE);
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	4906      	ldr	r1, [pc, #24]	@ (8000c38 <CLI_Init+0x48>)
 8000c1e:	4807      	ldr	r0, [pc, #28]	@ (8000c3c <CLI_Init+0x4c>)
 8000c20:	f004 fbb8 	bl	8005394 <HAL_UART_Receive_IT>
    cbf_boot_logo(0, NULL);
 8000c24:	2100      	movs	r1, #0
 8000c26:	2000      	movs	r0, #0
 8000c28:	f000 f8dc 	bl	8000de4 <cbf_boot_logo>
}
 8000c2c:	bf00      	nop
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	20000040 	.word	0x20000040
 8000c34:	200000c0 	.word	0x200000c0
 8000c38:	200000bc 	.word	0x200000bc
 8000c3c:	200002e8 	.word	0x200002e8

08000c40 <parser>:


/* CLI PARSER */
#define DBG_CMD 0
int parser(char *cmd)
{
 8000c40:	b590      	push	{r4, r7, lr}
 8000c42:	b091      	sub	sp, #68	@ 0x44
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
    int     argc = 0;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    char   *argv[NUMBER_OF_DELIMITER_VALUE];
    char   **ppStr  = NULL;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	63bb      	str	r3, [r7, #56]	@ 0x38
    short   str_len = 0;
 8000c50:	2300      	movs	r3, #0
 8000c52:	867b      	strh	r3, [r7, #50]	@ 0x32
    
    if (cmd == NULL) {
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d102      	bne.n	8000c60 <parser+0x20>
        printf("CMD Error\r\n");
 8000c5a:	485a      	ldr	r0, [pc, #360]	@ (8000dc4 <parser+0x184>)
 8000c5c:	f008 f848 	bl	8008cf0 <puts>
    }
    
    // is cmd repeat?
    if (uart_rx_byte == ASTERISK) {
 8000c60:	4b59      	ldr	r3, [pc, #356]	@ (8000dc8 <parser+0x188>)
 8000c62:	781b      	ldrb	r3, [r3, #0]
 8000c64:	2b2a      	cmp	r3, #42	@ 0x2a
 8000c66:	d10b      	bne.n	8000c80 <parser+0x40>
        strcpy(cmd, (char *)&gRx_cmd_repeat[0]);
 8000c68:	4958      	ldr	r1, [pc, #352]	@ (8000dcc <parser+0x18c>)
 8000c6a:	6878      	ldr	r0, [r7, #4]
 8000c6c:	f008 fac3 	bl	80091f6 <strcpy>
        #if DBG_CMD
        printf("STR:%s", gRx_cmd_repeat);
        #endif
        printf("\r\n");
 8000c70:	4857      	ldr	r0, [pc, #348]	@ (8000dd0 <parser+0x190>)
 8000c72:	f008 f83d 	bl	8008cf0 <puts>
        cli.is_cmd_repeat = TRUE;
 8000c76:	4b57      	ldr	r3, [pc, #348]	@ (8000dd4 <parser+0x194>)
 8000c78:	2201      	movs	r2, #1
 8000c7a:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
 8000c7e:	e003      	b.n	8000c88 <parser+0x48>
    } else {
        cli.is_cmd_repeat = FALSE;
 8000c80:	4b54      	ldr	r3, [pc, #336]	@ (8000dd4 <parser+0x194>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
    }

	//----------------------------------------
    // SPLIT THE UART RX STRING
    //----------------------------------------
    argv[argc++] = strtok(cmd, D_DELIMITER);
 8000c88:	6bfc      	ldr	r4, [r7, #60]	@ 0x3c
 8000c8a:	1c63      	adds	r3, r4, #1
 8000c8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000c8e:	4952      	ldr	r1, [pc, #328]	@ (8000dd8 <parser+0x198>)
 8000c90:	6878      	ldr	r0, [r7, #4]
 8000c92:	f008 f9d1 	bl	8009038 <strtok>
 8000c96:	4602      	mov	r2, r0
 8000c98:	00a3      	lsls	r3, r4, #2
 8000c9a:	3340      	adds	r3, #64	@ 0x40
 8000c9c:	443b      	add	r3, r7
 8000c9e:	f843 2c38 	str.w	r2, [r3, #-56]

    while (1) {
        argv[argc] = strtok(NULL, D_DELIMITER);
 8000ca2:	494d      	ldr	r1, [pc, #308]	@ (8000dd8 <parser+0x198>)
 8000ca4:	2000      	movs	r0, #0
 8000ca6:	f008 f9c7 	bl	8009038 <strtok>
 8000caa:	4602      	mov	r2, r0
 8000cac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000cae:	009b      	lsls	r3, r3, #2
 8000cb0:	3340      	adds	r3, #64	@ 0x40
 8000cb2:	443b      	add	r3, r7
 8000cb4:	f843 2c38 	str.w	r2, [r3, #-56]
        
        if (argv[argc] == NULL) {
 8000cb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000cba:	009b      	lsls	r3, r3, #2
 8000cbc:	3340      	adds	r3, #64	@ 0x40
 8000cbe:	443b      	add	r3, r7
 8000cc0:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d006      	beq.n	8000cd6 <parser+0x96>
            break;
        }

        if (++argc >= NUMBER_OF_DELIMITER_VALUE) {
 8000cc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000cca:	3301      	adds	r3, #1
 8000ccc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000cce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000cd0:	2b09      	cmp	r3, #9
 8000cd2:	dc02      	bgt.n	8000cda <parser+0x9a>
        argv[argc] = strtok(NULL, D_DELIMITER);
 8000cd4:	e7e5      	b.n	8000ca2 <parser+0x62>
            break;
 8000cd6:	bf00      	nop
 8000cd8:	e000      	b.n	8000cdc <parser+0x9c>
            break;
 8000cda:	bf00      	nop
    }

    //----------------------------------------
    // FIND THE MATCHED STRING
    //----------------------------------------
    for (short cnt = 0; cmd_list[cnt].name != NULL; cnt++) {
 8000cdc:	2300      	movs	r3, #0
 8000cde:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8000ce0:	e025      	b.n	8000d2e <parser+0xee>
        if (strcmp(cmd_list[cnt].name, argv[0]) == CLI_MATCH) {
 8000ce2:	f9b7 2036 	ldrsh.w	r2, [r7, #54]	@ 0x36
 8000ce6:	493d      	ldr	r1, [pc, #244]	@ (8000ddc <parser+0x19c>)
 8000ce8:	4613      	mov	r3, r2
 8000cea:	005b      	lsls	r3, r3, #1
 8000cec:	4413      	add	r3, r2
 8000cee:	009b      	lsls	r3, r3, #2
 8000cf0:	440b      	add	r3, r1
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	68ba      	ldr	r2, [r7, #8]
 8000cf6:	4611      	mov	r1, r2
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f7ff fa91 	bl	8000220 <strcmp>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d10e      	bne.n	8000d22 <parser+0xe2>
            cmd_list[cnt].func(argc, argv);
 8000d04:	f9b7 2036 	ldrsh.w	r2, [r7, #54]	@ 0x36
 8000d08:	4934      	ldr	r1, [pc, #208]	@ (8000ddc <parser+0x19c>)
 8000d0a:	4613      	mov	r3, r2
 8000d0c:	005b      	lsls	r3, r3, #1
 8000d0e:	4413      	add	r3, r2
 8000d10:	009b      	lsls	r3, r3, #2
 8000d12:	440b      	add	r3, r1
 8000d14:	3304      	adds	r3, #4
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	f107 0208 	add.w	r2, r7, #8
 8000d1c:	4611      	mov	r1, r2
 8000d1e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8000d20:	4798      	blx	r3
    for (short cnt = 0; cmd_list[cnt].name != NULL; cnt++) {
 8000d22:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8000d26:	b29b      	uxth	r3, r3
 8000d28:	3301      	adds	r3, #1
 8000d2a:	b29b      	uxth	r3, r3
 8000d2c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8000d2e:	f9b7 2036 	ldrsh.w	r2, [r7, #54]	@ 0x36
 8000d32:	492a      	ldr	r1, [pc, #168]	@ (8000ddc <parser+0x19c>)
 8000d34:	4613      	mov	r3, r2
 8000d36:	005b      	lsls	r3, r3, #1
 8000d38:	4413      	add	r3, r2
 8000d3a:	009b      	lsls	r3, r3, #2
 8000d3c:	440b      	add	r3, r1
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d1ce      	bne.n	8000ce2 <parser+0xa2>
        }
    }
    
    // Cpy Last Command...
    if (cli.is_cmd_repeat == FALSE) {
 8000d44:	4b23      	ldr	r3, [pc, #140]	@ (8000dd4 <parser+0x194>)
 8000d46:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d12c      	bne.n	8000da8 <parser+0x168>
        memset((char *)&gRx_cmd_repeat[0], (char)'\0', sizeof(gRx_cmd_repeat));
 8000d4e:	2280      	movs	r2, #128	@ 0x80
 8000d50:	2100      	movs	r1, #0
 8000d52:	481e      	ldr	r0, [pc, #120]	@ (8000dcc <parser+0x18c>)
 8000d54:	f008 f968 	bl	8009028 <memset>
        ppStr = &argv[0];
 8000d58:	f107 0308 	add.w	r3, r7, #8
 8000d5c:	63bb      	str	r3, [r7, #56]	@ 0x38
        for (short cnt = 0; cnt < argc; cnt++) {
 8000d5e:	2300      	movs	r3, #0
 8000d60:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8000d62:	e01c      	b.n	8000d9e <parser+0x15e>
            strcpy(&gRx_cmd_repeat[0] + strlen(&gRx_cmd_repeat[0]), *ppStr++);
 8000d64:	4819      	ldr	r0, [pc, #100]	@ (8000dcc <parser+0x18c>)
 8000d66:	f7ff fa65 	bl	8000234 <strlen>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	4a17      	ldr	r2, [pc, #92]	@ (8000dcc <parser+0x18c>)
 8000d6e:	1898      	adds	r0, r3, r2
 8000d70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d72:	1d1a      	adds	r2, r3, #4
 8000d74:	63ba      	str	r2, [r7, #56]	@ 0x38
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4619      	mov	r1, r3
 8000d7a:	f008 fa3c 	bl	80091f6 <strcpy>
            str_len = strlen(&gRx_cmd_repeat[0]);
 8000d7e:	4813      	ldr	r0, [pc, #76]	@ (8000dcc <parser+0x18c>)
 8000d80:	f7ff fa58 	bl	8000234 <strlen>
 8000d84:	4603      	mov	r3, r0
 8000d86:	867b      	strh	r3, [r7, #50]	@ 0x32
            gRx_cmd_repeat[str_len] = SPACE_BAR;
 8000d88:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 8000d8c:	4a0f      	ldr	r2, [pc, #60]	@ (8000dcc <parser+0x18c>)
 8000d8e:	2120      	movs	r1, #32
 8000d90:	54d1      	strb	r1, [r2, r3]
        for (short cnt = 0; cnt < argc; cnt++) {
 8000d92:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 8000d96:	b29b      	uxth	r3, r3
 8000d98:	3301      	adds	r3, #1
 8000d9a:	b29b      	uxth	r3, r3
 8000d9c:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8000d9e:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	@ 0x34
 8000da2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000da4:	429a      	cmp	r2, r3
 8000da6:	dcdd      	bgt.n	8000d64 <parser+0x124>
        #if DBG_CMD
        printf("cpy str:%s\r\n", gRx_cmd_repeat);
        #endif
    }

    memset(&cli, 0x0, sizeof(CLI_t));
 8000da8:	2283      	movs	r2, #131	@ 0x83
 8000daa:	2100      	movs	r1, #0
 8000dac:	4809      	ldr	r0, [pc, #36]	@ (8000dd4 <parser+0x194>)
 8000dae:	f008 f93b 	bl	8009028 <memset>
    printf(" $Fish >> ");
 8000db2:	480b      	ldr	r0, [pc, #44]	@ (8000de0 <parser+0x1a0>)
 8000db4:	f007 ff34 	bl	8008c20 <iprintf>
    
    return LIST_NOT_FOUND;
 8000db8:	2301      	movs	r3, #1
}
 8000dba:	4618      	mov	r0, r3
 8000dbc:	3744      	adds	r7, #68	@ 0x44
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd90      	pop	{r4, r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	08009d30 	.word	0x08009d30
 8000dc8:	200000bc 	.word	0x200000bc
 8000dcc:	20000148 	.word	0x20000148
 8000dd0:	08009d3c 	.word	0x08009d3c
 8000dd4:	200000c0 	.word	0x200000c0
 8000dd8:	08009d40 	.word	0x08009d40
 8000ddc:	0800a9c8 	.word	0x0800a9c8
 8000de0:	08009d44 	.word	0x08009d44

08000de4 <cbf_boot_logo>:

//----------------------------------------
// CALL BACK FUNCTION
//----------------------------------------
int cbf_boot_logo(int argc, char *argv[])
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
 8000dec:	6039      	str	r1, [r7, #0]
    CONSOLE_SPLIT;
 8000dee:	4812      	ldr	r0, [pc, #72]	@ (8000e38 <cbf_boot_logo+0x54>)
 8000df0:	f007 ff7e 	bl	8008cf0 <puts>
    printf("+==========================================================+\r\n");
 8000df4:	4811      	ldr	r0, [pc, #68]	@ (8000e3c <cbf_boot_logo+0x58>)
 8000df6:	f007 ff7b 	bl	8008cf0 <puts>
    printf("|,------.   ,--.             ,--.                          |\r\n");
 8000dfa:	4811      	ldr	r0, [pc, #68]	@ (8000e40 <cbf_boot_logo+0x5c>)
 8000dfc:	f007 ff78 	bl	8008cf0 <puts>
    printf("||  .---'   `--'    ,---.    |  ,---.                      |\r\n");
 8000e00:	4810      	ldr	r0, [pc, #64]	@ (8000e44 <cbf_boot_logo+0x60>)
 8000e02:	f007 ff75 	bl	8008cf0 <puts>
    printf("||  `--,    ,--.   (  .-'    |  .-.  |                     |\r\n");
 8000e06:	4810      	ldr	r0, [pc, #64]	@ (8000e48 <cbf_boot_logo+0x64>)
 8000e08:	f007 ff72 	bl	8008cf0 <puts>
    printf("||  |`      |  |   .-'  `)   |  | |  |   BootLoader V1.0   |\r\n");
 8000e0c:	480f      	ldr	r0, [pc, #60]	@ (8000e4c <cbf_boot_logo+0x68>)
 8000e0e:	f007 ff6f 	bl	8008cf0 <puts>
    printf("|`--'       `--'   `----'    `--' `--'   %s       |\r\n", __DATE__);
 8000e12:	490f      	ldr	r1, [pc, #60]	@ (8000e50 <cbf_boot_logo+0x6c>)
 8000e14:	480f      	ldr	r0, [pc, #60]	@ (8000e54 <cbf_boot_logo+0x70>)
 8000e16:	f007 ff03 	bl	8008c20 <iprintf>
    printf("+==========================================================+\r\n");
 8000e1a:	4808      	ldr	r0, [pc, #32]	@ (8000e3c <cbf_boot_logo+0x58>)
 8000e1c:	f007 ff68 	bl	8008cf0 <puts>
    CONSOLE_SPLIT;
 8000e20:	4805      	ldr	r0, [pc, #20]	@ (8000e38 <cbf_boot_logo+0x54>)
 8000e22:	f007 ff65 	bl	8008cf0 <puts>
    printf(" $Fish >> ");
 8000e26:	480c      	ldr	r0, [pc, #48]	@ (8000e58 <cbf_boot_logo+0x74>)
 8000e28:	f007 fefa 	bl	8008c20 <iprintf>
    return 0;
 8000e2c:	2300      	movs	r3, #0
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	3708      	adds	r7, #8
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	08009d50 	.word	0x08009d50
 8000e3c:	08009d84 	.word	0x08009d84
 8000e40:	08009dc4 	.word	0x08009dc4
 8000e44:	08009e04 	.word	0x08009e04
 8000e48:	08009e44 	.word	0x08009e44
 8000e4c:	08009e84 	.word	0x08009e84
 8000e50:	08009ec4 	.word	0x08009ec4
 8000e54:	08009ed0 	.word	0x08009ed0
 8000e58:	08009d44 	.word	0x08009d44

08000e5c <cbf_sn>:

int cbf_sn(int argc, char *argv[])
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b083      	sub	sp, #12
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
 8000e64:	6039      	str	r1, [r7, #0]
#if LEGACY
    printf("SN : %s\r\n", (char *)tag->fw_sn);
#endif
    return 0;
 8000e66:	2300      	movs	r3, #0
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	370c      	adds	r7, #12
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e72:	4770      	bx	lr

08000e74 <cbf_help>:

int cbf_help(int argc, char *argv[])
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b084      	sub	sp, #16
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
 8000e7c:	6039      	str	r1, [r7, #0]
    CONSOLE_SPLIT;
 8000e7e:	481c      	ldr	r0, [pc, #112]	@ (8000ef0 <cbf_help+0x7c>)
 8000e80:	f007 ff36 	bl	8008cf0 <puts>
    printf("Command List %-6s Description\r\n", "||");
 8000e84:	491b      	ldr	r1, [pc, #108]	@ (8000ef4 <cbf_help+0x80>)
 8000e86:	481c      	ldr	r0, [pc, #112]	@ (8000ef8 <cbf_help+0x84>)
 8000e88:	f007 feca 	bl	8008c20 <iprintf>
    CONSOLE_SPLIT;
 8000e8c:	4818      	ldr	r0, [pc, #96]	@ (8000ef0 <cbf_help+0x7c>)
 8000e8e:	f007 ff2f 	bl	8008cf0 <puts>
    for (int cnt = 1; cmd_list[cnt].name != NULL; cnt++) {
 8000e92:	2301      	movs	r3, #1
 8000e94:	60fb      	str	r3, [r7, #12]
 8000e96:	e01b      	b.n	8000ed0 <cbf_help+0x5c>
        printf("%-20s", cmd_list[cnt].name);
 8000e98:	4918      	ldr	r1, [pc, #96]	@ (8000efc <cbf_help+0x88>)
 8000e9a:	68fa      	ldr	r2, [r7, #12]
 8000e9c:	4613      	mov	r3, r2
 8000e9e:	005b      	lsls	r3, r3, #1
 8000ea0:	4413      	add	r3, r2
 8000ea2:	009b      	lsls	r3, r3, #2
 8000ea4:	440b      	add	r3, r1
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	4815      	ldr	r0, [pc, #84]	@ (8000f00 <cbf_help+0x8c>)
 8000eac:	f007 feb8 	bl	8008c20 <iprintf>
        printf("%-30s\r", cmd_list[cnt].description);
 8000eb0:	4912      	ldr	r1, [pc, #72]	@ (8000efc <cbf_help+0x88>)
 8000eb2:	68fa      	ldr	r2, [r7, #12]
 8000eb4:	4613      	mov	r3, r2
 8000eb6:	005b      	lsls	r3, r3, #1
 8000eb8:	4413      	add	r3, r2
 8000eba:	009b      	lsls	r3, r3, #2
 8000ebc:	440b      	add	r3, r1
 8000ebe:	3308      	adds	r3, #8
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	480f      	ldr	r0, [pc, #60]	@ (8000f04 <cbf_help+0x90>)
 8000ec6:	f007 feab 	bl	8008c20 <iprintf>
    for (int cnt = 1; cmd_list[cnt].name != NULL; cnt++) {
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	3301      	adds	r3, #1
 8000ece:	60fb      	str	r3, [r7, #12]
 8000ed0:	490a      	ldr	r1, [pc, #40]	@ (8000efc <cbf_help+0x88>)
 8000ed2:	68fa      	ldr	r2, [r7, #12]
 8000ed4:	4613      	mov	r3, r2
 8000ed6:	005b      	lsls	r3, r3, #1
 8000ed8:	4413      	add	r3, r2
 8000eda:	009b      	lsls	r3, r3, #2
 8000edc:	440b      	add	r3, r1
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d1d9      	bne.n	8000e98 <cbf_help+0x24>
    }
    return 0;
 8000ee4:	2300      	movs	r3, #0
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	3710      	adds	r7, #16
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	08009d50 	.word	0x08009d50
 8000ef4:	08009f08 	.word	0x08009f08
 8000ef8:	08009f0c 	.word	0x08009f0c
 8000efc:	0800a9c8 	.word	0x0800a9c8
 8000f00:	08009f2c 	.word	0x08009f2c
 8000f04:	08009f34 	.word	0x08009f34

08000f08 <cbf_reset>:

int cbf_reset(int argc, char *argv[])
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
 8000f10:	6039      	str	r1, [r7, #0]
    // software reset
    HAL_NVIC_SystemReset();
 8000f12:	f001 fa95 	bl	8002440 <HAL_NVIC_SystemReset>
    return 0;
 8000f16:	2300      	movs	r3, #0
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	3708      	adds	r7, #8
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <cbf_test>:

int cbf_test(int argc, char *argv[])
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	6039      	str	r1, [r7, #0]
	printf("argv : %s \r\n", argv[0]);
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	4619      	mov	r1, r3
 8000f30:	4805      	ldr	r0, [pc, #20]	@ (8000f48 <cbf_test+0x28>)
 8000f32:	f007 fe75 	bl	8008c20 <iprintf>
	//printf("argc : %d , argv : %s \r\n", argc, argv[1]);
	printf("TEST \r\n");
 8000f36:	4805      	ldr	r0, [pc, #20]	@ (8000f4c <cbf_test+0x2c>)
 8000f38:	f007 feda 	bl	8008cf0 <puts>
	return 0;
 8000f3c:	2300      	movs	r3, #0
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	08009f3c 	.word	0x08009f3c
 8000f4c:	08009f4c 	.word	0x08009f4c

08000f50 <cbf_xmodem>:


int cbf_xmodem(int argc, char *argv[])
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b086      	sub	sp, #24
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	6039      	str	r1, [r7, #0]
#if BOOT_MODE
    uint32_t x_modem_size = 0;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	60fb      	str	r3, [r7, #12]
    uint32_t flash_ret = 0;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	617b      	str	r3, [r7, #20]

    // f/w update using uart polling
    HAL_NVIC_DisableIRQ(LPUART1_IRQn);
 8000f62:	205b      	movs	r0, #91	@ 0x5b
 8000f64:	f001 fa54 	bl	8002410 <HAL_NVIC_DisableIRQ>

    flash_ret = FLASH_If_Erase(APPLICATION_ADDRESS);
 8000f68:	481c      	ldr	r0, [pc, #112]	@ (8000fdc <cbf_xmodem+0x8c>)
 8000f6a:	f7ff fb65 	bl	8000638 <FLASH_If_Erase>
 8000f6e:	6178      	str	r0, [r7, #20]
    if (flash_ret == FALSE) {
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d102      	bne.n	8000f7c <cbf_xmodem+0x2c>
        printf("Flash Erase Error\r\n");
 8000f76:	481a      	ldr	r0, [pc, #104]	@ (8000fe0 <cbf_xmodem+0x90>)
 8000f78:	f007 feba 	bl	8008cf0 <puts>
    }

    // entering x-modem ...
    Xmodem_InitVariable();
 8000f7c:	f7ff fbc2 	bl	8000704 <Xmodem_InitVariable>
    
    uint8_t ret = XMODEM_Rx(&x_modem_size, (uint8_t *)APPLICATION_ADDRESS);
 8000f80:	f107 030c 	add.w	r3, r7, #12
 8000f84:	4915      	ldr	r1, [pc, #84]	@ (8000fdc <cbf_xmodem+0x8c>)
 8000f86:	4618      	mov	r0, r3
 8000f88:	f7ff fce8 	bl	800095c <XMODEM_Rx>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	74fb      	strb	r3, [r7, #19]
    
    HAL_FLASH_Lock();
 8000f90:	f001 fc66 	bl	8002860 <HAL_FLASH_Lock>

    printf("\r\n");
 8000f94:	4813      	ldr	r0, [pc, #76]	@ (8000fe4 <cbf_xmodem+0x94>)
 8000f96:	f007 feab 	bl	8008cf0 <puts>
    CONSOLE_SPLIT;
 8000f9a:	4813      	ldr	r0, [pc, #76]	@ (8000fe8 <cbf_xmodem+0x98>)
 8000f9c:	f007 fea8 	bl	8008cf0 <puts>
    if (ret == FALSE) {
 8000fa0:	7cfb      	ldrb	r3, [r7, #19]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d103      	bne.n	8000fae <cbf_xmodem+0x5e>
        printf("X-Modem Failed\r\n");
 8000fa6:	4811      	ldr	r0, [pc, #68]	@ (8000fec <cbf_xmodem+0x9c>)
 8000fa8:	f007 fea2 	bl	8008cf0 <puts>
 8000fac:	e004      	b.n	8000fb8 <cbf_xmodem+0x68>
    } else {
        printf("X-Modem Completed size : %u byte\r\n", (int)x_modem_size);
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	480f      	ldr	r0, [pc, #60]	@ (8000ff0 <cbf_xmodem+0xa0>)
 8000fb4:	f007 fe34 	bl	8008c20 <iprintf>
    }
    CONSOLE_SPLIT;
 8000fb8:	480b      	ldr	r0, [pc, #44]	@ (8000fe8 <cbf_xmodem+0x98>)
 8000fba:	f007 fe99 	bl	8008cf0 <puts>

    // resetting uart isr
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	205b      	movs	r0, #91	@ 0x5b
 8000fc4:	f001 f9e2 	bl	800238c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8000fc8:	205b      	movs	r0, #91	@ 0x5b
 8000fca:	f001 fa09 	bl	80023e0 <HAL_NVIC_EnableIRQ>
#else
    CONSOLE_SPLIT;
    printf("You should update f/w in the boot mode.\r\nboot mode is being entered... \r\n");
    CONSOLE_SPLIT;    
#endif
    HAL_NVIC_SystemReset();
 8000fce:	f001 fa37 	bl	8002440 <HAL_NVIC_SystemReset>
    return 0;
 8000fd2:	2300      	movs	r3, #0
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	3718      	adds	r7, #24
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	08011000 	.word	0x08011000
 8000fe0:	08009f54 	.word	0x08009f54
 8000fe4:	08009d3c 	.word	0x08009d3c
 8000fe8:	08009d50 	.word	0x08009d50
 8000fec:	08009f68 	.word	0x08009f68
 8000ff0:	08009f78 	.word	0x08009f78

08000ff4 <check_memory_range>:

static uint8_t check_memory_range(uint32_t address)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
    if ( ((address >= (uint32_t )FLASH_RANGE_START)        && (address <= (uint32_t )FLASH_RANGE_END)) ||
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001002:	d303      	bcc.n	800100c <check_memory_range+0x18>
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	4a0a      	ldr	r2, [pc, #40]	@ (8001030 <check_memory_range+0x3c>)
 8001008:	4293      	cmp	r3, r2
 800100a:	d307      	bcc.n	800101c <check_memory_range+0x28>
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001012:	d305      	bcc.n	8001020 <check_memory_range+0x2c>
         ((address >= (uint32_t )ADDR_INTERNAL_SRAM_START) && (address <= (uint32_t )ADDR_INTERNAL_SRAM_END))) {
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	4a07      	ldr	r2, [pc, #28]	@ (8001034 <check_memory_range+0x40>)
 8001018:	4293      	cmp	r3, r2
 800101a:	d201      	bcs.n	8001020 <check_memory_range+0x2c>
        return TRUE;
 800101c:	2301      	movs	r3, #1
 800101e:	e000      	b.n	8001022 <check_memory_range+0x2e>
    } else {
        return FALSE;
 8001020:	2300      	movs	r3, #0
    }
}
 8001022:	4618      	mov	r0, r3
 8001024:	370c      	adds	r7, #12
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	0801ffff 	.word	0x0801ffff
 8001034:	20024000 	.word	0x20024000

08001038 <cbf_dump>:
#define CHAR_SPACE          ' '
#define CHAR_z              'z'
#define CHAR_dot            '.'
#define ASCII_CHAR_DUMP     0
int cbf_dump(int argc, char *argv[])
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b086      	sub	sp, #24
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	6039      	str	r1, [r7, #0]
    uint32_t size  = atoi(argv[2]);
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	3308      	adds	r3, #8
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4618      	mov	r0, r3
 800104a:	f007 fbe1 	bl	8008810 <atoi>
 800104e:	4603      	mov	r3, r0
 8001050:	60fb      	str	r3, [r7, #12]
    uint32_t *addr = (uint32_t *) strtol(argv[1], NULL, 16);
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	3304      	adds	r3, #4
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2210      	movs	r2, #16
 800105a:	2100      	movs	r1, #0
 800105c:	4618      	mov	r0, r3
 800105e:	f007 fd13 	bl	8008a88 <strtol>
 8001062:	4603      	mov	r3, r0
 8001064:	617b      	str	r3, [r7, #20]
    uint32_t is_range_ok = (uint32_t)addr;
 8001066:	697b      	ldr	r3, [r7, #20]
 8001068:	60bb      	str	r3, [r7, #8]
    #if ASCII_CHAR_DUMP
    uint8_t buffer[LINE] = { 0, };
    #endif

    if (check_memory_range(is_range_ok) == TRUE) {
 800106a:	68b8      	ldr	r0, [r7, #8]
 800106c:	f7ff ffc2 	bl	8000ff4 <check_memory_range>
 8001070:	4603      	mov	r3, r0
 8001072:	2b01      	cmp	r3, #1
 8001074:	d110      	bne.n	8001098 <cbf_dump+0x60>
        CONSOLE_SPLIT;
 8001076:	4825      	ldr	r0, [pc, #148]	@ (800110c <cbf_dump+0xd4>)
 8001078:	f007 fe3a 	bl	8008cf0 <puts>
        printf("Base Addrr // dump data ... \n");
 800107c:	4824      	ldr	r0, [pc, #144]	@ (8001110 <cbf_dump+0xd8>)
 800107e:	f007 fe37 	bl	8008cf0 <puts>
        CONSOLE_SPLIT;
 8001082:	4822      	ldr	r0, [pc, #136]	@ (800110c <cbf_dump+0xd4>)
 8001084:	f007 fe34 	bl	8008cf0 <puts>
        printf("Flash Range is 0x%08lx ~ 0x%08lx\r\n", (long)FLASH_RANGE_START, (long)FLASH_RANGE_END);
        printf("SRAM  Range is 0x%08lx ~ 0x%08lx\r\n", (long)ADDR_INTERNAL_SRAM_START, (long)ADDR_INTERNAL_SRAM_END);
        return FALSE;
    }

    printf("0x%08lx : ", (uint32_t)addr);
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	4619      	mov	r1, r3
 800108c:	4821      	ldr	r0, [pc, #132]	@ (8001114 <cbf_dump+0xdc>)
 800108e:	f007 fdc7 	bl	8008c20 <iprintf>
    for (uint16_t range = 1; range <= size; range++) {
 8001092:	2301      	movs	r3, #1
 8001094:	827b      	strh	r3, [r7, #18]
 8001096:	e02c      	b.n	80010f2 <cbf_dump+0xba>
        printf("Command Ex is ""dump [Address] [ReadSize Byte] ->""");
 8001098:	481f      	ldr	r0, [pc, #124]	@ (8001118 <cbf_dump+0xe0>)
 800109a:	f007 fdc1 	bl	8008c20 <iprintf>
        printf("dump 128 0x08010000\r\n");
 800109e:	481f      	ldr	r0, [pc, #124]	@ (800111c <cbf_dump+0xe4>)
 80010a0:	f007 fe26 	bl	8008cf0 <puts>
        printf("Flash Range is 0x%08lx ~ 0x%08lx\r\n", (long)FLASH_RANGE_START, (long)FLASH_RANGE_END);
 80010a4:	4a1e      	ldr	r2, [pc, #120]	@ (8001120 <cbf_dump+0xe8>)
 80010a6:	f04f 6100 	mov.w	r1, #134217728	@ 0x8000000
 80010aa:	481e      	ldr	r0, [pc, #120]	@ (8001124 <cbf_dump+0xec>)
 80010ac:	f007 fdb8 	bl	8008c20 <iprintf>
        printf("SRAM  Range is 0x%08lx ~ 0x%08lx\r\n", (long)ADDR_INTERNAL_SRAM_START, (long)ADDR_INTERNAL_SRAM_END);
 80010b0:	4a1d      	ldr	r2, [pc, #116]	@ (8001128 <cbf_dump+0xf0>)
 80010b2:	f04f 5100 	mov.w	r1, #536870912	@ 0x20000000
 80010b6:	481d      	ldr	r0, [pc, #116]	@ (800112c <cbf_dump+0xf4>)
 80010b8:	f007 fdb2 	bl	8008c20 <iprintf>
        return FALSE;
 80010bc:	2300      	movs	r3, #0
 80010be:	e020      	b.n	8001102 <cbf_dump+0xca>
        } else { 
            buffer[range - 1] = CHAR_dot;
        }
        #endif

        printf("%04lx\t",  *(addr++));
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	1d1a      	adds	r2, r3, #4
 80010c4:	617a      	str	r2, [r7, #20]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4619      	mov	r1, r3
 80010ca:	4819      	ldr	r0, [pc, #100]	@ (8001130 <cbf_dump+0xf8>)
 80010cc:	f007 fda8 	bl	8008c20 <iprintf>
        if (range % LINE == 0) {
 80010d0:	8a7b      	ldrh	r3, [r7, #18]
 80010d2:	f003 0303 	and.w	r3, r3, #3
 80010d6:	b29b      	uxth	r3, r3
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d107      	bne.n	80010ec <cbf_dump+0xb4>
            #if ASCII_CHAR_DUMP
            printf("\t: %s", buffer);
            #endif
            printf("\r\n");
 80010dc:	4815      	ldr	r0, [pc, #84]	@ (8001134 <cbf_dump+0xfc>)
 80010de:	f007 fe07 	bl	8008cf0 <puts>
            printf("0x%08lx : ", (uint32_t)addr);
 80010e2:	697b      	ldr	r3, [r7, #20]
 80010e4:	4619      	mov	r1, r3
 80010e6:	480b      	ldr	r0, [pc, #44]	@ (8001114 <cbf_dump+0xdc>)
 80010e8:	f007 fd9a 	bl	8008c20 <iprintf>
    for (uint16_t range = 1; range <= size; range++) {
 80010ec:	8a7b      	ldrh	r3, [r7, #18]
 80010ee:	3301      	adds	r3, #1
 80010f0:	827b      	strh	r3, [r7, #18]
 80010f2:	8a7b      	ldrh	r3, [r7, #18]
 80010f4:	68fa      	ldr	r2, [r7, #12]
 80010f6:	429a      	cmp	r2, r3
 80010f8:	d2e2      	bcs.n	80010c0 <cbf_dump+0x88>
        }
    }
    printf("\r\n");
 80010fa:	480e      	ldr	r0, [pc, #56]	@ (8001134 <cbf_dump+0xfc>)
 80010fc:	f007 fdf8 	bl	8008cf0 <puts>
    return 0;
 8001100:	2300      	movs	r3, #0
}
 8001102:	4618      	mov	r0, r3
 8001104:	3718      	adds	r7, #24
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	08009d50 	.word	0x08009d50
 8001110:	08009f9c 	.word	0x08009f9c
 8001114:	0800a04c 	.word	0x0800a04c
 8001118:	08009fbc 	.word	0x08009fbc
 800111c:	08009fec 	.word	0x08009fec
 8001120:	0801fffe 	.word	0x0801fffe
 8001124:	0800a004 	.word	0x0800a004
 8001128:	20023fff 	.word	0x20023fff
 800112c:	0800a028 	.word	0x0800a028
 8001130:	0800a058 	.word	0x0800a058
 8001134:	08009d3c 	.word	0x08009d3c

08001138 <cbf_flash_test>:

int cbf_flash_test(int argc, char *argv[])
{
 8001138:	b5b0      	push	{r4, r5, r7, lr}
 800113a:	b088      	sub	sp, #32
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	6039      	str	r1, [r7, #0]
    volatile uint32_t *flash_addr = (volatile uint32_t *) strtol(argv[1], NULL, 16);
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	3304      	adds	r3, #4
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	2210      	movs	r2, #16
 800114a:	2100      	movs	r1, #0
 800114c:	4618      	mov	r0, r3
 800114e:	f007 fc9b 	bl	8008a88 <strtol>
 8001152:	4603      	mov	r3, r0
 8001154:	61fb      	str	r3, [r7, #28]
    uint32_t addr = (uint32_t)flash_addr;
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	61bb      	str	r3, [r7, #24]
    uint64_t data = atoi(argv[2]);
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	3308      	adds	r3, #8
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4618      	mov	r0, r3
 8001162:	f007 fb55 	bl	8008810 <atoi>
 8001166:	4603      	mov	r3, r0
 8001168:	17da      	asrs	r2, r3, #31
 800116a:	461c      	mov	r4, r3
 800116c:	4615      	mov	r5, r2
 800116e:	e9c7 4504 	strd	r4, r5, [r7, #16]
    if (check_memory_range(addr) == FALSE) {
 8001172:	69b8      	ldr	r0, [r7, #24]
 8001174:	f7ff ff3e 	bl	8000ff4 <check_memory_range>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d10a      	bne.n	8001194 <cbf_flash_test+0x5c>
        printf("Command is ""flash_test [Address] [Data]\r\n");
 800117e:	4817      	ldr	r0, [pc, #92]	@ (80011dc <cbf_flash_test+0xa4>)
 8001180:	f007 fdb6 	bl	8008cf0 <puts>
        printf("Flash Range is 0x%08lx ~ 0x%08lx\r\n", FLASH_RANGE_START, FLASH_RANGE_END);
 8001184:	4a16      	ldr	r2, [pc, #88]	@ (80011e0 <cbf_flash_test+0xa8>)
 8001186:	f04f 6100 	mov.w	r1, #134217728	@ 0x8000000
 800118a:	4816      	ldr	r0, [pc, #88]	@ (80011e4 <cbf_flash_test+0xac>)
 800118c:	f007 fd48 	bl	8008c20 <iprintf>
        return FALSE;
 8001190:	2300      	movs	r3, #0
 8001192:	e01e      	b.n	80011d2 <cbf_flash_test+0x9a>
    }

    printf("Before : Address 0x%08lx : WR Data : 0x%08lx\r\n", (long)addr, (long)data);
 8001194:	69bb      	ldr	r3, [r7, #24]
 8001196:	693a      	ldr	r2, [r7, #16]
 8001198:	4619      	mov	r1, r3
 800119a:	4813      	ldr	r0, [pc, #76]	@ (80011e8 <cbf_flash_test+0xb0>)
 800119c:	f007 fd40 	bl	8008c20 <iprintf>

    BOOL_e ret = FLASH_If_Erase(addr);
 80011a0:	69b8      	ldr	r0, [r7, #24]
 80011a2:	f7ff fa49 	bl	8000638 <FLASH_If_Erase>
 80011a6:	4603      	mov	r3, r0
 80011a8:	73fb      	strb	r3, [r7, #15]
    }
#else
    UNUSED(ret);
#endif

    HAL_FLASH_Unlock();
 80011aa:	f001 fb37 	bl	800281c <HAL_FLASH_Unlock>
    ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, (uint32_t)flash_addr, (uint64_t)data);
 80011ae:	69f9      	ldr	r1, [r7, #28]
 80011b0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80011b4:	2000      	movs	r0, #0
 80011b6:	f001 fab7 	bl	8002728 <HAL_FLASH_Program>
 80011ba:	4603      	mov	r3, r0
 80011bc:	73fb      	strb	r3, [r7, #15]
    HAL_FLASH_Lock();
 80011be:	f001 fb4f 	bl	8002860 <HAL_FLASH_Lock>
    if (ret != TRUE) {
        printf("Flash Test Error\r\n");
    } 
#endif

    printf("Result : 0x%08lx - 0x%08lx\r\n", (uint32_t)flash_addr, (uint32_t)*flash_addr);
 80011c2:	69f9      	ldr	r1, [r7, #28]
 80011c4:	69fb      	ldr	r3, [r7, #28]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	461a      	mov	r2, r3
 80011ca:	4808      	ldr	r0, [pc, #32]	@ (80011ec <cbf_flash_test+0xb4>)
 80011cc:	f007 fd28 	bl	8008c20 <iprintf>
    return 0;
 80011d0:	2300      	movs	r3, #0
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	3720      	adds	r7, #32
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bdb0      	pop	{r4, r5, r7, pc}
 80011da:	bf00      	nop
 80011dc:	0800a060 	.word	0x0800a060
 80011e0:	0801fffe 	.word	0x0801fffe
 80011e4:	0800a004 	.word	0x0800a004
 80011e8:	0800a088 	.word	0x0800a088
 80011ec:	0800a0b8 	.word	0x0800a0b8

080011f0 <cbf_app_fw_jump>:

#define VCCTOR_TABLE_OFFSET     4
int cbf_app_fw_jump(int argc, char *argv[])
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b086      	sub	sp, #24
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
 80011f8:	6039      	str	r1, [r7, #0]
    printf("System Start...\r\n");
 80011fa:	480c      	ldr	r0, [pc, #48]	@ (800122c <cbf_app_fw_jump+0x3c>)
 80011fc:	f007 fd78 	bl	8008cf0 <puts>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001200:	b672      	cpsid	i
}
 8001202:	bf00      	nop

    __disable_irq();
    
    pFunction Jump_To_Application;

    volatile uint32_t JumpAddress = *(__IO uint32_t*) (APPLICATION_ADDRESS + VCCTOR_TABLE_OFFSET);
 8001204:	4b0a      	ldr	r3, [pc, #40]	@ (8001230 <cbf_app_fw_jump+0x40>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	60fb      	str	r3, [r7, #12]
    /* Jump to user application */
    Jump_To_Application = (pFunction) JumpAddress;
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	617b      	str	r3, [r7, #20]
    /* Initialize user application's Stack Pointer */
    __set_MSP(*(__IO uint32_t*) APPLICATION_ADDRESS);
 800120e:	4b09      	ldr	r3, [pc, #36]	@ (8001234 <cbf_app_fw_jump+0x44>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	f383 8808 	msr	MSP, r3
}
 800121a:	bf00      	nop
    Jump_To_Application(); 
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	4798      	blx	r3
    return 0;
 8001220:	2300      	movs	r3, #0
}
 8001222:	4618      	mov	r0, r3
 8001224:	3718      	adds	r7, #24
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	0800a0d8 	.word	0x0800a0d8
 8001230:	08011004 	.word	0x08011004
 8001234:	08011000 	.word	0x08011000

08001238 <cbf_tag>:

int cbf_tag(int argc, char *argv[])
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	6039      	str	r1, [r7, #0]
    CONSOLE_SPLIT;
 8001242:	4805      	ldr	r0, [pc, #20]	@ (8001258 <cbf_tag+0x20>)
 8001244:	f007 fd54 	bl	8008cf0 <puts>
    printf("FW SN\t\t\t%s\r\n", tag->fw_sn );
    printf("FW Version\t\t%s\r\n", tag->fw_version );
    printf("FW Compiled date\t%s\r\n", tag->fw_compile_data);
    printf("FW Compiled time\t%s\r\n", tag->fw_compile_time);
#endif
    CONSOLE_SPLIT;
 8001248:	4803      	ldr	r0, [pc, #12]	@ (8001258 <cbf_tag+0x20>)
 800124a:	f007 fd51 	bl	8008cf0 <puts>
    return 0;
 800124e:	2300      	movs	r3, #0
}
 8001250:	4618      	mov	r0, r3
 8001252:	3708      	adds	r7, #8
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	08009d50 	.word	0x08009d50

0800125c <cbf_test_assert>:

int cbf_test_assert(int argc, char *argv[])
{
 800125c:	b480      	push	{r7}
 800125e:	b083      	sub	sp, #12
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
 8001264:	6039      	str	r1, [r7, #0]
	int ret = atoi(argv[1]);
    assert_param(ret);
	#endif

    //printf("sizeof(uint32_t) %d, sizeof(uint64_t) %d \r\n", sizeof(uint32_t), sizeof(uint64_t));
    return 0;
 8001266:	2300      	movs	r3, #0
}
 8001268:	4618      	mov	r0, r3
 800126a:	370c      	adds	r7, #12
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr

08001274 <cbf_event_print>:

int cbf_event_print(int argc, char *argv[])
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	6039      	str	r1, [r7, #0]
    #if LEGACY
    PRINT_SRAM_EVENT_LOG();
    #endif
    return 0;
 800127e:	2300      	movs	r3, #0
}
 8001280:	4618      	mov	r0, r3
 8001282:	370c      	adds	r7, #12
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr

0800128c <cbf_event_test>:

int cbf_event_test(int argc, char *argv[])
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	6039      	str	r1, [r7, #0]
    }

    //printf("type : %d \r\n", type);
    SAVE_SRAM_EVENT_LOG(type);
    #endif
    return 0;
 8001296:	2300      	movs	r3, #0
}
 8001298:	4618      	mov	r0, r3
 800129a:	370c      	adds	r7, #12
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr

080012a4 <cbf_event_reset>:

int cbf_event_reset(int argc, char *argv[])
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
 80012ac:	6039      	str	r1, [r7, #0]
    #if LEGACY
    RESET_EVENT_LOG();
    #endif
    printf("Event Reset Completed\r\n");
 80012ae:	4804      	ldr	r0, [pc, #16]	@ (80012c0 <cbf_event_reset+0x1c>)
 80012b0:	f007 fd1e 	bl	8008cf0 <puts>
    return 0;
 80012b4:	2300      	movs	r3, #0
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3708      	adds	r7, #8
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	0800a0ec 	.word	0x0800a0ec

080012c4 <cbf_dbg_view>:

int cbf_dbg_view(int argc, char *argv[])
{
 80012c4:	b590      	push	{r4, r7, lr}
 80012c6:	b089      	sub	sp, #36	@ 0x24
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
 80012cc:	6039      	str	r1, [r7, #0]
    VIEW_DBG_POINT_e view_list[] = 
 80012ce:	4b2a      	ldr	r3, [pc, #168]	@ (8001378 <cbf_dbg_view+0xb4>)
 80012d0:	f107 0408 	add.w	r4, r7, #8
 80012d4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012d6:	c407      	stmia	r4!, {r0, r1, r2}
 80012d8:	8023      	strh	r3, [r4, #0]
        VIEW_DBG_SRAM ,
        VIEW_DBG_FLASH,
        VIEW_MAX
    };
    
    const uint8_t max_size = sizeof(view_list) / sizeof(view_list[0]);
 80012da:	2307      	movs	r3, #7
 80012dc:	77bb      	strb	r3, [r7, #30]
    long view_point = strtol(argv[1], NULL, 16);
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	3304      	adds	r3, #4
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	2210      	movs	r2, #16
 80012e6:	2100      	movs	r1, #0
 80012e8:	4618      	mov	r0, r3
 80012ea:	f007 fbcd 	bl	8008a88 <strtol>
 80012ee:	61b8      	str	r0, [r7, #24]
    
    if (view_point <= VIEW_NONE || view_point >= VIEW_MAX) {
 80012f0:	69bb      	ldr	r3, [r7, #24]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	dd04      	ble.n	8001300 <cbf_dbg_view+0x3c>
 80012f6:	69bb      	ldr	r3, [r7, #24]
 80012f8:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80012fc:	4293      	cmp	r3, r2
 80012fe:	dd25      	ble.n	800134c <cbf_dbg_view+0x88>
        CONSOLE_SPLIT;
 8001300:	481e      	ldr	r0, [pc, #120]	@ (800137c <cbf_dbg_view+0xb8>)
 8001302:	f007 fcf5 	bl	8008cf0 <puts>
        printf("Invalid View Point\r\n");        
 8001306:	481e      	ldr	r0, [pc, #120]	@ (8001380 <cbf_dbg_view+0xbc>)
 8001308:	f007 fcf2 	bl	8008cf0 <puts>
        printf("VIEW POINT HEX is ... \r\n");
 800130c:	481d      	ldr	r0, [pc, #116]	@ (8001384 <cbf_dbg_view+0xc0>)
 800130e:	f007 fcef 	bl	8008cf0 <puts>
        CONSOLE_SPLIT;
 8001312:	481a      	ldr	r0, [pc, #104]	@ (800137c <cbf_dbg_view+0xb8>)
 8001314:	f007 fcec 	bl	8008cf0 <puts>
        for (uint8_t cnt = 1; cnt < max_size - 1; cnt++) {
 8001318:	2301      	movs	r3, #1
 800131a:	77fb      	strb	r3, [r7, #31]
 800131c:	e00c      	b.n	8001338 <cbf_dbg_view+0x74>
            printf("0x%08x\r\n", view_list[cnt]);
 800131e:	7ffb      	ldrb	r3, [r7, #31]
 8001320:	005b      	lsls	r3, r3, #1
 8001322:	3320      	adds	r3, #32
 8001324:	443b      	add	r3, r7
 8001326:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800132a:	4619      	mov	r1, r3
 800132c:	4816      	ldr	r0, [pc, #88]	@ (8001388 <cbf_dbg_view+0xc4>)
 800132e:	f007 fc77 	bl	8008c20 <iprintf>
        for (uint8_t cnt = 1; cnt < max_size - 1; cnt++) {
 8001332:	7ffb      	ldrb	r3, [r7, #31]
 8001334:	3301      	adds	r3, #1
 8001336:	77fb      	strb	r3, [r7, #31]
 8001338:	7ffa      	ldrb	r2, [r7, #31]
 800133a:	7fbb      	ldrb	r3, [r7, #30]
 800133c:	3b01      	subs	r3, #1
 800133e:	429a      	cmp	r2, r3
 8001340:	dbed      	blt.n	800131e <cbf_dbg_view+0x5a>
        }
        CONSOLE_SPLIT;
 8001342:	480e      	ldr	r0, [pc, #56]	@ (800137c <cbf_dbg_view+0xb8>)
 8001344:	f007 fcd4 	bl	8008cf0 <puts>
        return 0;
 8001348:	2300      	movs	r3, #0
 800134a:	e010      	b.n	800136e <cbf_dbg_view+0xaa>
    }
    
    view.dbg_value = (uint16_t)view_point;
 800134c:	69bb      	ldr	r3, [r7, #24]
 800134e:	b29a      	uxth	r2, r3
 8001350:	4b0e      	ldr	r3, [pc, #56]	@ (800138c <cbf_dbg_view+0xc8>)
 8001352:	805a      	strh	r2, [r3, #2]

    CONSOLE_SPLIT;
 8001354:	4809      	ldr	r0, [pc, #36]	@ (800137c <cbf_dbg_view+0xb8>)
 8001356:	f007 fccb 	bl	8008cf0 <puts>
    printf("view_point is 0x%04x\r\n", view.dbg_value);
 800135a:	4b0c      	ldr	r3, [pc, #48]	@ (800138c <cbf_dbg_view+0xc8>)
 800135c:	885b      	ldrh	r3, [r3, #2]
 800135e:	4619      	mov	r1, r3
 8001360:	480b      	ldr	r0, [pc, #44]	@ (8001390 <cbf_dbg_view+0xcc>)
 8001362:	f007 fc5d 	bl	8008c20 <iprintf>
    CONSOLE_SPLIT;
 8001366:	4805      	ldr	r0, [pc, #20]	@ (800137c <cbf_dbg_view+0xb8>)
 8001368:	f007 fcc2 	bl	8008cf0 <puts>

    return 0;
 800136c:	2300      	movs	r3, #0
}
 800136e:	4618      	mov	r0, r3
 8001370:	3724      	adds	r7, #36	@ 0x24
 8001372:	46bd      	mov	sp, r7
 8001374:	bd90      	pop	{r4, r7, pc}
 8001376:	bf00      	nop
 8001378:	0800a154 	.word	0x0800a154
 800137c:	08009d50 	.word	0x08009d50
 8001380:	0800a104 	.word	0x0800a104
 8001384:	0800a118 	.word	0x0800a118
 8001388:	0800a130 	.word	0x0800a130
 800138c:	20000144 	.word	0x20000144
 8001390:	0800a13c 	.word	0x0800a13c

08001394 <MX_FREERTOS_Init>:
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void)
{
 8001394:	b5b0      	push	{r4, r5, r7, lr}
 8001396:	b086      	sub	sp, #24
 8001398:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, CLI_Task, osPriorityNormal, 0, 128);
 800139a:	4b09      	ldr	r3, [pc, #36]	@ (80013c0 <MX_FREERTOS_Init+0x2c>)
 800139c:	1d3c      	adds	r4, r7, #4
 800139e:	461d      	mov	r5, r3
 80013a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013a4:	682b      	ldr	r3, [r5, #0]
 80013a6:	6023      	str	r3, [r4, #0]
  CLI_TaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80013a8:	1d3b      	adds	r3, r7, #4
 80013aa:	2100      	movs	r1, #0
 80013ac:	4618      	mov	r0, r3
 80013ae:	f006 fa7a 	bl	80078a6 <osThreadCreate>
 80013b2:	4603      	mov	r3, r0
 80013b4:	4a03      	ldr	r2, [pc, #12]	@ (80013c4 <MX_FREERTOS_Init+0x30>)
 80013b6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80013b8:	bf00      	nop
 80013ba:	3718      	adds	r7, #24
 80013bc:	46bd      	mov	sp, r7
 80013be:	bdb0      	pop	{r4, r5, r7, pc}
 80013c0:	0800a170 	.word	0x0800a170
 80013c4:	20000294 	.word	0x20000294

080013c8 <CLI_Task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void CLI_Task(void const * argument)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    if (cli.rx_done == CLI_READY) {
 80013d0:	4b07      	ldr	r3, [pc, #28]	@ (80013f0 <CLI_Task+0x28>)
 80013d2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80013d6:	2b01      	cmp	r3, #1
 80013d8:	d106      	bne.n	80013e8 <CLI_Task+0x20>
        cli.rx_done = CLI_CLEAR;
 80013da:	4b05      	ldr	r3, [pc, #20]	@ (80013f0 <CLI_Task+0x28>)
 80013dc:	2200      	movs	r2, #0
 80013de:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        parser((char *)&cli.buffer[0]);
 80013e2:	4803      	ldr	r0, [pc, #12]	@ (80013f0 <CLI_Task+0x28>)
 80013e4:	f7ff fc2c 	bl	8000c40 <parser>
    }
    osDelay(1);
 80013e8:	2001      	movs	r0, #1
 80013ea:	f006 fa83 	bl	80078f4 <osDelay>
    if (cli.rx_done == CLI_READY) {
 80013ee:	e7ef      	b.n	80013d0 <CLI_Task+0x8>
 80013f0:	200000c0 	.word	0x200000c0

080013f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b08a      	sub	sp, #40	@ 0x28
 80013f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013fa:	f107 0314 	add.w	r3, r7, #20
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]
 8001402:	605a      	str	r2, [r3, #4]
 8001404:	609a      	str	r2, [r3, #8]
 8001406:	60da      	str	r2, [r3, #12]
 8001408:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800140a:	4b28      	ldr	r3, [pc, #160]	@ (80014ac <MX_GPIO_Init+0xb8>)
 800140c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800140e:	4a27      	ldr	r2, [pc, #156]	@ (80014ac <MX_GPIO_Init+0xb8>)
 8001410:	f043 0304 	orr.w	r3, r3, #4
 8001414:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001416:	4b25      	ldr	r3, [pc, #148]	@ (80014ac <MX_GPIO_Init+0xb8>)
 8001418:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800141a:	f003 0304 	and.w	r3, r3, #4
 800141e:	613b      	str	r3, [r7, #16]
 8001420:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001422:	4b22      	ldr	r3, [pc, #136]	@ (80014ac <MX_GPIO_Init+0xb8>)
 8001424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001426:	4a21      	ldr	r2, [pc, #132]	@ (80014ac <MX_GPIO_Init+0xb8>)
 8001428:	f043 0320 	orr.w	r3, r3, #32
 800142c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800142e:	4b1f      	ldr	r3, [pc, #124]	@ (80014ac <MX_GPIO_Init+0xb8>)
 8001430:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001432:	f003 0320 	and.w	r3, r3, #32
 8001436:	60fb      	str	r3, [r7, #12]
 8001438:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800143a:	4b1c      	ldr	r3, [pc, #112]	@ (80014ac <MX_GPIO_Init+0xb8>)
 800143c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800143e:	4a1b      	ldr	r2, [pc, #108]	@ (80014ac <MX_GPIO_Init+0xb8>)
 8001440:	f043 0301 	orr.w	r3, r3, #1
 8001444:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001446:	4b19      	ldr	r3, [pc, #100]	@ (80014ac <MX_GPIO_Init+0xb8>)
 8001448:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800144a:	f003 0301 	and.w	r3, r3, #1
 800144e:	60bb      	str	r3, [r7, #8]
 8001450:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001452:	4b16      	ldr	r3, [pc, #88]	@ (80014ac <MX_GPIO_Init+0xb8>)
 8001454:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001456:	4a15      	ldr	r2, [pc, #84]	@ (80014ac <MX_GPIO_Init+0xb8>)
 8001458:	f043 0302 	orr.w	r3, r3, #2
 800145c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800145e:	4b13      	ldr	r3, [pc, #76]	@ (80014ac <MX_GPIO_Init+0xb8>)
 8001460:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001462:	f003 0302 	and.w	r3, r3, #2
 8001466:	607b      	str	r3, [r7, #4]
 8001468:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin  = B1_Pin;
 800146a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800146e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001470:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001474:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001476:	2300      	movs	r3, #0
 8001478:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800147a:	f107 0314 	add.w	r3, r7, #20
 800147e:	4619      	mov	r1, r3
 8001480:	480b      	ldr	r0, [pc, #44]	@ (80014b0 <MX_GPIO_Init+0xbc>)
 8001482:	f001 fc6d 	bl	8002d60 <HAL_GPIO_Init>


  GPIO_InitStruct.Pin   = NUCLEO431RB_LED;
 8001486:	2320      	movs	r3, #32
 8001488:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 800148a:	2301      	movs	r3, #1
 800148c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 800148e:	2300      	movs	r3, #0
 8001490:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001492:	2300      	movs	r3, #0
 8001494:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NUCLEO431RB_LED_PORT, &GPIO_InitStruct);
 8001496:	f107 0314 	add.w	r3, r7, #20
 800149a:	4619      	mov	r1, r3
 800149c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014a0:	f001 fc5e 	bl	8002d60 <HAL_GPIO_Init>

}
 80014a4:	bf00      	nop
 80014a6:	3728      	adds	r7, #40	@ 0x28
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	40021000 	.word	0x40021000
 80014b0:	48000800 	.word	0x48000800

080014b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014ba:	f000 fb38 	bl	8001b2e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014be:	f000 f85d 	bl	800157c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014c2:	f7ff ff97 	bl	80013f4 <MX_GPIO_Init>
  MX_ADC1_Init();
  MX_I2C1_Init();
  MX_SPI1_Init();
  MX_DAC1_Init();
#endif
  MX_LPUART1_UART_Init();
 80014c6:	f000 fa5f 	bl	8001988 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
  CLI_Init();
 80014ca:	f7ff fb91 	bl	8000bf0 <CLI_Init>
  CONSOLE_SPLIT;
 80014ce:	4823      	ldr	r0, [pc, #140]	@ (800155c <main+0xa8>)
 80014d0:	f007 fc0e 	bl	8008cf0 <puts>
  printf("if you don't want to enter the app, press any key in 3sec\r\n");
 80014d4:	4822      	ldr	r0, [pc, #136]	@ (8001560 <main+0xac>)
 80014d6:	f007 fc0b 	bl	8008cf0 <puts>
  printf("timer started...\r\n");
 80014da:	4822      	ldr	r0, [pc, #136]	@ (8001564 <main+0xb0>)
 80014dc:	f007 fc08 	bl	8008cf0 <puts>
  CONSOLE_SPLIT;
 80014e0:	481e      	ldr	r0, [pc, #120]	@ (800155c <main+0xa8>)
 80014e2:	f007 fc05 	bl	8008cf0 <puts>
  
  uint16_t sec = 3, time = 0;
 80014e6:	2303      	movs	r3, #3
 80014e8:	80fb      	strh	r3, [r7, #6]
 80014ea:	2300      	movs	r3, #0
 80014ec:	80bb      	strh	r3, [r7, #4]
  time = HAL_GetTick();
 80014ee:	f000 fb49 	bl	8001b84 <HAL_GetTick>
 80014f2:	4603      	mov	r3, r0
 80014f4:	80bb      	strh	r3, [r7, #4]
  do {
    // key detection
    if (cli.rx_done == CLI_READY) {
 80014f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001568 <main+0xb4>)
 80014f8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d025      	beq.n	800154c <main+0x98>
      break;
    }

    // Check Time sec
    if (HAL_GetTick() - time >= 1000) {
 8001500:	f000 fb40 	bl	8001b84 <HAL_GetTick>
 8001504:	4602      	mov	r2, r0
 8001506:	88bb      	ldrh	r3, [r7, #4]
 8001508:	1ad3      	subs	r3, r2, r3
 800150a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800150e:	d311      	bcc.n	8001534 <main+0x80>
      time = HAL_GetTick();
 8001510:	f000 fb38 	bl	8001b84 <HAL_GetTick>
 8001514:	4603      	mov	r3, r0
 8001516:	80bb      	strh	r3, [r7, #4]
      printf("%d\r\n", sec--);
 8001518:	88fb      	ldrh	r3, [r7, #6]
 800151a:	1e5a      	subs	r2, r3, #1
 800151c:	80fa      	strh	r2, [r7, #6]
 800151e:	4619      	mov	r1, r3
 8001520:	4812      	ldr	r0, [pc, #72]	@ (800156c <main+0xb8>)
 8001522:	f007 fb7d 	bl	8008c20 <iprintf>
      
      // time over & jump main app
      if (sec <= 0) {
 8001526:	88fb      	ldrh	r3, [r7, #6]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d103      	bne.n	8001534 <main+0x80>
        cbf_app_fw_jump(0, NULL);
 800152c:	2100      	movs	r1, #0
 800152e:	2000      	movs	r0, #0
 8001530:	f7ff fe5e 	bl	80011f0 <cbf_app_fw_jump>
      }
    }
#if 1 // check flash bricks @ f/w app addr
    if ( *(uint32_t *)FLASH_BASE_MAIN_APP == 0xFFFFFFFF ) {
 8001534:	4b0e      	ldr	r3, [pc, #56]	@ (8001570 <main+0xbc>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f1b3 3fff 	cmp.w	r3, #4294967295
 800153c:	d1db      	bne.n	80014f6 <main+0x42>
      printf("Main F/W is not found\r\n");
 800153e:	480d      	ldr	r0, [pc, #52]	@ (8001574 <main+0xc0>)
 8001540:	f007 fbd6 	bl	8008cf0 <puts>
      CONSOLE_AUTHEN;
 8001544:	480c      	ldr	r0, [pc, #48]	@ (8001578 <main+0xc4>)
 8001546:	f007 fb6b 	bl	8008c20 <iprintf>
      break;
 800154a:	e000      	b.n	800154e <main+0x9a>
      break;
 800154c:	bf00      	nop
#endif
  } while (1);
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800154e:	f7ff ff21 	bl	8001394 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001552:	f006 f9a1 	bl	8007898 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001556:	bf00      	nop
 8001558:	e7fd      	b.n	8001556 <main+0xa2>
 800155a:	bf00      	nop
 800155c:	0800a184 	.word	0x0800a184
 8001560:	0800a1b8 	.word	0x0800a1b8
 8001564:	0800a1f4 	.word	0x0800a1f4
 8001568:	200000c0 	.word	0x200000c0
 800156c:	0800a208 	.word	0x0800a208
 8001570:	08011000 	.word	0x08011000
 8001574:	0800a210 	.word	0x0800a210
 8001578:	0800a228 	.word	0x0800a228

0800157c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b094      	sub	sp, #80	@ 0x50
 8001580:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001582:	f107 0318 	add.w	r3, r7, #24
 8001586:	2238      	movs	r2, #56	@ 0x38
 8001588:	2100      	movs	r1, #0
 800158a:	4618      	mov	r0, r3
 800158c:	f007 fd4c 	bl	8009028 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001590:	1d3b      	adds	r3, r7, #4
 8001592:	2200      	movs	r2, #0
 8001594:	601a      	str	r2, [r3, #0]
 8001596:	605a      	str	r2, [r3, #4]
 8001598:	609a      	str	r2, [r3, #8]
 800159a:	60da      	str	r2, [r3, #12]
 800159c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800159e:	2000      	movs	r0, #0
 80015a0:	f001 fe32 	bl	8003208 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015a4:	2302      	movs	r3, #2
 80015a6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015ac:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015ae:	2340      	movs	r3, #64	@ 0x40
 80015b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015b2:	2302      	movs	r3, #2
 80015b4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015b6:	2302      	movs	r3, #2
 80015b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80015ba:	2304      	movs	r3, #4
 80015bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80015be:	2355      	movs	r3, #85	@ 0x55
 80015c0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015c2:	2302      	movs	r3, #2
 80015c4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80015c6:	2302      	movs	r3, #2
 80015c8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80015ca:	2302      	movs	r3, #2
 80015cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015ce:	f107 0318 	add.w	r3, r7, #24
 80015d2:	4618      	mov	r0, r3
 80015d4:	f001 fedc 	bl	8003390 <HAL_RCC_OscConfig>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80015de:	f000 f82b 	bl	8001638 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015e2:	230f      	movs	r3, #15
 80015e4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015e6:	2303      	movs	r3, #3
 80015e8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015ea:	2300      	movs	r3, #0
 80015ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015ee:	2300      	movs	r3, #0
 80015f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015f2:	2300      	movs	r3, #0
 80015f4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80015f6:	1d3b      	adds	r3, r7, #4
 80015f8:	2104      	movs	r1, #4
 80015fa:	4618      	mov	r0, r3
 80015fc:	f002 fad4 	bl	8003ba8 <HAL_RCC_ClockConfig>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001606:	f000 f817 	bl	8001638 <Error_Handler>
  }
}
 800160a:	bf00      	nop
 800160c:	3750      	adds	r7, #80	@ 0x50
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
	...

08001614 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a04      	ldr	r2, [pc, #16]	@ (8001634 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001622:	4293      	cmp	r3, r2
 8001624:	d101      	bne.n	800162a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001626:	f000 fa9b 	bl	8001b60 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800162a:	bf00      	nop
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	40012c00 	.word	0x40012c00

08001638 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800163c:	b672      	cpsid	i
}
 800163e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001640:	bf00      	nop
 8001642:	e7fd      	b.n	8001640 <Error_Handler+0x8>

08001644 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 800164e:	bf00      	nop
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
	...

0800165c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001662:	4b12      	ldr	r3, [pc, #72]	@ (80016ac <HAL_MspInit+0x50>)
 8001664:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001666:	4a11      	ldr	r2, [pc, #68]	@ (80016ac <HAL_MspInit+0x50>)
 8001668:	f043 0301 	orr.w	r3, r3, #1
 800166c:	6613      	str	r3, [r2, #96]	@ 0x60
 800166e:	4b0f      	ldr	r3, [pc, #60]	@ (80016ac <HAL_MspInit+0x50>)
 8001670:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001672:	f003 0301 	and.w	r3, r3, #1
 8001676:	607b      	str	r3, [r7, #4]
 8001678:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800167a:	4b0c      	ldr	r3, [pc, #48]	@ (80016ac <HAL_MspInit+0x50>)
 800167c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800167e:	4a0b      	ldr	r2, [pc, #44]	@ (80016ac <HAL_MspInit+0x50>)
 8001680:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001684:	6593      	str	r3, [r2, #88]	@ 0x58
 8001686:	4b09      	ldr	r3, [pc, #36]	@ (80016ac <HAL_MspInit+0x50>)
 8001688:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800168a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800168e:	603b      	str	r3, [r7, #0]
 8001690:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001692:	2200      	movs	r2, #0
 8001694:	210f      	movs	r1, #15
 8001696:	f06f 0001 	mvn.w	r0, #1
 800169a:	f000 fe77 	bl	800238c <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800169e:	f001 fe67 	bl	8003370 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016a2:	bf00      	nop
 80016a4:	3708      	adds	r7, #8
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	40021000 	.word	0x40021000

080016b0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b08c      	sub	sp, #48	@ 0x30
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80016b8:	2300      	movs	r3, #0
 80016ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 80016bc:	2300      	movs	r3, #0
 80016be:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80016c0:	4b2c      	ldr	r3, [pc, #176]	@ (8001774 <HAL_InitTick+0xc4>)
 80016c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016c4:	4a2b      	ldr	r2, [pc, #172]	@ (8001774 <HAL_InitTick+0xc4>)
 80016c6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80016ca:	6613      	str	r3, [r2, #96]	@ 0x60
 80016cc:	4b29      	ldr	r3, [pc, #164]	@ (8001774 <HAL_InitTick+0xc4>)
 80016ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80016d4:	60bb      	str	r3, [r7, #8]
 80016d6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80016d8:	f107 020c 	add.w	r2, r7, #12
 80016dc:	f107 0310 	add.w	r3, r7, #16
 80016e0:	4611      	mov	r1, r2
 80016e2:	4618      	mov	r0, r3
 80016e4:	f002 fcf8 	bl	80040d8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80016e8:	f002 fce0 	bl	80040ac <HAL_RCC_GetPCLK2Freq>
 80016ec:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80016ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016f0:	4a21      	ldr	r2, [pc, #132]	@ (8001778 <HAL_InitTick+0xc8>)
 80016f2:	fba2 2303 	umull	r2, r3, r2, r3
 80016f6:	0c9b      	lsrs	r3, r3, #18
 80016f8:	3b01      	subs	r3, #1
 80016fa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80016fc:	4b1f      	ldr	r3, [pc, #124]	@ (800177c <HAL_InitTick+0xcc>)
 80016fe:	4a20      	ldr	r2, [pc, #128]	@ (8001780 <HAL_InitTick+0xd0>)
 8001700:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001702:	4b1e      	ldr	r3, [pc, #120]	@ (800177c <HAL_InitTick+0xcc>)
 8001704:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001708:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800170a:	4a1c      	ldr	r2, [pc, #112]	@ (800177c <HAL_InitTick+0xcc>)
 800170c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800170e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001710:	4b1a      	ldr	r3, [pc, #104]	@ (800177c <HAL_InitTick+0xcc>)
 8001712:	2200      	movs	r2, #0
 8001714:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001716:	4b19      	ldr	r3, [pc, #100]	@ (800177c <HAL_InitTick+0xcc>)
 8001718:	2200      	movs	r2, #0
 800171a:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 800171c:	4817      	ldr	r0, [pc, #92]	@ (800177c <HAL_InitTick+0xcc>)
 800171e:	f003 f903 	bl	8004928 <HAL_TIM_Base_Init>
 8001722:	4603      	mov	r3, r0
 8001724:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001728:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800172c:	2b00      	cmp	r3, #0
 800172e:	d11b      	bne.n	8001768 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001730:	4812      	ldr	r0, [pc, #72]	@ (800177c <HAL_InitTick+0xcc>)
 8001732:	f003 fa01 	bl	8004b38 <HAL_TIM_Base_Start_IT>
 8001736:	4603      	mov	r3, r0
 8001738:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800173c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001740:	2b00      	cmp	r3, #0
 8001742:	d111      	bne.n	8001768 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001744:	2019      	movs	r0, #25
 8001746:	f000 fe4b 	bl	80023e0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2b0f      	cmp	r3, #15
 800174e:	d808      	bhi.n	8001762 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001750:	2200      	movs	r2, #0
 8001752:	6879      	ldr	r1, [r7, #4]
 8001754:	2019      	movs	r0, #25
 8001756:	f000 fe19 	bl	800238c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800175a:	4a0a      	ldr	r2, [pc, #40]	@ (8001784 <HAL_InitTick+0xd4>)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6013      	str	r3, [r2, #0]
 8001760:	e002      	b.n	8001768 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8001762:	2301      	movs	r3, #1
 8001764:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001768:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800176c:	4618      	mov	r0, r3
 800176e:	3730      	adds	r7, #48	@ 0x30
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	40021000 	.word	0x40021000
 8001778:	431bde83 	.word	0x431bde83
 800177c:	20000298 	.word	0x20000298
 8001780:	40012c00 	.word	0x40012c00
 8001784:	20000008 	.word	0x20000008

08001788 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800178c:	bf00      	nop
 800178e:	e7fd      	b.n	800178c <NMI_Handler+0x4>

08001790 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001794:	bf00      	nop
 8001796:	e7fd      	b.n	8001794 <HardFault_Handler+0x4>

08001798 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800179c:	bf00      	nop
 800179e:	e7fd      	b.n	800179c <MemManage_Handler+0x4>

080017a0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017a4:	bf00      	nop
 80017a6:	e7fd      	b.n	80017a4 <BusFault_Handler+0x4>

080017a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017ac:	bf00      	nop
 80017ae:	e7fd      	b.n	80017ac <UsageFault_Handler+0x4>

080017b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017b4:	bf00      	nop
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr
	...

080017c0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80017c4:	4802      	ldr	r0, [pc, #8]	@ (80017d0 <DMA1_Channel1_IRQHandler+0x10>)
 80017c6:	f000 feff 	bl	80025c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80017ca:	bf00      	nop
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	20000234 	.word	0x20000234

080017d4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80017d8:	4802      	ldr	r0, [pc, #8]	@ (80017e4 <ADC1_2_IRQHandler+0x10>)
 80017da:	f000 fa47 	bl	8001c6c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80017de:	bf00      	nop
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	200001c8 	.word	0x200001c8

080017e8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80017ec:	4802      	ldr	r0, [pc, #8]	@ (80017f8 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80017ee:	f003 fa4b 	bl	8004c88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80017f2:	bf00      	nop
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	20000298 	.word	0x20000298

080017fc <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001800:	4802      	ldr	r0, [pc, #8]	@ (800180c <LPUART1_IRQHandler+0x10>)
 8001802:	f003 fe13 	bl	800542c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8001806:	bf00      	nop
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	200002e8 	.word	0x200002e8

08001810 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
  return 1;
 8001814:	2301      	movs	r3, #1
}
 8001816:	4618      	mov	r0, r3
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr

08001820 <_kill>:

int _kill(int pid, int sig)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800182a:	f007 fcb7 	bl	800919c <__errno>
 800182e:	4603      	mov	r3, r0
 8001830:	2216      	movs	r2, #22
 8001832:	601a      	str	r2, [r3, #0]
  return -1;
 8001834:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001838:	4618      	mov	r0, r3
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}

08001840 <_exit>:

void _exit (int status)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001848:	f04f 31ff 	mov.w	r1, #4294967295
 800184c:	6878      	ldr	r0, [r7, #4]
 800184e:	f7ff ffe7 	bl	8001820 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001852:	bf00      	nop
 8001854:	e7fd      	b.n	8001852 <_exit+0x12>

08001856 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001856:	b580      	push	{r7, lr}
 8001858:	b086      	sub	sp, #24
 800185a:	af00      	add	r7, sp, #0
 800185c:	60f8      	str	r0, [r7, #12]
 800185e:	60b9      	str	r1, [r7, #8]
 8001860:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001862:	2300      	movs	r3, #0
 8001864:	617b      	str	r3, [r7, #20]
 8001866:	e00a      	b.n	800187e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001868:	f3af 8000 	nop.w
 800186c:	4601      	mov	r1, r0
 800186e:	68bb      	ldr	r3, [r7, #8]
 8001870:	1c5a      	adds	r2, r3, #1
 8001872:	60ba      	str	r2, [r7, #8]
 8001874:	b2ca      	uxtb	r2, r1
 8001876:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	3301      	adds	r3, #1
 800187c:	617b      	str	r3, [r7, #20]
 800187e:	697a      	ldr	r2, [r7, #20]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	429a      	cmp	r2, r3
 8001884:	dbf0      	blt.n	8001868 <_read+0x12>
  }

  return len;
 8001886:	687b      	ldr	r3, [r7, #4]
}
 8001888:	4618      	mov	r0, r3
 800188a:	3718      	adds	r7, #24
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}

08001890 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001898:	f04f 33ff 	mov.w	r3, #4294967295
}
 800189c:	4618      	mov	r0, r3
 800189e:	370c      	adds	r7, #12
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr

080018a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
 80018b0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018b8:	605a      	str	r2, [r3, #4]
  return 0;
 80018ba:	2300      	movs	r3, #0
}
 80018bc:	4618      	mov	r0, r3
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr

080018c8 <_isatty>:

int _isatty(int file)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018d0:	2301      	movs	r3, #1
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	370c      	adds	r7, #12
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr

080018de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018de:	b480      	push	{r7}
 80018e0:	b085      	sub	sp, #20
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	60f8      	str	r0, [r7, #12]
 80018e6:	60b9      	str	r1, [r7, #8]
 80018e8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018ea:	2300      	movs	r3, #0
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3714      	adds	r7, #20
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b086      	sub	sp, #24
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001900:	4a14      	ldr	r2, [pc, #80]	@ (8001954 <_sbrk+0x5c>)
 8001902:	4b15      	ldr	r3, [pc, #84]	@ (8001958 <_sbrk+0x60>)
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800190c:	4b13      	ldr	r3, [pc, #76]	@ (800195c <_sbrk+0x64>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d102      	bne.n	800191a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001914:	4b11      	ldr	r3, [pc, #68]	@ (800195c <_sbrk+0x64>)
 8001916:	4a12      	ldr	r2, [pc, #72]	@ (8001960 <_sbrk+0x68>)
 8001918:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800191a:	4b10      	ldr	r3, [pc, #64]	@ (800195c <_sbrk+0x64>)
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	4413      	add	r3, r2
 8001922:	693a      	ldr	r2, [r7, #16]
 8001924:	429a      	cmp	r2, r3
 8001926:	d207      	bcs.n	8001938 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001928:	f007 fc38 	bl	800919c <__errno>
 800192c:	4603      	mov	r3, r0
 800192e:	220c      	movs	r2, #12
 8001930:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001932:	f04f 33ff 	mov.w	r3, #4294967295
 8001936:	e009      	b.n	800194c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001938:	4b08      	ldr	r3, [pc, #32]	@ (800195c <_sbrk+0x64>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800193e:	4b07      	ldr	r3, [pc, #28]	@ (800195c <_sbrk+0x64>)
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4413      	add	r3, r2
 8001946:	4a05      	ldr	r2, [pc, #20]	@ (800195c <_sbrk+0x64>)
 8001948:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800194a:	68fb      	ldr	r3, [r7, #12]
}
 800194c:	4618      	mov	r0, r3
 800194e:	3718      	adds	r7, #24
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	20008000 	.word	0x20008000
 8001958:	00002000 	.word	0x00002000
 800195c:	200002e4 	.word	0x200002e4
 8001960:	20000600 	.word	0x20000600

08001964 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001968:	4b06      	ldr	r3, [pc, #24]	@ (8001984 <SystemInit+0x20>)
 800196a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800196e:	4a05      	ldr	r2, [pc, #20]	@ (8001984 <SystemInit+0x20>)
 8001970:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001974:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001978:	bf00      	nop
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	e000ed00 	.word	0xe000ed00

08001988 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800198c:	4b21      	ldr	r3, [pc, #132]	@ (8001a14 <MX_LPUART1_UART_Init+0x8c>)
 800198e:	4a22      	ldr	r2, [pc, #136]	@ (8001a18 <MX_LPUART1_UART_Init+0x90>)
 8001990:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001992:	4b20      	ldr	r3, [pc, #128]	@ (8001a14 <MX_LPUART1_UART_Init+0x8c>)
 8001994:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001998:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800199a:	4b1e      	ldr	r3, [pc, #120]	@ (8001a14 <MX_LPUART1_UART_Init+0x8c>)
 800199c:	2200      	movs	r2, #0
 800199e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80019a0:	4b1c      	ldr	r3, [pc, #112]	@ (8001a14 <MX_LPUART1_UART_Init+0x8c>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80019a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001a14 <MX_LPUART1_UART_Init+0x8c>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80019ac:	4b19      	ldr	r3, [pc, #100]	@ (8001a14 <MX_LPUART1_UART_Init+0x8c>)
 80019ae:	220c      	movs	r2, #12
 80019b0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019b2:	4b18      	ldr	r3, [pc, #96]	@ (8001a14 <MX_LPUART1_UART_Init+0x8c>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019b8:	4b16      	ldr	r3, [pc, #88]	@ (8001a14 <MX_LPUART1_UART_Init+0x8c>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80019be:	4b15      	ldr	r3, [pc, #84]	@ (8001a14 <MX_LPUART1_UART_Init+0x8c>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019c4:	4b13      	ldr	r3, [pc, #76]	@ (8001a14 <MX_LPUART1_UART_Init+0x8c>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80019ca:	4812      	ldr	r0, [pc, #72]	@ (8001a14 <MX_LPUART1_UART_Init+0x8c>)
 80019cc:	f003 fbb6 	bl	800513c <HAL_UART_Init>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80019d6:	f7ff fe2f 	bl	8001638 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019da:	2100      	movs	r1, #0
 80019dc:	480d      	ldr	r0, [pc, #52]	@ (8001a14 <MX_LPUART1_UART_Init+0x8c>)
 80019de:	f005 fded 	bl	80075bc <HAL_UARTEx_SetTxFifoThreshold>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d001      	beq.n	80019ec <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 80019e8:	f7ff fe26 	bl	8001638 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019ec:	2100      	movs	r1, #0
 80019ee:	4809      	ldr	r0, [pc, #36]	@ (8001a14 <MX_LPUART1_UART_Init+0x8c>)
 80019f0:	f005 fe68 	bl	80076c4 <HAL_UARTEx_SetRxFifoThreshold>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 80019fa:	f7ff fe1d 	bl	8001638 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80019fe:	4805      	ldr	r0, [pc, #20]	@ (8001a14 <MX_LPUART1_UART_Init+0x8c>)
 8001a00:	f005 fd7a 	bl	80074f8 <HAL_UARTEx_DisableFifoMode>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8001a0a:	f7ff fe15 	bl	8001638 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001a0e:	bf00      	nop
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	200002e8 	.word	0x200002e8
 8001a18:	40008000 	.word	0x40008000

08001a1c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b09a      	sub	sp, #104	@ 0x68
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a24:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001a28:	2200      	movs	r2, #0
 8001a2a:	601a      	str	r2, [r3, #0]
 8001a2c:	605a      	str	r2, [r3, #4]
 8001a2e:	609a      	str	r2, [r3, #8]
 8001a30:	60da      	str	r2, [r3, #12]
 8001a32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a34:	f107 0310 	add.w	r3, r7, #16
 8001a38:	2244      	movs	r2, #68	@ 0x44
 8001a3a:	2100      	movs	r1, #0
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f007 faf3 	bl	8009028 <memset>
  if(uartHandle->Instance==LPUART1)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a23      	ldr	r2, [pc, #140]	@ (8001ad4 <HAL_UART_MspInit+0xb8>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d13e      	bne.n	8001aca <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001a4c:	2320      	movs	r3, #32
 8001a4e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001a50:	2300      	movs	r3, #0
 8001a52:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a54:	f107 0310 	add.w	r3, r7, #16
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f002 fbc5 	bl	80041e8 <HAL_RCCEx_PeriphCLKConfig>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001a64:	f7ff fde8 	bl	8001638 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001a68:	4b1b      	ldr	r3, [pc, #108]	@ (8001ad8 <HAL_UART_MspInit+0xbc>)
 8001a6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a6c:	4a1a      	ldr	r2, [pc, #104]	@ (8001ad8 <HAL_UART_MspInit+0xbc>)
 8001a6e:	f043 0301 	orr.w	r3, r3, #1
 8001a72:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001a74:	4b18      	ldr	r3, [pc, #96]	@ (8001ad8 <HAL_UART_MspInit+0xbc>)
 8001a76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a78:	f003 0301 	and.w	r3, r3, #1
 8001a7c:	60fb      	str	r3, [r7, #12]
 8001a7e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a80:	4b15      	ldr	r3, [pc, #84]	@ (8001ad8 <HAL_UART_MspInit+0xbc>)
 8001a82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a84:	4a14      	ldr	r2, [pc, #80]	@ (8001ad8 <HAL_UART_MspInit+0xbc>)
 8001a86:	f043 0301 	orr.w	r3, r3, #1
 8001a8a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a8c:	4b12      	ldr	r3, [pc, #72]	@ (8001ad8 <HAL_UART_MspInit+0xbc>)
 8001a8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a90:	f003 0301 	and.w	r3, r3, #1
 8001a94:	60bb      	str	r3, [r7, #8]
 8001a96:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8001a98:	230c      	movs	r3, #12
 8001a9a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a9c:	2302      	movs	r3, #2
 8001a9e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001aa8:	230c      	movs	r3, #12
 8001aaa:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aac:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ab6:	f001 f953 	bl	8002d60 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 5, 0);
 8001aba:	2200      	movs	r2, #0
 8001abc:	2105      	movs	r1, #5
 8001abe:	205b      	movs	r0, #91	@ 0x5b
 8001ac0:	f000 fc64 	bl	800238c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8001ac4:	205b      	movs	r0, #91	@ 0x5b
 8001ac6:	f000 fc8b 	bl	80023e0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8001aca:	bf00      	nop
 8001acc:	3768      	adds	r7, #104	@ 0x68
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	40008000 	.word	0x40008000
 8001ad8:	40021000 	.word	0x40021000

08001adc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001adc:	480d      	ldr	r0, [pc, #52]	@ (8001b14 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001ade:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ae0:	f7ff ff40 	bl	8001964 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ae4:	480c      	ldr	r0, [pc, #48]	@ (8001b18 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ae6:	490d      	ldr	r1, [pc, #52]	@ (8001b1c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ae8:	4a0d      	ldr	r2, [pc, #52]	@ (8001b20 <LoopForever+0xe>)
  movs r3, #0
 8001aea:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001aec:	e002      	b.n	8001af4 <LoopCopyDataInit>

08001aee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001af0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001af2:	3304      	adds	r3, #4

08001af4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001af4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001af6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001af8:	d3f9      	bcc.n	8001aee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001afa:	4a0a      	ldr	r2, [pc, #40]	@ (8001b24 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001afc:	4c0a      	ldr	r4, [pc, #40]	@ (8001b28 <LoopForever+0x16>)
  movs r3, #0
 8001afe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b00:	e001      	b.n	8001b06 <LoopFillZerobss>

08001b02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b04:	3204      	adds	r2, #4

08001b06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b08:	d3fb      	bcc.n	8001b02 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001b0a:	f007 fb4d 	bl	80091a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b0e:	f7ff fcd1 	bl	80014b4 <main>

08001b12 <LoopForever>:

LoopForever:
    b LoopForever
 8001b12:	e7fe      	b.n	8001b12 <LoopForever>
  ldr   r0, =_estack
 8001b14:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001b18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b1c:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8001b20:	0800acbc 	.word	0x0800acbc
  ldr r2, =_sbss
 8001b24:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8001b28:	20000600 	.word	0x20000600

08001b2c <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b2c:	e7fe      	b.n	8001b2c <COMP1_2_3_IRQHandler>

08001b2e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	b082      	sub	sp, #8
 8001b32:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b34:	2300      	movs	r3, #0
 8001b36:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b38:	2003      	movs	r0, #3
 8001b3a:	f000 fc07 	bl	800234c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b3e:	200f      	movs	r0, #15
 8001b40:	f7ff fdb6 	bl	80016b0 <HAL_InitTick>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d002      	beq.n	8001b50 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	71fb      	strb	r3, [r7, #7]
 8001b4e:	e001      	b.n	8001b54 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b50:	f7ff fd84 	bl	800165c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b54:	79fb      	ldrb	r3, [r7, #7]

}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3708      	adds	r7, #8
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
	...

08001b60 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b64:	4b05      	ldr	r3, [pc, #20]	@ (8001b7c <HAL_IncTick+0x1c>)
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	4b05      	ldr	r3, [pc, #20]	@ (8001b80 <HAL_IncTick+0x20>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4413      	add	r3, r2
 8001b6e:	4a03      	ldr	r2, [pc, #12]	@ (8001b7c <HAL_IncTick+0x1c>)
 8001b70:	6013      	str	r3, [r2, #0]
}
 8001b72:	bf00      	nop
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr
 8001b7c:	2000037c 	.word	0x2000037c
 8001b80:	2000000c 	.word	0x2000000c

08001b84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  return uwTick;
 8001b88:	4b03      	ldr	r3, [pc, #12]	@ (8001b98 <HAL_GetTick+0x14>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	2000037c 	.word	0x2000037c

08001b9c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	68db      	ldr	r3, [r3, #12]
 8001ba8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d101      	bne.n	8001bb4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	e000      	b.n	8001bb6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001bb4:	2300      	movs	r3, #0
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	370c      	adds	r7, #12
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr

08001bc2 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001bc2:	b480      	push	{r7}
 8001bc4:	b083      	sub	sp, #12
 8001bc6:	af00      	add	r7, sp, #0
 8001bc8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bce:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d101      	bne.n	8001bda <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	e000      	b.n	8001bdc <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001bda:	2300      	movs	r3, #0
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	370c      	adds	r7, #12
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr

08001be8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	f003 031f 	and.w	r3, r3, #31
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	370c      	adds	r7, #12
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	689b      	ldr	r3, [r3, #8]
 8001c10:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	370c      	adds	r7, #12
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	f003 0304 	and.w	r3, r3, #4
 8001c30:	2b04      	cmp	r3, #4
 8001c32:	d101      	bne.n	8001c38 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001c34:	2301      	movs	r3, #1
 8001c36:	e000      	b.n	8001c3a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001c38:	2300      	movs	r3, #0
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	370c      	adds	r7, #12
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr

08001c46 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c46:	b480      	push	{r7}
 8001c48:	b083      	sub	sp, #12
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	f003 0308 	and.w	r3, r3, #8
 8001c56:	2b08      	cmp	r3, #8
 8001c58:	d101      	bne.n	8001c5e <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e000      	b.n	8001c60 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001c5e:	2300      	movs	r3, #0
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	370c      	adds	r7, #12
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr

08001c6c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b08a      	sub	sp, #40	@ 0x28
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001c74:	2300      	movs	r3, #0
 8001c76:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001c88:	4891      	ldr	r0, [pc, #580]	@ (8001ed0 <HAL_ADC_IRQHandler+0x264>)
 8001c8a:	f7ff ffad 	bl	8001be8 <LL_ADC_GetMultimode>
 8001c8e:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c98:	d009      	beq.n	8001cae <HAL_ADC_IRQHandler+0x42>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a8d      	ldr	r2, [pc, #564]	@ (8001ed4 <HAL_ADC_IRQHandler+0x268>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d004      	beq.n	8001cae <HAL_ADC_IRQHandler+0x42>
 8001ca4:	f44f 6110 	mov.w	r1, #2304	@ 0x900
 8001ca8:	488b      	ldr	r0, [pc, #556]	@ (8001ed8 <HAL_ADC_IRQHandler+0x26c>)
 8001caa:	f7ff fccb 	bl	8001644 <assert_failed>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	699b      	ldr	r3, [r3, #24]
 8001cb2:	2b04      	cmp	r3, #4
 8001cb4:	d008      	beq.n	8001cc8 <HAL_ADC_IRQHandler+0x5c>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	699b      	ldr	r3, [r3, #24]
 8001cba:	2b08      	cmp	r3, #8
 8001cbc:	d004      	beq.n	8001cc8 <HAL_ADC_IRQHandler+0x5c>
 8001cbe:	f640 1101 	movw	r1, #2305	@ 0x901
 8001cc2:	4885      	ldr	r0, [pc, #532]	@ (8001ed8 <HAL_ADC_IRQHandler+0x26c>)
 8001cc4:	f7ff fcbe 	bl	8001644 <assert_failed>

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	f003 0302 	and.w	r3, r3, #2
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d017      	beq.n	8001d02 <HAL_ADC_IRQHandler+0x96>
 8001cd2:	69bb      	ldr	r3, [r7, #24]
 8001cd4:	f003 0302 	and.w	r3, r3, #2
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d012      	beq.n	8001d02 <HAL_ADC_IRQHandler+0x96>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ce0:	f003 0310 	and.w	r3, r3, #16
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d105      	bne.n	8001cf4 <HAL_ADC_IRQHandler+0x88>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cec:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001cf4:	6878      	ldr	r0, [r7, #4]
 8001cf6:	f000 fa37 	bl	8002168 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	2202      	movs	r2, #2
 8001d00:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	f003 0304 	and.w	r3, r3, #4
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d004      	beq.n	8001d16 <HAL_ADC_IRQHandler+0xaa>
 8001d0c:	69bb      	ldr	r3, [r7, #24]
 8001d0e:	f003 0304 	and.w	r3, r3, #4
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d10a      	bne.n	8001d2c <HAL_ADC_IRQHandler+0xc0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001d16:	69fb      	ldr	r3, [r7, #28]
 8001d18:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	f000 8085 	beq.w	8001e2c <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001d22:	69bb      	ldr	r3, [r7, #24]
 8001d24:	f003 0308 	and.w	r3, r3, #8
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d07f      	beq.n	8001e2c <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d30:	f003 0310 	and.w	r3, r3, #16
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d105      	bne.n	8001d44 <HAL_ADC_IRQHandler+0xd8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d3c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7ff ff27 	bl	8001b9c <LL_ADC_REG_IsTriggerSourceSWStart>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d064      	beq.n	8001e1e <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a5e      	ldr	r2, [pc, #376]	@ (8001ed4 <HAL_ADC_IRQHandler+0x268>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d002      	beq.n	8001d64 <HAL_ADC_IRQHandler+0xf8>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	e001      	b.n	8001d68 <HAL_ADC_IRQHandler+0xfc>
 8001d64:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001d68:	687a      	ldr	r2, [r7, #4]
 8001d6a:	6812      	ldr	r2, [r2, #0]
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d008      	beq.n	8001d82 <HAL_ADC_IRQHandler+0x116>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d005      	beq.n	8001d82 <HAL_ADC_IRQHandler+0x116>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	2b05      	cmp	r3, #5
 8001d7a:	d002      	beq.n	8001d82 <HAL_ADC_IRQHandler+0x116>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	2b09      	cmp	r3, #9
 8001d80:	d104      	bne.n	8001d8c <HAL_ADC_IRQHandler+0x120>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	68db      	ldr	r3, [r3, #12]
 8001d88:	623b      	str	r3, [r7, #32]
 8001d8a:	e00d      	b.n	8001da8 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a50      	ldr	r2, [pc, #320]	@ (8001ed4 <HAL_ADC_IRQHandler+0x268>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d002      	beq.n	8001d9c <HAL_ADC_IRQHandler+0x130>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	e001      	b.n	8001da0 <HAL_ADC_IRQHandler+0x134>
 8001d9c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001da0:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	68db      	ldr	r3, [r3, #12]
 8001da6:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001da8:	6a3b      	ldr	r3, [r7, #32]
 8001daa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d135      	bne.n	8001e1e <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f003 0308 	and.w	r3, r3, #8
 8001dbc:	2b08      	cmp	r3, #8
 8001dbe:	d12e      	bne.n	8001e1e <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7ff ff2b 	bl	8001c20 <LL_ADC_REG_IsConversionOngoing>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d11a      	bne.n	8001e06 <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	685a      	ldr	r2, [r3, #4]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f022 020c 	bic.w	r2, r2, #12
 8001dde:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001de4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001df0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d112      	bne.n	8001e1e <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dfc:	f043 0201 	orr.w	r2, r3, #1
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001e04:	e00b      	b.n	8001e1e <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e0a:	f043 0210 	orr.w	r2, r3, #16
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e16:	f043 0201 	orr.w	r2, r3, #1
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001e1e:	6878      	ldr	r0, [r7, #4]
 8001e20:	f000 f95c 	bl	80020dc <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	220c      	movs	r2, #12
 8001e2a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	f003 0320 	and.w	r3, r3, #32
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d004      	beq.n	8001e40 <HAL_ADC_IRQHandler+0x1d4>
 8001e36:	69bb      	ldr	r3, [r7, #24]
 8001e38:	f003 0320 	and.w	r3, r3, #32
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d10b      	bne.n	8001e58 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	f000 80a0 	beq.w	8001f8c <HAL_ADC_IRQHandler+0x320>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001e4c:	69bb      	ldr	r3, [r7, #24]
 8001e4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	f000 809a 	beq.w	8001f8c <HAL_ADC_IRQHandler+0x320>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e5c:	f003 0310 	and.w	r3, r3, #16
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d105      	bne.n	8001e70 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e68:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4618      	mov	r0, r3
 8001e76:	f7ff fea4 	bl	8001bc2 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8001e7a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7ff fe8b 	bl	8001b9c <LL_ADC_REG_IsTriggerSourceSWStart>
 8001e86:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a11      	ldr	r2, [pc, #68]	@ (8001ed4 <HAL_ADC_IRQHandler+0x268>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d002      	beq.n	8001e98 <HAL_ADC_IRQHandler+0x22c>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	e001      	b.n	8001e9c <HAL_ADC_IRQHandler+0x230>
 8001e98:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001e9c:	687a      	ldr	r2, [r7, #4]
 8001e9e:	6812      	ldr	r2, [r2, #0]
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d008      	beq.n	8001eb6 <HAL_ADC_IRQHandler+0x24a>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d005      	beq.n	8001eb6 <HAL_ADC_IRQHandler+0x24a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	2b06      	cmp	r3, #6
 8001eae:	d002      	beq.n	8001eb6 <HAL_ADC_IRQHandler+0x24a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	2b07      	cmp	r3, #7
 8001eb4:	d104      	bne.n	8001ec0 <HAL_ADC_IRQHandler+0x254>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	68db      	ldr	r3, [r3, #12]
 8001ebc:	623b      	str	r3, [r7, #32]
 8001ebe:	e013      	b.n	8001ee8 <HAL_ADC_IRQHandler+0x27c>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a03      	ldr	r2, [pc, #12]	@ (8001ed4 <HAL_ADC_IRQHandler+0x268>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d008      	beq.n	8001edc <HAL_ADC_IRQHandler+0x270>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	e007      	b.n	8001ee0 <HAL_ADC_IRQHandler+0x274>
 8001ed0:	50000300 	.word	0x50000300
 8001ed4:	50000100 	.word	0x50000100
 8001ed8:	0800a234 	.word	0x0800a234
 8001edc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001ee0:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001ee2:	693b      	ldr	r3, [r7, #16]
 8001ee4:	68db      	ldr	r3, [r3, #12]
 8001ee6:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d047      	beq.n	8001f7e <HAL_ADC_IRQHandler+0x312>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8001eee:	6a3b      	ldr	r3, [r7, #32]
 8001ef0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d007      	beq.n	8001f08 <HAL_ADC_IRQHandler+0x29c>
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d03f      	beq.n	8001f7e <HAL_ADC_IRQHandler+0x312>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8001efe:	6a3b      	ldr	r3, [r7, #32]
 8001f00:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d13a      	bne.n	8001f7e <HAL_ADC_IRQHandler+0x312>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f12:	2b40      	cmp	r3, #64	@ 0x40
 8001f14:	d133      	bne.n	8001f7e <HAL_ADC_IRQHandler+0x312>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001f16:	6a3b      	ldr	r3, [r7, #32]
 8001f18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d12e      	bne.n	8001f7e <HAL_ADC_IRQHandler+0x312>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7ff fe8e 	bl	8001c46 <LL_ADC_INJ_IsConversionOngoing>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d11a      	bne.n	8001f66 <HAL_ADC_IRQHandler+0x2fa>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	685a      	ldr	r2, [r3, #4]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001f3e:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f44:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d112      	bne.n	8001f7e <HAL_ADC_IRQHandler+0x312>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f5c:	f043 0201 	orr.w	r2, r3, #1
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001f64:	e00b      	b.n	8001f7e <HAL_ADC_IRQHandler+0x312>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f6a:	f043 0210 	orr.w	r2, r3, #16
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f76:	f043 0201 	orr.w	r2, r3, #1
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001f7e:	6878      	ldr	r0, [r7, #4]
 8001f80:	f000 f8ca 	bl	8002118 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	2260      	movs	r2, #96	@ 0x60
 8001f8a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001f8c:	69fb      	ldr	r3, [r7, #28]
 8001f8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d011      	beq.n	8001fba <HAL_ADC_IRQHandler+0x34e>
 8001f96:	69bb      	ldr	r3, [r7, #24]
 8001f98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d00c      	beq.n	8001fba <HAL_ADC_IRQHandler+0x34e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fa4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001fac:	6878      	ldr	r0, [r7, #4]
 8001fae:	f000 f89f 	bl	80020f0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	2280      	movs	r2, #128	@ 0x80
 8001fb8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001fba:	69fb      	ldr	r3, [r7, #28]
 8001fbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d012      	beq.n	8001fea <HAL_ADC_IRQHandler+0x37e>
 8001fc4:	69bb      	ldr	r3, [r7, #24]
 8001fc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d00d      	beq.n	8001fea <HAL_ADC_IRQHandler+0x37e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fd2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	f000 f8b0 	bl	8002140 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001fe8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d012      	beq.n	800201a <HAL_ADC_IRQHandler+0x3ae>
 8001ff4:	69bb      	ldr	r3, [r7, #24]
 8001ff6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d00d      	beq.n	800201a <HAL_ADC_IRQHandler+0x3ae>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002002:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f000 f8a2 	bl	8002154 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002018:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	f003 0310 	and.w	r3, r3, #16
 8002020:	2b00      	cmp	r3, #0
 8002022:	d036      	beq.n	8002092 <HAL_ADC_IRQHandler+0x426>
 8002024:	69bb      	ldr	r3, [r7, #24]
 8002026:	f003 0310 	and.w	r3, r3, #16
 800202a:	2b00      	cmp	r3, #0
 800202c:	d031      	beq.n	8002092 <HAL_ADC_IRQHandler+0x426>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002032:	2b00      	cmp	r3, #0
 8002034:	d102      	bne.n	800203c <HAL_ADC_IRQHandler+0x3d0>
    {
      overrun_error = 1UL;
 8002036:	2301      	movs	r3, #1
 8002038:	627b      	str	r3, [r7, #36]	@ 0x24
 800203a:	e014      	b.n	8002066 <HAL_ADC_IRQHandler+0x3fa>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d008      	beq.n	8002054 <HAL_ADC_IRQHandler+0x3e8>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002042:	4825      	ldr	r0, [pc, #148]	@ (80020d8 <HAL_ADC_IRQHandler+0x46c>)
 8002044:	f7ff fdde 	bl	8001c04 <LL_ADC_GetMultiDMATransfer>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d00b      	beq.n	8002066 <HAL_ADC_IRQHandler+0x3fa>
        {
          overrun_error = 1UL;
 800204e:	2301      	movs	r3, #1
 8002050:	627b      	str	r3, [r7, #36]	@ 0x24
 8002052:	e008      	b.n	8002066 <HAL_ADC_IRQHandler+0x3fa>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	68db      	ldr	r3, [r3, #12]
 800205a:	f003 0301 	and.w	r3, r3, #1
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <HAL_ADC_IRQHandler+0x3fa>
        {
          overrun_error = 1UL;
 8002062:	2301      	movs	r3, #1
 8002064:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002068:	2b01      	cmp	r3, #1
 800206a:	d10e      	bne.n	800208a <HAL_ADC_IRQHandler+0x41e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002070:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800207c:	f043 0202 	orr.w	r2, r3, #2
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f000 f83d 	bl	8002104 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	2210      	movs	r2, #16
 8002090:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002098:	2b00      	cmp	r3, #0
 800209a:	d018      	beq.n	80020ce <HAL_ADC_IRQHandler+0x462>
 800209c:	69bb      	ldr	r3, [r7, #24]
 800209e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d013      	beq.n	80020ce <HAL_ADC_IRQHandler+0x462>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020aa:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020b6:	f043 0208 	orr.w	r2, r3, #8
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020c6:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80020c8:	6878      	ldr	r0, [r7, #4]
 80020ca:	f000 f82f 	bl	800212c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80020ce:	bf00      	nop
 80020d0:	3728      	adds	r7, #40	@ 0x28
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	50000300 	.word	0x50000300

080020dc <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80020e4:	bf00      	nop
 80020e6:	370c      	adds	r7, #12
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr

080020f0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80020f8:	bf00      	nop
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800210c:	bf00      	nop
 800210e:	370c      	adds	r7, #12
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002120:	bf00      	nop
 8002122:	370c      	adds	r7, #12
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr

0800212c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 800212c:	b480      	push	{r7}
 800212e:	b083      	sub	sp, #12
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002134:	bf00      	nop
 8002136:	370c      	adds	r7, #12
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr

08002140 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002140:	b480      	push	{r7}
 8002142:	b083      	sub	sp, #12
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002148:	bf00      	nop
 800214a:	370c      	adds	r7, #12
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr

08002154 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800215c:	bf00      	nop
 800215e:	370c      	adds	r7, #12
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr

08002168 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002170:	bf00      	nop
 8002172:	370c      	adds	r7, #12
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr

0800217c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800217c:	b480      	push	{r7}
 800217e:	b085      	sub	sp, #20
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	f003 0307 	and.w	r3, r3, #7
 800218a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800218c:	4b0c      	ldr	r3, [pc, #48]	@ (80021c0 <__NVIC_SetPriorityGrouping+0x44>)
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002192:	68ba      	ldr	r2, [r7, #8]
 8002194:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002198:	4013      	ands	r3, r2
 800219a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80021a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021ae:	4a04      	ldr	r2, [pc, #16]	@ (80021c0 <__NVIC_SetPriorityGrouping+0x44>)
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	60d3      	str	r3, [r2, #12]
}
 80021b4:	bf00      	nop
 80021b6:	3714      	adds	r7, #20
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr
 80021c0:	e000ed00 	.word	0xe000ed00

080021c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021c8:	4b04      	ldr	r3, [pc, #16]	@ (80021dc <__NVIC_GetPriorityGrouping+0x18>)
 80021ca:	68db      	ldr	r3, [r3, #12]
 80021cc:	0a1b      	lsrs	r3, r3, #8
 80021ce:	f003 0307 	and.w	r3, r3, #7
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr
 80021dc:	e000ed00 	.word	0xe000ed00

080021e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	4603      	mov	r3, r0
 80021e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	db0b      	blt.n	800220a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021f2:	79fb      	ldrb	r3, [r7, #7]
 80021f4:	f003 021f 	and.w	r2, r3, #31
 80021f8:	4907      	ldr	r1, [pc, #28]	@ (8002218 <__NVIC_EnableIRQ+0x38>)
 80021fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021fe:	095b      	lsrs	r3, r3, #5
 8002200:	2001      	movs	r0, #1
 8002202:	fa00 f202 	lsl.w	r2, r0, r2
 8002206:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800220a:	bf00      	nop
 800220c:	370c      	adds	r7, #12
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	e000e100 	.word	0xe000e100

0800221c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	4603      	mov	r3, r0
 8002224:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800222a:	2b00      	cmp	r3, #0
 800222c:	db12      	blt.n	8002254 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800222e:	79fb      	ldrb	r3, [r7, #7]
 8002230:	f003 021f 	and.w	r2, r3, #31
 8002234:	490a      	ldr	r1, [pc, #40]	@ (8002260 <__NVIC_DisableIRQ+0x44>)
 8002236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800223a:	095b      	lsrs	r3, r3, #5
 800223c:	2001      	movs	r0, #1
 800223e:	fa00 f202 	lsl.w	r2, r0, r2
 8002242:	3320      	adds	r3, #32
 8002244:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002248:	f3bf 8f4f 	dsb	sy
}
 800224c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800224e:	f3bf 8f6f 	isb	sy
}
 8002252:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002254:	bf00      	nop
 8002256:	370c      	adds	r7, #12
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr
 8002260:	e000e100 	.word	0xe000e100

08002264 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	4603      	mov	r3, r0
 800226c:	6039      	str	r1, [r7, #0]
 800226e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002270:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002274:	2b00      	cmp	r3, #0
 8002276:	db0a      	blt.n	800228e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	b2da      	uxtb	r2, r3
 800227c:	490c      	ldr	r1, [pc, #48]	@ (80022b0 <__NVIC_SetPriority+0x4c>)
 800227e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002282:	0112      	lsls	r2, r2, #4
 8002284:	b2d2      	uxtb	r2, r2
 8002286:	440b      	add	r3, r1
 8002288:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800228c:	e00a      	b.n	80022a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	b2da      	uxtb	r2, r3
 8002292:	4908      	ldr	r1, [pc, #32]	@ (80022b4 <__NVIC_SetPriority+0x50>)
 8002294:	79fb      	ldrb	r3, [r7, #7]
 8002296:	f003 030f 	and.w	r3, r3, #15
 800229a:	3b04      	subs	r3, #4
 800229c:	0112      	lsls	r2, r2, #4
 800229e:	b2d2      	uxtb	r2, r2
 80022a0:	440b      	add	r3, r1
 80022a2:	761a      	strb	r2, [r3, #24]
}
 80022a4:	bf00      	nop
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr
 80022b0:	e000e100 	.word	0xe000e100
 80022b4:	e000ed00 	.word	0xe000ed00

080022b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b089      	sub	sp, #36	@ 0x24
 80022bc:	af00      	add	r7, sp, #0
 80022be:	60f8      	str	r0, [r7, #12]
 80022c0:	60b9      	str	r1, [r7, #8]
 80022c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	f003 0307 	and.w	r3, r3, #7
 80022ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	f1c3 0307 	rsb	r3, r3, #7
 80022d2:	2b04      	cmp	r3, #4
 80022d4:	bf28      	it	cs
 80022d6:	2304      	movcs	r3, #4
 80022d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	3304      	adds	r3, #4
 80022de:	2b06      	cmp	r3, #6
 80022e0:	d902      	bls.n	80022e8 <NVIC_EncodePriority+0x30>
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	3b03      	subs	r3, #3
 80022e6:	e000      	b.n	80022ea <NVIC_EncodePriority+0x32>
 80022e8:	2300      	movs	r3, #0
 80022ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022ec:	f04f 32ff 	mov.w	r2, #4294967295
 80022f0:	69bb      	ldr	r3, [r7, #24]
 80022f2:	fa02 f303 	lsl.w	r3, r2, r3
 80022f6:	43da      	mvns	r2, r3
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	401a      	ands	r2, r3
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002300:	f04f 31ff 	mov.w	r1, #4294967295
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	fa01 f303 	lsl.w	r3, r1, r3
 800230a:	43d9      	mvns	r1, r3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002310:	4313      	orrs	r3, r2
         );
}
 8002312:	4618      	mov	r0, r3
 8002314:	3724      	adds	r7, #36	@ 0x24
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr
	...

08002320 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002324:	f3bf 8f4f 	dsb	sy
}
 8002328:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800232a:	4b06      	ldr	r3, [pc, #24]	@ (8002344 <__NVIC_SystemReset+0x24>)
 800232c:	68db      	ldr	r3, [r3, #12]
 800232e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002332:	4904      	ldr	r1, [pc, #16]	@ (8002344 <__NVIC_SystemReset+0x24>)
 8002334:	4b04      	ldr	r3, [pc, #16]	@ (8002348 <__NVIC_SystemReset+0x28>)
 8002336:	4313      	orrs	r3, r2
 8002338:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800233a:	f3bf 8f4f 	dsb	sy
}
 800233e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002340:	bf00      	nop
 8002342:	e7fd      	b.n	8002340 <__NVIC_SystemReset+0x20>
 8002344:	e000ed00 	.word	0xe000ed00
 8002348:	05fa0004 	.word	0x05fa0004

0800234c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2b07      	cmp	r3, #7
 8002358:	d00f      	beq.n	800237a <HAL_NVIC_SetPriorityGrouping+0x2e>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2b06      	cmp	r3, #6
 800235e:	d00c      	beq.n	800237a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2b05      	cmp	r3, #5
 8002364:	d009      	beq.n	800237a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2b04      	cmp	r3, #4
 800236a:	d006      	beq.n	800237a <HAL_NVIC_SetPriorityGrouping+0x2e>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2b03      	cmp	r3, #3
 8002370:	d003      	beq.n	800237a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002372:	21a6      	movs	r1, #166	@ 0xa6
 8002374:	4804      	ldr	r0, [pc, #16]	@ (8002388 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8002376:	f7ff f965 	bl	8001644 <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800237a:	6878      	ldr	r0, [r7, #4]
 800237c:	f7ff fefe 	bl	800217c <__NVIC_SetPriorityGrouping>
}
 8002380:	bf00      	nop
 8002382:	3708      	adds	r7, #8
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	0800a26c 	.word	0x0800a26c

0800238c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b086      	sub	sp, #24
 8002390:	af00      	add	r7, sp, #0
 8002392:	4603      	mov	r3, r0
 8002394:	60b9      	str	r1, [r7, #8]
 8002396:	607a      	str	r2, [r7, #4]
 8002398:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2b0f      	cmp	r3, #15
 800239e:	d903      	bls.n	80023a8 <HAL_NVIC_SetPriority+0x1c>
 80023a0:	21be      	movs	r1, #190	@ 0xbe
 80023a2:	480e      	ldr	r0, [pc, #56]	@ (80023dc <HAL_NVIC_SetPriority+0x50>)
 80023a4:	f7ff f94e 	bl	8001644 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	2b0f      	cmp	r3, #15
 80023ac:	d903      	bls.n	80023b6 <HAL_NVIC_SetPriority+0x2a>
 80023ae:	21bf      	movs	r1, #191	@ 0xbf
 80023b0:	480a      	ldr	r0, [pc, #40]	@ (80023dc <HAL_NVIC_SetPriority+0x50>)
 80023b2:	f7ff f947 	bl	8001644 <assert_failed>

  prioritygroup = NVIC_GetPriorityGrouping();
 80023b6:	f7ff ff05 	bl	80021c4 <__NVIC_GetPriorityGrouping>
 80023ba:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023bc:	687a      	ldr	r2, [r7, #4]
 80023be:	68b9      	ldr	r1, [r7, #8]
 80023c0:	6978      	ldr	r0, [r7, #20]
 80023c2:	f7ff ff79 	bl	80022b8 <NVIC_EncodePriority>
 80023c6:	4602      	mov	r2, r0
 80023c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023cc:	4611      	mov	r1, r2
 80023ce:	4618      	mov	r0, r3
 80023d0:	f7ff ff48 	bl	8002264 <__NVIC_SetPriority>
}
 80023d4:	bf00      	nop
 80023d6:	3718      	adds	r7, #24
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	0800a26c 	.word	0x0800a26c

080023e0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	4603      	mov	r3, r0
 80023e8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80023ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	da03      	bge.n	80023fa <HAL_NVIC_EnableIRQ+0x1a>
 80023f2:	21d2      	movs	r1, #210	@ 0xd2
 80023f4:	4805      	ldr	r0, [pc, #20]	@ (800240c <HAL_NVIC_EnableIRQ+0x2c>)
 80023f6:	f7ff f925 	bl	8001644 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023fe:	4618      	mov	r0, r3
 8002400:	f7ff feee 	bl	80021e0 <__NVIC_EnableIRQ>
}
 8002404:	bf00      	nop
 8002406:	3708      	adds	r7, #8
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	0800a26c 	.word	0x0800a26c

08002410 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b082      	sub	sp, #8
 8002414:	af00      	add	r7, sp, #0
 8002416:	4603      	mov	r3, r0
 8002418:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800241a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800241e:	2b00      	cmp	r3, #0
 8002420:	da03      	bge.n	800242a <HAL_NVIC_DisableIRQ+0x1a>
 8002422:	21e2      	movs	r1, #226	@ 0xe2
 8002424:	4805      	ldr	r0, [pc, #20]	@ (800243c <HAL_NVIC_DisableIRQ+0x2c>)
 8002426:	f7ff f90d 	bl	8001644 <assert_failed>
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800242a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800242e:	4618      	mov	r0, r3
 8002430:	f7ff fef4 	bl	800221c <__NVIC_DisableIRQ>
}
 8002434:	bf00      	nop
 8002436:	3708      	adds	r7, #8
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	0800a26c 	.word	0x0800a26c

08002440 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8002444:	f7ff ff6c 	bl	8002320 <__NVIC_SystemReset>

08002448 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002448:	b480      	push	{r7}
 800244a:	b085      	sub	sp, #20
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002450:	2300      	movs	r3, #0
 8002452:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800245a:	b2db      	uxtb	r3, r3
 800245c:	2b02      	cmp	r3, #2
 800245e:	d005      	beq.n	800246c <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2204      	movs	r2, #4
 8002464:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	73fb      	strb	r3, [r7, #15]
 800246a:	e037      	b.n	80024dc <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f022 020e 	bic.w	r2, r2, #14
 800247a:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002486:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800248a:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f022 0201 	bic.w	r2, r2, #1
 800249a:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024a0:	f003 021f 	and.w	r2, r3, #31
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a8:	2101      	movs	r1, #1
 80024aa:	fa01 f202 	lsl.w	r2, r1, r2
 80024ae:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024b4:	687a      	ldr	r2, [r7, #4]
 80024b6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80024b8:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d00c      	beq.n	80024dc <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024cc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80024d0:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80024da:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2201      	movs	r2, #1
 80024e0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2200      	movs	r2, #0
 80024e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80024ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	3714      	adds	r7, #20
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr

080024fa <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80024fa:	b580      	push	{r7, lr}
 80024fc:	b084      	sub	sp, #16
 80024fe:	af00      	add	r7, sp, #0
 8002500:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002502:	2300      	movs	r3, #0
 8002504:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800250c:	b2db      	uxtb	r3, r3
 800250e:	2b02      	cmp	r3, #2
 8002510:	d00d      	beq.n	800252e <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2204      	movs	r2, #4
 8002516:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2201      	movs	r2, #1
 800251c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2200      	movs	r2, #0
 8002524:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	73fb      	strb	r3, [r7, #15]
 800252c:	e047      	b.n	80025be <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f022 020e 	bic.w	r2, r2, #14
 800253c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	681a      	ldr	r2, [r3, #0]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f022 0201 	bic.w	r2, r2, #1
 800254c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002558:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800255c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002562:	f003 021f 	and.w	r2, r3, #31
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800256a:	2101      	movs	r1, #1
 800256c:	fa01 f202 	lsl.w	r2, r1, r2
 8002570:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800257a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002580:	2b00      	cmp	r3, #0
 8002582:	d00c      	beq.n	800259e <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800258e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002592:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002598:	687a      	ldr	r2, [r7, #4]
 800259a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800259c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2201      	movs	r2, #1
 80025a2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2200      	movs	r2, #0
 80025aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d003      	beq.n	80025be <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	4798      	blx	r3
    }
  }
  return status;
 80025be:	7bfb      	ldrb	r3, [r7, #15]
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	3710      	adds	r7, #16
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b084      	sub	sp, #16
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025e4:	f003 031f 	and.w	r3, r3, #31
 80025e8:	2204      	movs	r2, #4
 80025ea:	409a      	lsls	r2, r3
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	4013      	ands	r3, r2
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d026      	beq.n	8002642 <HAL_DMA_IRQHandler+0x7a>
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	f003 0304 	and.w	r3, r3, #4
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d021      	beq.n	8002642 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f003 0320 	and.w	r3, r3, #32
 8002608:	2b00      	cmp	r3, #0
 800260a:	d107      	bne.n	800261c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f022 0204 	bic.w	r2, r2, #4
 800261a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002620:	f003 021f 	and.w	r2, r3, #31
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002628:	2104      	movs	r1, #4
 800262a:	fa01 f202 	lsl.w	r2, r1, r2
 800262e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002634:	2b00      	cmp	r3, #0
 8002636:	d071      	beq.n	800271c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800263c:	6878      	ldr	r0, [r7, #4]
 800263e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002640:	e06c      	b.n	800271c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002646:	f003 031f 	and.w	r3, r3, #31
 800264a:	2202      	movs	r2, #2
 800264c:	409a      	lsls	r2, r3
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	4013      	ands	r3, r2
 8002652:	2b00      	cmp	r3, #0
 8002654:	d02e      	beq.n	80026b4 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	f003 0302 	and.w	r3, r3, #2
 800265c:	2b00      	cmp	r3, #0
 800265e:	d029      	beq.n	80026b4 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f003 0320 	and.w	r3, r3, #32
 800266a:	2b00      	cmp	r3, #0
 800266c:	d10b      	bne.n	8002686 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f022 020a 	bic.w	r2, r2, #10
 800267c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2201      	movs	r2, #1
 8002682:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800268a:	f003 021f 	and.w	r2, r3, #31
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002692:	2102      	movs	r1, #2
 8002694:	fa01 f202 	lsl.w	r2, r1, r2
 8002698:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2200      	movs	r2, #0
 800269e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d038      	beq.n	800271c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026ae:	6878      	ldr	r0, [r7, #4]
 80026b0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80026b2:	e033      	b.n	800271c <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026b8:	f003 031f 	and.w	r3, r3, #31
 80026bc:	2208      	movs	r2, #8
 80026be:	409a      	lsls	r2, r3
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	4013      	ands	r3, r2
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d02a      	beq.n	800271e <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	f003 0308 	and.w	r3, r3, #8
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d025      	beq.n	800271e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f022 020e 	bic.w	r2, r2, #14
 80026e0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026e6:	f003 021f 	and.w	r2, r3, #31
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ee:	2101      	movs	r1, #1
 80026f0:	fa01 f202 	lsl.w	r2, r1, r2
 80026f4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2201      	movs	r2, #1
 80026fa:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2201      	movs	r2, #1
 8002700:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2200      	movs	r2, #0
 8002708:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002710:	2b00      	cmp	r3, #0
 8002712:	d004      	beq.n	800271e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002718:	6878      	ldr	r0, [r7, #4]
 800271a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800271c:	bf00      	nop
 800271e:	bf00      	nop
}
 8002720:	3710      	adds	r7, #16
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
	...

08002728 <HAL_FLASH_Program>:
  *         are stored the data for the row fast program.
  *
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b086      	sub	sp, #24
 800272c:	af00      	add	r7, sp, #0
 800272e:	60f8      	str	r0, [r7, #12]
 8002730:	60b9      	str	r1, [r7, #8]
 8002732:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8002736:	2300      	movs	r3, #0
 8002738:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d009      	beq.n	8002754 <HAL_FLASH_Program+0x2c>
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	2b01      	cmp	r3, #1
 8002744:	d006      	beq.n	8002754 <HAL_FLASH_Program+0x2c>
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2b02      	cmp	r3, #2
 800274a:	d003      	beq.n	8002754 <HAL_FLASH_Program+0x2c>
 800274c:	21b3      	movs	r1, #179	@ 0xb3
 800274e:	4830      	ldr	r0, [pc, #192]	@ (8002810 <HAL_FLASH_Program+0xe8>)
 8002750:	f7fe ff78 	bl	8001644 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002754:	4b2f      	ldr	r3, [pc, #188]	@ (8002814 <HAL_FLASH_Program+0xec>)
 8002756:	781b      	ldrb	r3, [r3, #0]
 8002758:	2b01      	cmp	r3, #1
 800275a:	d101      	bne.n	8002760 <HAL_FLASH_Program+0x38>
 800275c:	2302      	movs	r3, #2
 800275e:	e053      	b.n	8002808 <HAL_FLASH_Program+0xe0>
 8002760:	4b2c      	ldr	r3, [pc, #176]	@ (8002814 <HAL_FLASH_Program+0xec>)
 8002762:	2201      	movs	r2, #1
 8002764:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002766:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800276a:	f000 f893 	bl	8002894 <FLASH_WaitForLastOperation>
 800276e:	4603      	mov	r3, r0
 8002770:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8002772:	7dfb      	ldrb	r3, [r7, #23]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d143      	bne.n	8002800 <HAL_FLASH_Program+0xd8>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002778:	4b26      	ldr	r3, [pc, #152]	@ (8002814 <HAL_FLASH_Program+0xec>)
 800277a:	2200      	movs	r2, #0
 800277c:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800277e:	4b26      	ldr	r3, [pc, #152]	@ (8002818 <HAL_FLASH_Program+0xf0>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002786:	2b00      	cmp	r3, #0
 8002788:	d009      	beq.n	800279e <HAL_FLASH_Program+0x76>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 800278a:	4b23      	ldr	r3, [pc, #140]	@ (8002818 <HAL_FLASH_Program+0xf0>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a22      	ldr	r2, [pc, #136]	@ (8002818 <HAL_FLASH_Program+0xf0>)
 8002790:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002794:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8002796:	4b1f      	ldr	r3, [pc, #124]	@ (8002814 <HAL_FLASH_Program+0xec>)
 8002798:	2202      	movs	r2, #2
 800279a:	771a      	strb	r2, [r3, #28]
 800279c:	e002      	b.n	80027a4 <HAL_FLASH_Program+0x7c>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800279e:	4b1d      	ldr	r3, [pc, #116]	@ (8002814 <HAL_FLASH_Program+0xec>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	771a      	strb	r2, [r3, #28]
    }
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d107      	bne.n	80027ba <HAL_FLASH_Program+0x92>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 80027aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80027ae:	68b8      	ldr	r0, [r7, #8]
 80027b0:	f000 f8c2 	bl	8002938 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 80027b4:	2301      	movs	r3, #1
 80027b6:	613b      	str	r3, [r7, #16]
 80027b8:	e010      	b.n	80027dc <HAL_FLASH_Program+0xb4>
    }
    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d002      	beq.n	80027c6 <HAL_FLASH_Program+0x9e>
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2b02      	cmp	r3, #2
 80027c4:	d10a      	bne.n	80027dc <HAL_FLASH_Program+0xb4>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	4619      	mov	r1, r3
 80027ca:	68b8      	ldr	r0, [r7, #8]
 80027cc:	f000 f908 	bl	80029e0 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2b02      	cmp	r3, #2
 80027d4:	d102      	bne.n	80027dc <HAL_FLASH_Program+0xb4>
      {
        prog_bit = FLASH_CR_FSTPG;
 80027d6:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80027da:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80027dc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80027e0:	f000 f858 	bl	8002894 <FLASH_WaitForLastOperation>
 80027e4:	4603      	mov	r3, r0
 80027e6:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 80027e8:	693b      	ldr	r3, [r7, #16]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d006      	beq.n	80027fc <HAL_FLASH_Program+0xd4>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 80027ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002818 <HAL_FLASH_Program+0xf0>)
 80027f0:	695a      	ldr	r2, [r3, #20]
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	43db      	mvns	r3, r3
 80027f6:	4908      	ldr	r1, [pc, #32]	@ (8002818 <HAL_FLASH_Program+0xf0>)
 80027f8:	4013      	ands	r3, r2
 80027fa:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80027fc:	f000 fa66 	bl	8002ccc <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002800:	4b04      	ldr	r3, [pc, #16]	@ (8002814 <HAL_FLASH_Program+0xec>)
 8002802:	2200      	movs	r2, #0
 8002804:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8002806:	7dfb      	ldrb	r3, [r7, #23]
}
 8002808:	4618      	mov	r0, r3
 800280a:	3718      	adds	r7, #24
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	0800a2a8 	.word	0x0800a2a8
 8002814:	20000010 	.word	0x20000010
 8002818:	40022000 	.word	0x40022000

0800281c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002822:	2300      	movs	r3, #0
 8002824:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8002826:	4b0b      	ldr	r3, [pc, #44]	@ (8002854 <HAL_FLASH_Unlock+0x38>)
 8002828:	695b      	ldr	r3, [r3, #20]
 800282a:	2b00      	cmp	r3, #0
 800282c:	da0b      	bge.n	8002846 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800282e:	4b09      	ldr	r3, [pc, #36]	@ (8002854 <HAL_FLASH_Unlock+0x38>)
 8002830:	4a09      	ldr	r2, [pc, #36]	@ (8002858 <HAL_FLASH_Unlock+0x3c>)
 8002832:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002834:	4b07      	ldr	r3, [pc, #28]	@ (8002854 <HAL_FLASH_Unlock+0x38>)
 8002836:	4a09      	ldr	r2, [pc, #36]	@ (800285c <HAL_FLASH_Unlock+0x40>)
 8002838:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800283a:	4b06      	ldr	r3, [pc, #24]	@ (8002854 <HAL_FLASH_Unlock+0x38>)
 800283c:	695b      	ldr	r3, [r3, #20]
 800283e:	2b00      	cmp	r3, #0
 8002840:	da01      	bge.n	8002846 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8002846:	79fb      	ldrb	r3, [r7, #7]
}
 8002848:	4618      	mov	r0, r3
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr
 8002854:	40022000 	.word	0x40022000
 8002858:	45670123 	.word	0x45670123
 800285c:	cdef89ab 	.word	0xcdef89ab

08002860 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800286a:	4b09      	ldr	r3, [pc, #36]	@ (8002890 <HAL_FLASH_Lock+0x30>)
 800286c:	695b      	ldr	r3, [r3, #20]
 800286e:	4a08      	ldr	r2, [pc, #32]	@ (8002890 <HAL_FLASH_Lock+0x30>)
 8002870:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002874:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8002876:	4b06      	ldr	r3, [pc, #24]	@ (8002890 <HAL_FLASH_Lock+0x30>)
 8002878:	695b      	ldr	r3, [r3, #20]
 800287a:	2b00      	cmp	r3, #0
 800287c:	da01      	bge.n	8002882 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_OK;
 800287e:	2300      	movs	r3, #0
 8002880:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8002882:	79fb      	ldrb	r3, [r7, #7]
}
 8002884:	4618      	mov	r0, r3
 8002886:	370c      	adds	r7, #12
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr
 8002890:	40022000 	.word	0x40022000

08002894 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout.
  * @retval HAL_Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b084      	sub	sp, #16
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 800289c:	f7ff f972 	bl	8001b84 <HAL_GetTick>
 80028a0:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80028a2:	e009      	b.n	80028b8 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) > Timeout)
 80028a4:	f7ff f96e 	bl	8001b84 <HAL_GetTick>
 80028a8:	4602      	mov	r2, r0
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d201      	bcs.n	80028b8 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 80028b4:	2303      	movs	r3, #3
 80028b6:	e037      	b.n	8002928 <FLASH_WaitForLastOperation+0x94>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80028b8:	4b1d      	ldr	r3, [pc, #116]	@ (8002930 <FLASH_WaitForLastOperation+0x9c>)
 80028ba:	691b      	ldr	r3, [r3, #16]
 80028bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028c4:	d0ee      	beq.n	80028a4 <FLASH_WaitForLastOperation+0x10>
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 80028c6:	4b1a      	ldr	r3, [pc, #104]	@ (8002930 <FLASH_WaitForLastOperation+0x9c>)
 80028c8:	691a      	ldr	r2, [r3, #16]
 80028ca:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 80028ce:	4013      	ands	r3, r2
 80028d0:	60bb      	str	r3, [r7, #8]
  if (error != 0u)
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d01d      	beq.n	8002914 <FLASH_WaitForLastOperation+0x80>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 80028d8:	4b16      	ldr	r3, [pc, #88]	@ (8002934 <FLASH_WaitForLastOperation+0xa0>)
 80028da:	685a      	ldr	r2, [r3, #4]
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	4313      	orrs	r3, r2
 80028e0:	4a14      	ldr	r2, [pc, #80]	@ (8002934 <FLASH_WaitForLastOperation+0xa0>)
 80028e2:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028ea:	d307      	bcc.n	80028fc <FLASH_WaitForLastOperation+0x68>
 80028ec:	4b10      	ldr	r3, [pc, #64]	@ (8002930 <FLASH_WaitForLastOperation+0x9c>)
 80028ee:	699a      	ldr	r2, [r3, #24]
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80028f6:	490e      	ldr	r1, [pc, #56]	@ (8002930 <FLASH_WaitForLastOperation+0x9c>)
 80028f8:	4313      	orrs	r3, r2
 80028fa:	618b      	str	r3, [r1, #24]
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d004      	beq.n	8002910 <FLASH_WaitForLastOperation+0x7c>
 8002906:	4a0a      	ldr	r2, [pc, #40]	@ (8002930 <FLASH_WaitForLastOperation+0x9c>)
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800290e:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 8002910:	2301      	movs	r3, #1
 8002912:	e009      	b.n	8002928 <FLASH_WaitForLastOperation+0x94>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002914:	4b06      	ldr	r3, [pc, #24]	@ (8002930 <FLASH_WaitForLastOperation+0x9c>)
 8002916:	691b      	ldr	r3, [r3, #16]
 8002918:	f003 0301 	and.w	r3, r3, #1
 800291c:	2b01      	cmp	r3, #1
 800291e:	d102      	bne.n	8002926 <FLASH_WaitForLastOperation+0x92>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002920:	4b03      	ldr	r3, [pc, #12]	@ (8002930 <FLASH_WaitForLastOperation+0x9c>)
 8002922:	2201      	movs	r2, #1
 8002924:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8002926:	2300      	movs	r3, #0
}
 8002928:	4618      	mov	r0, r3
 800292a:	3710      	adds	r7, #16
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	40022000 	.word	0x40022000
 8002934:	20000010 	.word	0x20000010

08002938 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b084      	sub	sp, #16
 800293c:	af00      	add	r7, sp, #0
 800293e:	60f8      	str	r0, [r7, #12]
 8002940:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800294a:	d311      	bcc.n	8002970 <FLASH_Program_DoubleWord+0x38>
 800294c:	4b1d      	ldr	r3, [pc, #116]	@ (80029c4 <FLASH_Program_DoubleWord+0x8c>)
 800294e:	881b      	ldrh	r3, [r3, #0]
 8002950:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002954:	4293      	cmp	r3, r2
 8002956:	d007      	beq.n	8002968 <FLASH_Program_DoubleWord+0x30>
 8002958:	4b1a      	ldr	r3, [pc, #104]	@ (80029c4 <FLASH_Program_DoubleWord+0x8c>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	029a      	lsls	r2, r3, #10
 800295e:	4b1a      	ldr	r3, [pc, #104]	@ (80029c8 <FLASH_Program_DoubleWord+0x90>)
 8002960:	4013      	ands	r3, r2
 8002962:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8002966:	e000      	b.n	800296a <FLASH_Program_DoubleWord+0x32>
 8002968:	4b18      	ldr	r3, [pc, #96]	@ (80029cc <FLASH_Program_DoubleWord+0x94>)
 800296a:	68fa      	ldr	r2, [r7, #12]
 800296c:	4293      	cmp	r3, r2
 800296e:	d80c      	bhi.n	800298a <FLASH_Program_DoubleWord+0x52>
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	4a17      	ldr	r2, [pc, #92]	@ (80029d0 <FLASH_Program_DoubleWord+0x98>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d903      	bls.n	8002980 <FLASH_Program_DoubleWord+0x48>
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	4a16      	ldr	r2, [pc, #88]	@ (80029d4 <FLASH_Program_DoubleWord+0x9c>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d904      	bls.n	800298a <FLASH_Program_DoubleWord+0x52>
 8002980:	f44f 7136 	mov.w	r1, #728	@ 0x2d8
 8002984:	4814      	ldr	r0, [pc, #80]	@ (80029d8 <FLASH_Program_DoubleWord+0xa0>)
 8002986:	f7fe fe5d 	bl	8001644 <assert_failed>

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 800298a:	4b14      	ldr	r3, [pc, #80]	@ (80029dc <FLASH_Program_DoubleWord+0xa4>)
 800298c:	695b      	ldr	r3, [r3, #20]
 800298e:	4a13      	ldr	r2, [pc, #76]	@ (80029dc <FLASH_Program_DoubleWord+0xa4>)
 8002990:	f043 0301 	orr.w	r3, r3, #1
 8002994:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	683a      	ldr	r2, [r7, #0]
 800299a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800299c:	f3bf 8f6f 	isb	sy
}
 80029a0:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 80029a2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80029a6:	f04f 0200 	mov.w	r2, #0
 80029aa:	f04f 0300 	mov.w	r3, #0
 80029ae:	000a      	movs	r2, r1
 80029b0:	2300      	movs	r3, #0
 80029b2:	68f9      	ldr	r1, [r7, #12]
 80029b4:	3104      	adds	r1, #4
 80029b6:	4613      	mov	r3, r2
 80029b8:	600b      	str	r3, [r1, #0]
}
 80029ba:	bf00      	nop
 80029bc:	3710      	adds	r7, #16
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	1fff75e0 	.word	0x1fff75e0
 80029c8:	03fffc00 	.word	0x03fffc00
 80029cc:	08020000 	.word	0x08020000
 80029d0:	1fff6fff 	.word	0x1fff6fff
 80029d4:	1fff73ff 	.word	0x1fff73ff
 80029d8:	0800a2a8 	.word	0x0800a2a8
 80029dc:	40022000 	.word	0x40022000

080029e0 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b088      	sub	sp, #32
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 80029ea:	2340      	movs	r3, #64	@ 0x40
 80029ec:	77fb      	strb	r3, [r7, #31]
  uint32_t *dest_addr = (uint32_t *)Address;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	61bb      	str	r3, [r7, #24]
  uint32_t *src_addr = (uint32_t *)DataAddress;
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	617b      	str	r3, [r7, #20]
  uint32_t primask_bit;

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80029fc:	d311      	bcc.n	8002a22 <FLASH_Program_Fast+0x42>
 80029fe:	4b1f      	ldr	r3, [pc, #124]	@ (8002a7c <FLASH_Program_Fast+0x9c>)
 8002a00:	881b      	ldrh	r3, [r3, #0]
 8002a02:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d007      	beq.n	8002a1a <FLASH_Program_Fast+0x3a>
 8002a0a:	4b1c      	ldr	r3, [pc, #112]	@ (8002a7c <FLASH_Program_Fast+0x9c>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	029a      	lsls	r2, r3, #10
 8002a10:	4b1b      	ldr	r3, [pc, #108]	@ (8002a80 <FLASH_Program_Fast+0xa0>)
 8002a12:	4013      	ands	r3, r2
 8002a14:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8002a18:	e000      	b.n	8002a1c <FLASH_Program_Fast+0x3c>
 8002a1a:	4b1a      	ldr	r3, [pc, #104]	@ (8002a84 <FLASH_Program_Fast+0xa4>)
 8002a1c:	687a      	ldr	r2, [r7, #4]
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d804      	bhi.n	8002a2c <FLASH_Program_Fast+0x4c>
 8002a22:	f240 21f6 	movw	r1, #758	@ 0x2f6
 8002a26:	4818      	ldr	r0, [pc, #96]	@ (8002a88 <FLASH_Program_Fast+0xa8>)
 8002a28:	f7fe fe0c 	bl	8001644 <assert_failed>

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8002a2c:	4b17      	ldr	r3, [pc, #92]	@ (8002a8c <FLASH_Program_Fast+0xac>)
 8002a2e:	695b      	ldr	r3, [r3, #20]
 8002a30:	4a16      	ldr	r2, [pc, #88]	@ (8002a8c <FLASH_Program_Fast+0xac>)
 8002a32:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a36:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a38:	f3ef 8310 	mrs	r3, PRIMASK
 8002a3c:	60fb      	str	r3, [r7, #12]
  return(result);
 8002a3e:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8002a40:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8002a42:	b672      	cpsid	i
}
 8002a44:	bf00      	nop
  __disable_irq();

  /* Program the double words of the row */
  do
  {
    *dest_addr = *src_addr;
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	69bb      	ldr	r3, [r7, #24]
 8002a4c:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8002a4e:	69bb      	ldr	r3, [r7, #24]
 8002a50:	3304      	adds	r3, #4
 8002a52:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	3304      	adds	r3, #4
 8002a58:	617b      	str	r3, [r7, #20]
    row_index--;
 8002a5a:	7ffb      	ldrb	r3, [r7, #31]
 8002a5c:	3b01      	subs	r3, #1
 8002a5e:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 8002a60:	7ffb      	ldrb	r3, [r7, #31]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d1ef      	bne.n	8002a46 <FLASH_Program_Fast+0x66>
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	f383 8810 	msr	PRIMASK, r3
}
 8002a70:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8002a72:	bf00      	nop
 8002a74:	3720      	adds	r7, #32
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	1fff75e0 	.word	0x1fff75e0
 8002a80:	03fffc00 	.word	0x03fffc00
 8002a84:	08020000 	.word	0x08020000
 8002a88:	0800a2a8 	.word	0x0800a2a8
 8002a8c:	40022000 	.word	0x40022000

08002a90 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased).
  * @retval HAL_Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b084      	sub	sp, #16
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
 8002a98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d007      	beq.n	8002ab2 <HAL_FLASHEx_Erase+0x22>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	2b01      	cmp	r3, #1
 8002aa8:	d003      	beq.n	8002ab2 <HAL_FLASHEx_Erase+0x22>
 8002aaa:	2190      	movs	r1, #144	@ 0x90
 8002aac:	4848      	ldr	r0, [pc, #288]	@ (8002bd0 <HAL_FLASHEx_Erase+0x140>)
 8002aae:	f7fe fdc9 	bl	8001644 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002ab2:	4b48      	ldr	r3, [pc, #288]	@ (8002bd4 <HAL_FLASHEx_Erase+0x144>)
 8002ab4:	781b      	ldrb	r3, [r3, #0]
 8002ab6:	2b01      	cmp	r3, #1
 8002ab8:	d101      	bne.n	8002abe <HAL_FLASHEx_Erase+0x2e>
 8002aba:	2302      	movs	r3, #2
 8002abc:	e083      	b.n	8002bc6 <HAL_FLASHEx_Erase+0x136>
 8002abe:	4b45      	ldr	r3, [pc, #276]	@ (8002bd4 <HAL_FLASHEx_Erase+0x144>)
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002ac4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002ac8:	f7ff fee4 	bl	8002894 <FLASH_WaitForLastOperation>
 8002acc:	4603      	mov	r3, r0
 8002ace:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8002ad0:	7bfb      	ldrb	r3, [r7, #15]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d173      	bne.n	8002bbe <HAL_FLASHEx_Erase+0x12e>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002ad6:	4b3f      	ldr	r3, [pc, #252]	@ (8002bd4 <HAL_FLASHEx_Erase+0x144>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8002adc:	4b3e      	ldr	r3, [pc, #248]	@ (8002bd8 <HAL_FLASHEx_Erase+0x148>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d013      	beq.n	8002b10 <HAL_FLASHEx_Erase+0x80>
    {
      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002ae8:	4b3b      	ldr	r3, [pc, #236]	@ (8002bd8 <HAL_FLASHEx_Erase+0x148>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d009      	beq.n	8002b08 <HAL_FLASHEx_Erase+0x78>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8002af4:	4b38      	ldr	r3, [pc, #224]	@ (8002bd8 <HAL_FLASHEx_Erase+0x148>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a37      	ldr	r2, [pc, #220]	@ (8002bd8 <HAL_FLASHEx_Erase+0x148>)
 8002afa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002afe:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8002b00:	4b34      	ldr	r3, [pc, #208]	@ (8002bd4 <HAL_FLASHEx_Erase+0x144>)
 8002b02:	2203      	movs	r2, #3
 8002b04:	771a      	strb	r2, [r3, #28]
 8002b06:	e016      	b.n	8002b36 <HAL_FLASHEx_Erase+0xa6>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8002b08:	4b32      	ldr	r3, [pc, #200]	@ (8002bd4 <HAL_FLASHEx_Erase+0x144>)
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	771a      	strb	r2, [r3, #28]
 8002b0e:	e012      	b.n	8002b36 <HAL_FLASHEx_Erase+0xa6>
      }
    }
    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002b10:	4b31      	ldr	r3, [pc, #196]	@ (8002bd8 <HAL_FLASHEx_Erase+0x148>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d009      	beq.n	8002b30 <HAL_FLASHEx_Erase+0xa0>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8002b1c:	4b2e      	ldr	r3, [pc, #184]	@ (8002bd8 <HAL_FLASHEx_Erase+0x148>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a2d      	ldr	r2, [pc, #180]	@ (8002bd8 <HAL_FLASHEx_Erase+0x148>)
 8002b22:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002b26:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8002b28:	4b2a      	ldr	r3, [pc, #168]	@ (8002bd4 <HAL_FLASHEx_Erase+0x144>)
 8002b2a:	2202      	movs	r2, #2
 8002b2c:	771a      	strb	r2, [r3, #28]
 8002b2e:	e002      	b.n	8002b36 <HAL_FLASHEx_Erase+0xa6>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8002b30:	4b28      	ldr	r3, [pc, #160]	@ (8002bd4 <HAL_FLASHEx_Erase+0x144>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d111      	bne.n	8002b62 <HAL_FLASHEx_Erase+0xd2>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	4618      	mov	r0, r3
 8002b44:	f000 f84a 	bl	8002bdc <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002b48:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002b4c:	f7ff fea2 	bl	8002894 <FLASH_WaitForLastOperation>
 8002b50:	4603      	mov	r3, r0
 8002b52:	73fb      	strb	r3, [r7, #15]
#if defined (FLASH_OPTR_DBANK)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
#else
      /* If the erase operation is completed, disable the MER1 Bit */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 8002b54:	4b20      	ldr	r3, [pc, #128]	@ (8002bd8 <HAL_FLASHEx_Erase+0x148>)
 8002b56:	695b      	ldr	r3, [r3, #20]
 8002b58:	4a1f      	ldr	r2, [pc, #124]	@ (8002bd8 <HAL_FLASHEx_Erase+0x148>)
 8002b5a:	f023 0304 	bic.w	r3, r3, #4
 8002b5e:	6153      	str	r3, [r2, #20]
 8002b60:	e02b      	b.n	8002bba <HAL_FLASHEx_Erase+0x12a>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	f04f 32ff 	mov.w	r2, #4294967295
 8002b68:	601a      	str	r2, [r3, #0]

      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	60bb      	str	r3, [r7, #8]
 8002b70:	e01b      	b.n	8002baa <HAL_FLASHEx_Erase+0x11a>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	4619      	mov	r1, r3
 8002b78:	68b8      	ldr	r0, [r7, #8]
 8002b7a:	f000 f855 	bl	8002c28 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002b7e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002b82:	f7ff fe87 	bl	8002894 <FLASH_WaitForLastOperation>
 8002b86:	4603      	mov	r3, r0
 8002b88:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8002b8a:	4b13      	ldr	r3, [pc, #76]	@ (8002bd8 <HAL_FLASHEx_Erase+0x148>)
 8002b8c:	695b      	ldr	r3, [r3, #20]
 8002b8e:	4a12      	ldr	r2, [pc, #72]	@ (8002bd8 <HAL_FLASHEx_Erase+0x148>)
 8002b90:	f423 73fd 	bic.w	r3, r3, #506	@ 0x1fa
 8002b94:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8002b96:	7bfb      	ldrb	r3, [r7, #15]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d003      	beq.n	8002ba4 <HAL_FLASHEx_Erase+0x114>
        {
          /* In case of error, stop erase procedure and return the faulty page */
          *PageError = page_index;
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	68ba      	ldr	r2, [r7, #8]
 8002ba0:	601a      	str	r2, [r3, #0]
          break;
 8002ba2:	e00a      	b.n	8002bba <HAL_FLASHEx_Erase+0x12a>
      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	3301      	adds	r3, #1
 8002ba8:	60bb      	str	r3, [r7, #8]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	689a      	ldr	r2, [r3, #8]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	68db      	ldr	r3, [r3, #12]
 8002bb2:	4413      	add	r3, r2
 8002bb4:	68ba      	ldr	r2, [r7, #8]
 8002bb6:	429a      	cmp	r2, r3
 8002bb8:	d3db      	bcc.n	8002b72 <HAL_FLASHEx_Erase+0xe2>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8002bba:	f000 f887 	bl	8002ccc <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002bbe:	4b05      	ldr	r3, [pc, #20]	@ (8002bd4 <HAL_FLASHEx_Erase+0x144>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	701a      	strb	r2, [r3, #0]

  return status;
 8002bc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3710      	adds	r7, #16
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	0800a2e4 	.word	0x0800a2e4
 8002bd4:	20000010 	.word	0x20000010
 8002bd8:	40022000 	.word	0x40022000

08002bdc <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b082      	sub	sp, #8
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
#if defined (FLASH_OPTR_DBANK)
  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) != 0U)
#endif
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d004      	beq.n	8002bf4 <FLASH_MassErase+0x18>
 8002bea:	f44f 7108 	mov.w	r1, #544	@ 0x220
 8002bee:	480c      	ldr	r0, [pc, #48]	@ (8002c20 <FLASH_MassErase+0x44>)
 8002bf0:	f7fe fd28 	bl	8001644 <assert_failed>

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if ((Banks & FLASH_BANK_1) != 0U)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	f003 0301 	and.w	r3, r3, #1
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d005      	beq.n	8002c0a <FLASH_MassErase+0x2e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8002bfe:	4b09      	ldr	r3, [pc, #36]	@ (8002c24 <FLASH_MassErase+0x48>)
 8002c00:	695b      	ldr	r3, [r3, #20]
 8002c02:	4a08      	ldr	r2, [pc, #32]	@ (8002c24 <FLASH_MassErase+0x48>)
 8002c04:	f043 0304 	orr.w	r3, r3, #4
 8002c08:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002c0a:	4b06      	ldr	r3, [pc, #24]	@ (8002c24 <FLASH_MassErase+0x48>)
 8002c0c:	695b      	ldr	r3, [r3, #20]
 8002c0e:	4a05      	ldr	r2, [pc, #20]	@ (8002c24 <FLASH_MassErase+0x48>)
 8002c10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c14:	6153      	str	r3, [r2, #20]
}
 8002c16:	bf00      	nop
 8002c18:	3708      	adds	r7, #8
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	0800a2e4 	.word	0x0800a2e4
 8002c24:	40022000 	.word	0x40022000

08002c28 <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b082      	sub	sp, #8
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
 8002c30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_PAGE(Page));
 8002c32:	4b22      	ldr	r3, [pc, #136]	@ (8002cbc <FLASH_PageErase+0x94>)
 8002c34:	881b      	ldrh	r3, [r3, #0]
 8002c36:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d007      	beq.n	8002c4e <FLASH_PageErase+0x26>
 8002c3e:	4b1f      	ldr	r3, [pc, #124]	@ (8002cbc <FLASH_PageErase+0x94>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	029a      	lsls	r2, r3, #10
 8002c44:	4b1e      	ldr	r3, [pc, #120]	@ (8002cc0 <FLASH_PageErase+0x98>)
 8002c46:	4013      	ands	r3, r2
 8002c48:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002c4c:	d011      	beq.n	8002c72 <FLASH_PageErase+0x4a>
 8002c4e:	4b1b      	ldr	r3, [pc, #108]	@ (8002cbc <FLASH_PageErase+0x94>)
 8002c50:	881b      	ldrh	r3, [r3, #0]
 8002c52:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d009      	beq.n	8002c6e <FLASH_PageErase+0x46>
 8002c5a:	4b18      	ldr	r3, [pc, #96]	@ (8002cbc <FLASH_PageErase+0x94>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	029a      	lsls	r2, r3, #10
 8002c60:	4b17      	ldr	r3, [pc, #92]	@ (8002cc0 <FLASH_PageErase+0x98>)
 8002c62:	4013      	ands	r3, r2
 8002c64:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002c68:	d101      	bne.n	8002c6e <FLASH_PageErase+0x46>
 8002c6a:	2380      	movs	r3, #128	@ 0x80
 8002c6c:	e003      	b.n	8002c76 <FLASH_PageErase+0x4e>
 8002c6e:	2340      	movs	r3, #64	@ 0x40
 8002c70:	e001      	b.n	8002c76 <FLASH_PageErase+0x4e>
 8002c72:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c76:	687a      	ldr	r2, [r7, #4]
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d804      	bhi.n	8002c86 <FLASH_PageErase+0x5e>
 8002c7c:	f240 2149 	movw	r1, #585	@ 0x249
 8002c80:	4810      	ldr	r0, [pc, #64]	@ (8002cc4 <FLASH_PageErase+0x9c>)
 8002c82:	f7fe fcdf 	bl	8001644 <assert_failed>
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_OPTR_DBANK */

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8002c86:	4b10      	ldr	r3, [pc, #64]	@ (8002cc8 <FLASH_PageErase+0xa0>)
 8002c88:	695b      	ldr	r3, [r3, #20]
 8002c8a:	f423 72fc 	bic.w	r2, r3, #504	@ 0x1f8
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	00db      	lsls	r3, r3, #3
 8002c92:	f403 63ff 	and.w	r3, r3, #2040	@ 0x7f8
 8002c96:	490c      	ldr	r1, [pc, #48]	@ (8002cc8 <FLASH_PageErase+0xa0>)
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002c9c:	4b0a      	ldr	r3, [pc, #40]	@ (8002cc8 <FLASH_PageErase+0xa0>)
 8002c9e:	695b      	ldr	r3, [r3, #20]
 8002ca0:	4a09      	ldr	r2, [pc, #36]	@ (8002cc8 <FLASH_PageErase+0xa0>)
 8002ca2:	f043 0302 	orr.w	r3, r3, #2
 8002ca6:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002ca8:	4b07      	ldr	r3, [pc, #28]	@ (8002cc8 <FLASH_PageErase+0xa0>)
 8002caa:	695b      	ldr	r3, [r3, #20]
 8002cac:	4a06      	ldr	r2, [pc, #24]	@ (8002cc8 <FLASH_PageErase+0xa0>)
 8002cae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cb2:	6153      	str	r3, [r2, #20]
}
 8002cb4:	bf00      	nop
 8002cb6:	3708      	adds	r7, #8
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}
 8002cbc:	1fff75e0 	.word	0x1fff75e0
 8002cc0:	03fffc00 	.word	0x03fffc00
 8002cc4:	0800a2e4 	.word	0x0800a2e4
 8002cc8:	40022000 	.word	0x40022000

08002ccc <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b083      	sub	sp, #12
 8002cd0:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8002cd2:	4b21      	ldr	r3, [pc, #132]	@ (8002d58 <FLASH_FlushCaches+0x8c>)
 8002cd4:	7f1b      	ldrb	r3, [r3, #28]
 8002cd6:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8002cd8:	79fb      	ldrb	r3, [r7, #7]
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	d002      	beq.n	8002ce4 <FLASH_FlushCaches+0x18>
 8002cde:	79fb      	ldrb	r3, [r7, #7]
 8002ce0:	2b03      	cmp	r3, #3
 8002ce2:	d117      	bne.n	8002d14 <FLASH_FlushCaches+0x48>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002ce4:	4b1d      	ldr	r3, [pc, #116]	@ (8002d5c <FLASH_FlushCaches+0x90>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a1c      	ldr	r2, [pc, #112]	@ (8002d5c <FLASH_FlushCaches+0x90>)
 8002cea:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002cee:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8002cf0:	4b1a      	ldr	r3, [pc, #104]	@ (8002d5c <FLASH_FlushCaches+0x90>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a19      	ldr	r2, [pc, #100]	@ (8002d5c <FLASH_FlushCaches+0x90>)
 8002cf6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002cfa:	6013      	str	r3, [r2, #0]
 8002cfc:	4b17      	ldr	r3, [pc, #92]	@ (8002d5c <FLASH_FlushCaches+0x90>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a16      	ldr	r2, [pc, #88]	@ (8002d5c <FLASH_FlushCaches+0x90>)
 8002d02:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002d06:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d08:	4b14      	ldr	r3, [pc, #80]	@ (8002d5c <FLASH_FlushCaches+0x90>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a13      	ldr	r2, [pc, #76]	@ (8002d5c <FLASH_FlushCaches+0x90>)
 8002d0e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d12:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8002d14:	79fb      	ldrb	r3, [r7, #7]
 8002d16:	2b02      	cmp	r3, #2
 8002d18:	d002      	beq.n	8002d20 <FLASH_FlushCaches+0x54>
 8002d1a:	79fb      	ldrb	r3, [r7, #7]
 8002d1c:	2b03      	cmp	r3, #3
 8002d1e:	d111      	bne.n	8002d44 <FLASH_FlushCaches+0x78>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002d20:	4b0e      	ldr	r3, [pc, #56]	@ (8002d5c <FLASH_FlushCaches+0x90>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a0d      	ldr	r2, [pc, #52]	@ (8002d5c <FLASH_FlushCaches+0x90>)
 8002d26:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002d2a:	6013      	str	r3, [r2, #0]
 8002d2c:	4b0b      	ldr	r3, [pc, #44]	@ (8002d5c <FLASH_FlushCaches+0x90>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a0a      	ldr	r2, [pc, #40]	@ (8002d5c <FLASH_FlushCaches+0x90>)
 8002d32:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002d36:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d38:	4b08      	ldr	r3, [pc, #32]	@ (8002d5c <FLASH_FlushCaches+0x90>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a07      	ldr	r2, [pc, #28]	@ (8002d5c <FLASH_FlushCaches+0x90>)
 8002d3e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002d42:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8002d44:	4b04      	ldr	r3, [pc, #16]	@ (8002d58 <FLASH_FlushCaches+0x8c>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	771a      	strb	r2, [r3, #28]
}
 8002d4a:	bf00      	nop
 8002d4c:	370c      	adds	r7, #12
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr
 8002d56:	bf00      	nop
 8002d58:	20000010 	.word	0x20000010
 8002d5c:	40022000 	.word	0x40022000

08002d60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b086      	sub	sp, #24
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent;
  uint32_t temp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002d74:	d01b      	beq.n	8002dae <HAL_GPIO_Init+0x4e>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	4a37      	ldr	r2, [pc, #220]	@ (8002e58 <HAL_GPIO_Init+0xf8>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d017      	beq.n	8002dae <HAL_GPIO_Init+0x4e>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	4a36      	ldr	r2, [pc, #216]	@ (8002e5c <HAL_GPIO_Init+0xfc>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d013      	beq.n	8002dae <HAL_GPIO_Init+0x4e>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	4a35      	ldr	r2, [pc, #212]	@ (8002e60 <HAL_GPIO_Init+0x100>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d00f      	beq.n	8002dae <HAL_GPIO_Init+0x4e>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	4a34      	ldr	r2, [pc, #208]	@ (8002e64 <HAL_GPIO_Init+0x104>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d00b      	beq.n	8002dae <HAL_GPIO_Init+0x4e>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	4a33      	ldr	r2, [pc, #204]	@ (8002e68 <HAL_GPIO_Init+0x108>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d007      	beq.n	8002dae <HAL_GPIO_Init+0x4e>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	4a32      	ldr	r2, [pc, #200]	@ (8002e6c <HAL_GPIO_Init+0x10c>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d003      	beq.n	8002dae <HAL_GPIO_Init+0x4e>
 8002da6:	21a9      	movs	r1, #169	@ 0xa9
 8002da8:	4831      	ldr	r0, [pc, #196]	@ (8002e70 <HAL_GPIO_Init+0x110>)
 8002daa:	f7fe fc4b 	bl	8001644 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	b29b      	uxth	r3, r3
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d004      	beq.n	8002dc2 <HAL_GPIO_Init+0x62>
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002dc0:	d303      	bcc.n	8002dca <HAL_GPIO_Init+0x6a>
 8002dc2:	21aa      	movs	r1, #170	@ 0xaa
 8002dc4:	482a      	ldr	r0, [pc, #168]	@ (8002e70 <HAL_GPIO_Init+0x110>)
 8002dc6:	f7fe fc3d 	bl	8001644 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	f000 8209 	beq.w	80031e6 <HAL_GPIO_Init+0x486>
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	f000 8204 	beq.w	80031e6 <HAL_GPIO_Init+0x486>
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	2b11      	cmp	r3, #17
 8002de4:	f000 81ff 	beq.w	80031e6 <HAL_GPIO_Init+0x486>
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	f000 81fa 	beq.w	80031e6 <HAL_GPIO_Init+0x486>
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	2b12      	cmp	r3, #18
 8002df8:	f000 81f5 	beq.w	80031e6 <HAL_GPIO_Init+0x486>
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 8002e04:	f000 81ef 	beq.w	80031e6 <HAL_GPIO_Init+0x486>
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8002e10:	f000 81e9 	beq.w	80031e6 <HAL_GPIO_Init+0x486>
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 8002e1c:	f000 81e3 	beq.w	80031e6 <HAL_GPIO_Init+0x486>
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 8002e28:	f000 81dd 	beq.w	80031e6 <HAL_GPIO_Init+0x486>
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8002e34:	f000 81d7 	beq.w	80031e6 <HAL_GPIO_Init+0x486>
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8002e40:	f000 81d1 	beq.w	80031e6 <HAL_GPIO_Init+0x486>
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	2b03      	cmp	r3, #3
 8002e4a:	f000 81cc 	beq.w	80031e6 <HAL_GPIO_Init+0x486>
 8002e4e:	21ab      	movs	r1, #171	@ 0xab
 8002e50:	4807      	ldr	r0, [pc, #28]	@ (8002e70 <HAL_GPIO_Init+0x110>)
 8002e52:	f7fe fbf7 	bl	8001644 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002e56:	e1c6      	b.n	80031e6 <HAL_GPIO_Init+0x486>
 8002e58:	48000400 	.word	0x48000400
 8002e5c:	48000800 	.word	0x48000800
 8002e60:	48000c00 	.word	0x48000c00
 8002e64:	48001000 	.word	0x48001000
 8002e68:	48001400 	.word	0x48001400
 8002e6c:	48001800 	.word	0x48001800
 8002e70:	0800a324 	.word	0x0800a324
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	2101      	movs	r1, #1
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e80:	4013      	ands	r3, r2
 8002e82:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	f000 81aa 	beq.w	80031e0 <HAL_GPIO_Init+0x480>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	f003 0303 	and.w	r3, r3, #3
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d005      	beq.n	8002ea4 <HAL_GPIO_Init+0x144>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002ea0:	2b02      	cmp	r3, #2
 8002ea2:	d144      	bne.n	8002f2e <HAL_GPIO_Init+0x1ce>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	68db      	ldr	r3, [r3, #12]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d00f      	beq.n	8002ecc <HAL_GPIO_Init+0x16c>
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	68db      	ldr	r3, [r3, #12]
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d00b      	beq.n	8002ecc <HAL_GPIO_Init+0x16c>
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	68db      	ldr	r3, [r3, #12]
 8002eb8:	2b02      	cmp	r3, #2
 8002eba:	d007      	beq.n	8002ecc <HAL_GPIO_Init+0x16c>
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	2b03      	cmp	r3, #3
 8002ec2:	d003      	beq.n	8002ecc <HAL_GPIO_Init+0x16c>
 8002ec4:	21bb      	movs	r1, #187	@ 0xbb
 8002ec6:	488b      	ldr	r0, [pc, #556]	@ (80030f4 <HAL_GPIO_Init+0x394>)
 8002ec8:	f7fe fbbc 	bl	8001644 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	005b      	lsls	r3, r3, #1
 8002ed6:	2203      	movs	r2, #3
 8002ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8002edc:	43db      	mvns	r3, r3
 8002ede:	693a      	ldr	r2, [r7, #16]
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	68da      	ldr	r2, [r3, #12]
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	005b      	lsls	r3, r3, #1
 8002eec:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef0:	693a      	ldr	r2, [r7, #16]
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	693a      	ldr	r2, [r7, #16]
 8002efa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002f02:	2201      	movs	r2, #1
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0a:	43db      	mvns	r3, r3
 8002f0c:	693a      	ldr	r2, [r7, #16]
 8002f0e:	4013      	ands	r3, r2
 8002f10:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	091b      	lsrs	r3, r3, #4
 8002f18:	f003 0201 	and.w	r2, r3, #1
 8002f1c:	697b      	ldr	r3, [r7, #20]
 8002f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f22:	693a      	ldr	r2, [r7, #16]
 8002f24:	4313      	orrs	r3, r2
 8002f26:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	693a      	ldr	r2, [r7, #16]
 8002f2c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f003 0303 	and.w	r3, r3, #3
 8002f36:	2b03      	cmp	r3, #3
 8002f38:	d027      	beq.n	8002f8a <HAL_GPIO_Init+0x22a>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d00b      	beq.n	8002f5a <HAL_GPIO_Init+0x1fa>
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d007      	beq.n	8002f5a <HAL_GPIO_Init+0x1fa>
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	2b02      	cmp	r3, #2
 8002f50:	d003      	beq.n	8002f5a <HAL_GPIO_Init+0x1fa>
 8002f52:	21cc      	movs	r1, #204	@ 0xcc
 8002f54:	4867      	ldr	r0, [pc, #412]	@ (80030f4 <HAL_GPIO_Init+0x394>)
 8002f56:	f7fe fb75 	bl	8001644 <assert_failed>

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	68db      	ldr	r3, [r3, #12]
 8002f5e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002f60:	697b      	ldr	r3, [r7, #20]
 8002f62:	005b      	lsls	r3, r3, #1
 8002f64:	2203      	movs	r2, #3
 8002f66:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6a:	43db      	mvns	r3, r3
 8002f6c:	693a      	ldr	r2, [r7, #16]
 8002f6e:	4013      	ands	r3, r2
 8002f70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	689a      	ldr	r2, [r3, #8]
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	005b      	lsls	r3, r3, #1
 8002f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7e:	693a      	ldr	r2, [r7, #16]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	693a      	ldr	r2, [r7, #16]
 8002f88:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	f003 0303 	and.w	r3, r3, #3
 8002f92:	2b02      	cmp	r3, #2
 8002f94:	d14b      	bne.n	800302e <HAL_GPIO_Init+0x2ce>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002f9c:	d01b      	beq.n	8002fd6 <HAL_GPIO_Init+0x276>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	4a55      	ldr	r2, [pc, #340]	@ (80030f8 <HAL_GPIO_Init+0x398>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d017      	beq.n	8002fd6 <HAL_GPIO_Init+0x276>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	4a54      	ldr	r2, [pc, #336]	@ (80030fc <HAL_GPIO_Init+0x39c>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d013      	beq.n	8002fd6 <HAL_GPIO_Init+0x276>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4a53      	ldr	r2, [pc, #332]	@ (8003100 <HAL_GPIO_Init+0x3a0>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d00f      	beq.n	8002fd6 <HAL_GPIO_Init+0x276>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a52      	ldr	r2, [pc, #328]	@ (8003104 <HAL_GPIO_Init+0x3a4>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d00b      	beq.n	8002fd6 <HAL_GPIO_Init+0x276>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a51      	ldr	r2, [pc, #324]	@ (8003108 <HAL_GPIO_Init+0x3a8>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d007      	beq.n	8002fd6 <HAL_GPIO_Init+0x276>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4a50      	ldr	r2, [pc, #320]	@ (800310c <HAL_GPIO_Init+0x3ac>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d003      	beq.n	8002fd6 <HAL_GPIO_Init+0x276>
 8002fce:	21d9      	movs	r1, #217	@ 0xd9
 8002fd0:	4848      	ldr	r0, [pc, #288]	@ (80030f4 <HAL_GPIO_Init+0x394>)
 8002fd2:	f7fe fb37 	bl	8001644 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	691b      	ldr	r3, [r3, #16]
 8002fda:	2b0f      	cmp	r3, #15
 8002fdc:	d903      	bls.n	8002fe6 <HAL_GPIO_Init+0x286>
 8002fde:	21da      	movs	r1, #218	@ 0xda
 8002fe0:	4844      	ldr	r0, [pc, #272]	@ (80030f4 <HAL_GPIO_Init+0x394>)
 8002fe2:	f7fe fb2f 	bl	8001644 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	08da      	lsrs	r2, r3, #3
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	3208      	adds	r2, #8
 8002fee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ff2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	f003 0307 	and.w	r3, r3, #7
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	220f      	movs	r2, #15
 8002ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8003002:	43db      	mvns	r3, r3
 8003004:	693a      	ldr	r2, [r7, #16]
 8003006:	4013      	ands	r3, r2
 8003008:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	691a      	ldr	r2, [r3, #16]
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	f003 0307 	and.w	r3, r3, #7
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	fa02 f303 	lsl.w	r3, r2, r3
 800301a:	693a      	ldr	r2, [r7, #16]
 800301c:	4313      	orrs	r3, r2
 800301e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	08da      	lsrs	r2, r3, #3
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	3208      	adds	r2, #8
 8003028:	6939      	ldr	r1, [r7, #16]
 800302a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	005b      	lsls	r3, r3, #1
 8003038:	2203      	movs	r2, #3
 800303a:	fa02 f303 	lsl.w	r3, r2, r3
 800303e:	43db      	mvns	r3, r3
 8003040:	693a      	ldr	r2, [r7, #16]
 8003042:	4013      	ands	r3, r2
 8003044:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	f003 0203 	and.w	r2, r3, #3
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	005b      	lsls	r3, r3, #1
 8003052:	fa02 f303 	lsl.w	r3, r2, r3
 8003056:	693a      	ldr	r2, [r7, #16]
 8003058:	4313      	orrs	r3, r2
 800305a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	693a      	ldr	r2, [r7, #16]
 8003060:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800306a:	2b00      	cmp	r3, #0
 800306c:	f000 80b8 	beq.w	80031e0 <HAL_GPIO_Init+0x480>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003070:	4b27      	ldr	r3, [pc, #156]	@ (8003110 <HAL_GPIO_Init+0x3b0>)
 8003072:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003074:	4a26      	ldr	r2, [pc, #152]	@ (8003110 <HAL_GPIO_Init+0x3b0>)
 8003076:	f043 0301 	orr.w	r3, r3, #1
 800307a:	6613      	str	r3, [r2, #96]	@ 0x60
 800307c:	4b24      	ldr	r3, [pc, #144]	@ (8003110 <HAL_GPIO_Init+0x3b0>)
 800307e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003080:	f003 0301 	and.w	r3, r3, #1
 8003084:	60bb      	str	r3, [r7, #8]
 8003086:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003088:	4a22      	ldr	r2, [pc, #136]	@ (8003114 <HAL_GPIO_Init+0x3b4>)
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	089b      	lsrs	r3, r3, #2
 800308e:	3302      	adds	r3, #2
 8003090:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003094:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	f003 0303 	and.w	r3, r3, #3
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	220f      	movs	r2, #15
 80030a0:	fa02 f303 	lsl.w	r3, r2, r3
 80030a4:	43db      	mvns	r3, r3
 80030a6:	693a      	ldr	r2, [r7, #16]
 80030a8:	4013      	ands	r3, r2
 80030aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80030b2:	d031      	beq.n	8003118 <HAL_GPIO_Init+0x3b8>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	4a10      	ldr	r2, [pc, #64]	@ (80030f8 <HAL_GPIO_Init+0x398>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d019      	beq.n	80030f0 <HAL_GPIO_Init+0x390>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	4a0f      	ldr	r2, [pc, #60]	@ (80030fc <HAL_GPIO_Init+0x39c>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d013      	beq.n	80030ec <HAL_GPIO_Init+0x38c>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	4a0e      	ldr	r2, [pc, #56]	@ (8003100 <HAL_GPIO_Init+0x3a0>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d00d      	beq.n	80030e8 <HAL_GPIO_Init+0x388>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	4a0d      	ldr	r2, [pc, #52]	@ (8003104 <HAL_GPIO_Init+0x3a4>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d007      	beq.n	80030e4 <HAL_GPIO_Init+0x384>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	4a0c      	ldr	r2, [pc, #48]	@ (8003108 <HAL_GPIO_Init+0x3a8>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d101      	bne.n	80030e0 <HAL_GPIO_Init+0x380>
 80030dc:	2305      	movs	r3, #5
 80030de:	e01c      	b.n	800311a <HAL_GPIO_Init+0x3ba>
 80030e0:	2306      	movs	r3, #6
 80030e2:	e01a      	b.n	800311a <HAL_GPIO_Init+0x3ba>
 80030e4:	2304      	movs	r3, #4
 80030e6:	e018      	b.n	800311a <HAL_GPIO_Init+0x3ba>
 80030e8:	2303      	movs	r3, #3
 80030ea:	e016      	b.n	800311a <HAL_GPIO_Init+0x3ba>
 80030ec:	2302      	movs	r3, #2
 80030ee:	e014      	b.n	800311a <HAL_GPIO_Init+0x3ba>
 80030f0:	2301      	movs	r3, #1
 80030f2:	e012      	b.n	800311a <HAL_GPIO_Init+0x3ba>
 80030f4:	0800a324 	.word	0x0800a324
 80030f8:	48000400 	.word	0x48000400
 80030fc:	48000800 	.word	0x48000800
 8003100:	48000c00 	.word	0x48000c00
 8003104:	48001000 	.word	0x48001000
 8003108:	48001400 	.word	0x48001400
 800310c:	48001800 	.word	0x48001800
 8003110:	40021000 	.word	0x40021000
 8003114:	40010000 	.word	0x40010000
 8003118:	2300      	movs	r3, #0
 800311a:	697a      	ldr	r2, [r7, #20]
 800311c:	f002 0203 	and.w	r2, r2, #3
 8003120:	0092      	lsls	r2, r2, #2
 8003122:	4093      	lsls	r3, r2
 8003124:	693a      	ldr	r2, [r7, #16]
 8003126:	4313      	orrs	r3, r2
 8003128:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800312a:	4935      	ldr	r1, [pc, #212]	@ (8003200 <HAL_GPIO_Init+0x4a0>)
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	089b      	lsrs	r3, r3, #2
 8003130:	3302      	adds	r3, #2
 8003132:	693a      	ldr	r2, [r7, #16]
 8003134:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003138:	4b32      	ldr	r3, [pc, #200]	@ (8003204 <HAL_GPIO_Init+0x4a4>)
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	43db      	mvns	r3, r3
 8003142:	693a      	ldr	r2, [r7, #16]
 8003144:	4013      	ands	r3, r2
 8003146:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003150:	2b00      	cmp	r3, #0
 8003152:	d003      	beq.n	800315c <HAL_GPIO_Init+0x3fc>
        {
          temp |= iocurrent;
 8003154:	693a      	ldr	r2, [r7, #16]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	4313      	orrs	r3, r2
 800315a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800315c:	4a29      	ldr	r2, [pc, #164]	@ (8003204 <HAL_GPIO_Init+0x4a4>)
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003162:	4b28      	ldr	r3, [pc, #160]	@ (8003204 <HAL_GPIO_Init+0x4a4>)
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	43db      	mvns	r3, r3
 800316c:	693a      	ldr	r2, [r7, #16]
 800316e:	4013      	ands	r3, r2
 8003170:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800317a:	2b00      	cmp	r3, #0
 800317c:	d003      	beq.n	8003186 <HAL_GPIO_Init+0x426>
        {
          temp |= iocurrent;
 800317e:	693a      	ldr	r2, [r7, #16]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	4313      	orrs	r3, r2
 8003184:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003186:	4a1f      	ldr	r2, [pc, #124]	@ (8003204 <HAL_GPIO_Init+0x4a4>)
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800318c:	4b1d      	ldr	r3, [pc, #116]	@ (8003204 <HAL_GPIO_Init+0x4a4>)
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	43db      	mvns	r3, r3
 8003196:	693a      	ldr	r2, [r7, #16]
 8003198:	4013      	ands	r3, r2
 800319a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d003      	beq.n	80031b0 <HAL_GPIO_Init+0x450>
        {
          temp |= iocurrent;
 80031a8:	693a      	ldr	r2, [r7, #16]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80031b0:	4a14      	ldr	r2, [pc, #80]	@ (8003204 <HAL_GPIO_Init+0x4a4>)
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80031b6:	4b13      	ldr	r3, [pc, #76]	@ (8003204 <HAL_GPIO_Init+0x4a4>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	43db      	mvns	r3, r3
 80031c0:	693a      	ldr	r2, [r7, #16]
 80031c2:	4013      	ands	r3, r2
 80031c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d003      	beq.n	80031da <HAL_GPIO_Init+0x47a>
        {
          temp |= iocurrent;
 80031d2:	693a      	ldr	r2, [r7, #16]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	4313      	orrs	r3, r2
 80031d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80031da:	4a0a      	ldr	r2, [pc, #40]	@ (8003204 <HAL_GPIO_Init+0x4a4>)
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	3301      	adds	r3, #1
 80031e4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	fa22 f303 	lsr.w	r3, r2, r3
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	f47f ae3f 	bne.w	8002e74 <HAL_GPIO_Init+0x114>
  }
}
 80031f6:	bf00      	nop
 80031f8:	bf00      	nop
 80031fa:	3718      	adds	r7, #24
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	40010000 	.word	0x40010000
 8003204:	40010400 	.word	0x40010400

08003208 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b084      	sub	sp, #16
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d00b      	beq.n	800322e <HAL_PWREx_ControlVoltageScaling+0x26>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800321c:	d007      	beq.n	800322e <HAL_PWREx_ControlVoltageScaling+0x26>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003224:	d003      	beq.n	800322e <HAL_PWREx_ControlVoltageScaling+0x26>
 8003226:	219d      	movs	r1, #157	@ 0x9d
 8003228:	484d      	ldr	r0, [pc, #308]	@ (8003360 <HAL_PWREx_ControlVoltageScaling+0x158>)
 800322a:	f7fe fa0b 	bl	8001644 <assert_failed>

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d141      	bne.n	80032b8 <HAL_PWREx_ControlVoltageScaling+0xb0>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003234:	4b4b      	ldr	r3, [pc, #300]	@ (8003364 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800323c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003240:	d131      	bne.n	80032a6 <HAL_PWREx_ControlVoltageScaling+0x9e>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003242:	4b48      	ldr	r3, [pc, #288]	@ (8003364 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 8003244:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003248:	4a46      	ldr	r2, [pc, #280]	@ (8003364 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 800324a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800324e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003252:	4b44      	ldr	r3, [pc, #272]	@ (8003364 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800325a:	4a42      	ldr	r2, [pc, #264]	@ (8003364 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 800325c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003260:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003262:	4b41      	ldr	r3, [pc, #260]	@ (8003368 <HAL_PWREx_ControlVoltageScaling+0x160>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	2232      	movs	r2, #50	@ 0x32
 8003268:	fb02 f303 	mul.w	r3, r2, r3
 800326c:	4a3f      	ldr	r2, [pc, #252]	@ (800336c <HAL_PWREx_ControlVoltageScaling+0x164>)
 800326e:	fba2 2303 	umull	r2, r3, r2, r3
 8003272:	0c9b      	lsrs	r3, r3, #18
 8003274:	3301      	adds	r3, #1
 8003276:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003278:	e002      	b.n	8003280 <HAL_PWREx_ControlVoltageScaling+0x78>
      {
        wait_loop_index--;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	3b01      	subs	r3, #1
 800327e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003280:	4b38      	ldr	r3, [pc, #224]	@ (8003364 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 8003282:	695b      	ldr	r3, [r3, #20]
 8003284:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003288:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800328c:	d102      	bne.n	8003294 <HAL_PWREx_ControlVoltageScaling+0x8c>
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d1f2      	bne.n	800327a <HAL_PWREx_ControlVoltageScaling+0x72>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003294:	4b33      	ldr	r3, [pc, #204]	@ (8003364 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 8003296:	695b      	ldr	r3, [r3, #20]
 8003298:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800329c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032a0:	d158      	bne.n	8003354 <HAL_PWREx_ControlVoltageScaling+0x14c>
      {
        return HAL_TIMEOUT;
 80032a2:	2303      	movs	r3, #3
 80032a4:	e057      	b.n	8003356 <HAL_PWREx_ControlVoltageScaling+0x14e>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80032a6:	4b2f      	ldr	r3, [pc, #188]	@ (8003364 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 80032a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80032ac:	4a2d      	ldr	r2, [pc, #180]	@ (8003364 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 80032ae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80032b2:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80032b6:	e04d      	b.n	8003354 <HAL_PWREx_ControlVoltageScaling+0x14c>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80032be:	d141      	bne.n	8003344 <HAL_PWREx_ControlVoltageScaling+0x13c>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80032c0:	4b28      	ldr	r3, [pc, #160]	@ (8003364 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80032c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032cc:	d131      	bne.n	8003332 <HAL_PWREx_ControlVoltageScaling+0x12a>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80032ce:	4b25      	ldr	r3, [pc, #148]	@ (8003364 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 80032d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80032d4:	4a23      	ldr	r2, [pc, #140]	@ (8003364 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 80032d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032da:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80032de:	4b21      	ldr	r3, [pc, #132]	@ (8003364 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80032e6:	4a1f      	ldr	r2, [pc, #124]	@ (8003364 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 80032e8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80032ec:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80032ee:	4b1e      	ldr	r3, [pc, #120]	@ (8003368 <HAL_PWREx_ControlVoltageScaling+0x160>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	2232      	movs	r2, #50	@ 0x32
 80032f4:	fb02 f303 	mul.w	r3, r2, r3
 80032f8:	4a1c      	ldr	r2, [pc, #112]	@ (800336c <HAL_PWREx_ControlVoltageScaling+0x164>)
 80032fa:	fba2 2303 	umull	r2, r3, r2, r3
 80032fe:	0c9b      	lsrs	r3, r3, #18
 8003300:	3301      	adds	r3, #1
 8003302:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003304:	e002      	b.n	800330c <HAL_PWREx_ControlVoltageScaling+0x104>
      {
        wait_loop_index--;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	3b01      	subs	r3, #1
 800330a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800330c:	4b15      	ldr	r3, [pc, #84]	@ (8003364 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 800330e:	695b      	ldr	r3, [r3, #20]
 8003310:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003314:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003318:	d102      	bne.n	8003320 <HAL_PWREx_ControlVoltageScaling+0x118>
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d1f2      	bne.n	8003306 <HAL_PWREx_ControlVoltageScaling+0xfe>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003320:	4b10      	ldr	r3, [pc, #64]	@ (8003364 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 8003322:	695b      	ldr	r3, [r3, #20]
 8003324:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003328:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800332c:	d112      	bne.n	8003354 <HAL_PWREx_ControlVoltageScaling+0x14c>
      {
        return HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	e011      	b.n	8003356 <HAL_PWREx_ControlVoltageScaling+0x14e>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003332:	4b0c      	ldr	r3, [pc, #48]	@ (8003364 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 8003334:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003338:	4a0a      	ldr	r2, [pc, #40]	@ (8003364 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 800333a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800333e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003342:	e007      	b.n	8003354 <HAL_PWREx_ControlVoltageScaling+0x14c>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003344:	4b07      	ldr	r3, [pc, #28]	@ (8003364 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800334c:	4a05      	ldr	r2, [pc, #20]	@ (8003364 <HAL_PWREx_ControlVoltageScaling+0x15c>)
 800334e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003352:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003354:	2300      	movs	r3, #0
}
 8003356:	4618      	mov	r0, r3
 8003358:	3710      	adds	r7, #16
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	0800a360 	.word	0x0800a360
 8003364:	40007000 	.word	0x40007000
 8003368:	20000004 	.word	0x20000004
 800336c:	431bde83 	.word	0x431bde83

08003370 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003370:	b480      	push	{r7}
 8003372:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003374:	4b05      	ldr	r3, [pc, #20]	@ (800338c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	4a04      	ldr	r2, [pc, #16]	@ (800338c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800337a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800337e:	6093      	str	r3, [r2, #8]
}
 8003380:	bf00      	nop
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr
 800338a:	bf00      	nop
 800338c:	40007000 	.word	0x40007000

08003390 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b088      	sub	sp, #32
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d101      	bne.n	80033a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e3fc      	b.n	8003b9c <HAL_RCC_OscConfig+0x80c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d022      	beq.n	80033f0 <HAL_RCC_OscConfig+0x60>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0301 	and.w	r3, r3, #1
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d11c      	bne.n	80033f0 <HAL_RCC_OscConfig+0x60>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0302 	and.w	r3, r3, #2
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d116      	bne.n	80033f0 <HAL_RCC_OscConfig+0x60>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f003 0320 	and.w	r3, r3, #32
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d110      	bne.n	80033f0 <HAL_RCC_OscConfig+0x60>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f003 0308 	and.w	r3, r3, #8
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d10a      	bne.n	80033f0 <HAL_RCC_OscConfig+0x60>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0304 	and.w	r3, r3, #4
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d104      	bne.n	80033f0 <HAL_RCC_OscConfig+0x60>
 80033e6:	f240 1145 	movw	r1, #325	@ 0x145
 80033ea:	4893      	ldr	r0, [pc, #588]	@ (8003638 <HAL_RCC_OscConfig+0x2a8>)
 80033ec:	f7fe f92a 	bl	8001644 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 0301 	and.w	r3, r3, #1
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	f000 8089 	beq.w	8003510 <HAL_RCC_OscConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d00e      	beq.n	8003424 <HAL_RCC_OscConfig+0x94>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800340e:	d009      	beq.n	8003424 <HAL_RCC_OscConfig+0x94>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003418:	d004      	beq.n	8003424 <HAL_RCC_OscConfig+0x94>
 800341a:	f240 114b 	movw	r1, #331	@ 0x14b
 800341e:	4886      	ldr	r0, [pc, #536]	@ (8003638 <HAL_RCC_OscConfig+0x2a8>)
 8003420:	f7fe f910 	bl	8001644 <assert_failed>

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003424:	4b85      	ldr	r3, [pc, #532]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	f003 030c 	and.w	r3, r3, #12
 800342c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800342e:	4b83      	ldr	r3, [pc, #524]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 8003430:	68db      	ldr	r3, [r3, #12]
 8003432:	f003 0303 	and.w	r3, r3, #3
 8003436:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003438:	69bb      	ldr	r3, [r7, #24]
 800343a:	2b0c      	cmp	r3, #12
 800343c:	d102      	bne.n	8003444 <HAL_RCC_OscConfig+0xb4>
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	2b03      	cmp	r3, #3
 8003442:	d002      	beq.n	800344a <HAL_RCC_OscConfig+0xba>
 8003444:	69bb      	ldr	r3, [r7, #24]
 8003446:	2b08      	cmp	r3, #8
 8003448:	d10b      	bne.n	8003462 <HAL_RCC_OscConfig+0xd2>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800344a:	4b7c      	ldr	r3, [pc, #496]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003452:	2b00      	cmp	r3, #0
 8003454:	d05b      	beq.n	800350e <HAL_RCC_OscConfig+0x17e>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d157      	bne.n	800350e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e39c      	b.n	8003b9c <HAL_RCC_OscConfig+0x80c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800346a:	d106      	bne.n	800347a <HAL_RCC_OscConfig+0xea>
 800346c:	4b73      	ldr	r3, [pc, #460]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a72      	ldr	r2, [pc, #456]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 8003472:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003476:	6013      	str	r3, [r2, #0]
 8003478:	e01d      	b.n	80034b6 <HAL_RCC_OscConfig+0x126>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003482:	d10c      	bne.n	800349e <HAL_RCC_OscConfig+0x10e>
 8003484:	4b6d      	ldr	r3, [pc, #436]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a6c      	ldr	r2, [pc, #432]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 800348a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800348e:	6013      	str	r3, [r2, #0]
 8003490:	4b6a      	ldr	r3, [pc, #424]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a69      	ldr	r2, [pc, #420]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 8003496:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800349a:	6013      	str	r3, [r2, #0]
 800349c:	e00b      	b.n	80034b6 <HAL_RCC_OscConfig+0x126>
 800349e:	4b67      	ldr	r3, [pc, #412]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a66      	ldr	r2, [pc, #408]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 80034a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034a8:	6013      	str	r3, [r2, #0]
 80034aa:	4b64      	ldr	r3, [pc, #400]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a63      	ldr	r2, [pc, #396]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 80034b0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034b4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d013      	beq.n	80034e6 <HAL_RCC_OscConfig+0x156>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034be:	f7fe fb61 	bl	8001b84 <HAL_GetTick>
 80034c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034c4:	e008      	b.n	80034d8 <HAL_RCC_OscConfig+0x148>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034c6:	f7fe fb5d 	bl	8001b84 <HAL_GetTick>
 80034ca:	4602      	mov	r2, r0
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	1ad3      	subs	r3, r2, r3
 80034d0:	2b64      	cmp	r3, #100	@ 0x64
 80034d2:	d901      	bls.n	80034d8 <HAL_RCC_OscConfig+0x148>
          {
            return HAL_TIMEOUT;
 80034d4:	2303      	movs	r3, #3
 80034d6:	e361      	b.n	8003b9c <HAL_RCC_OscConfig+0x80c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034d8:	4b58      	ldr	r3, [pc, #352]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d0f0      	beq.n	80034c6 <HAL_RCC_OscConfig+0x136>
 80034e4:	e014      	b.n	8003510 <HAL_RCC_OscConfig+0x180>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034e6:	f7fe fb4d 	bl	8001b84 <HAL_GetTick>
 80034ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80034ec:	e008      	b.n	8003500 <HAL_RCC_OscConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034ee:	f7fe fb49 	bl	8001b84 <HAL_GetTick>
 80034f2:	4602      	mov	r2, r0
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	2b64      	cmp	r3, #100	@ 0x64
 80034fa:	d901      	bls.n	8003500 <HAL_RCC_OscConfig+0x170>
          {
            return HAL_TIMEOUT;
 80034fc:	2303      	movs	r3, #3
 80034fe:	e34d      	b.n	8003b9c <HAL_RCC_OscConfig+0x80c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003500:	4b4e      	ldr	r3, [pc, #312]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003508:	2b00      	cmp	r3, #0
 800350a:	d1f0      	bne.n	80034ee <HAL_RCC_OscConfig+0x15e>
 800350c:	e000      	b.n	8003510 <HAL_RCC_OscConfig+0x180>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800350e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 0302 	and.w	r3, r3, #2
 8003518:	2b00      	cmp	r3, #0
 800351a:	f000 8094 	beq.w	8003646 <HAL_RCC_OscConfig+0x2b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	68db      	ldr	r3, [r3, #12]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d009      	beq.n	800353a <HAL_RCC_OscConfig+0x1aa>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	68db      	ldr	r3, [r3, #12]
 800352a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800352e:	d004      	beq.n	800353a <HAL_RCC_OscConfig+0x1aa>
 8003530:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8003534:	4840      	ldr	r0, [pc, #256]	@ (8003638 <HAL_RCC_OscConfig+0x2a8>)
 8003536:	f7fe f885 	bl	8001644 <assert_failed>
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	691b      	ldr	r3, [r3, #16]
 800353e:	2b7f      	cmp	r3, #127	@ 0x7f
 8003540:	d904      	bls.n	800354c <HAL_RCC_OscConfig+0x1bc>
 8003542:	f240 1181 	movw	r1, #385	@ 0x181
 8003546:	483c      	ldr	r0, [pc, #240]	@ (8003638 <HAL_RCC_OscConfig+0x2a8>)
 8003548:	f7fe f87c 	bl	8001644 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800354c:	4b3b      	ldr	r3, [pc, #236]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	f003 030c 	and.w	r3, r3, #12
 8003554:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003556:	4b39      	ldr	r3, [pc, #228]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 8003558:	68db      	ldr	r3, [r3, #12]
 800355a:	f003 0303 	and.w	r3, r3, #3
 800355e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003560:	69bb      	ldr	r3, [r7, #24]
 8003562:	2b0c      	cmp	r3, #12
 8003564:	d102      	bne.n	800356c <HAL_RCC_OscConfig+0x1dc>
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	2b02      	cmp	r3, #2
 800356a:	d002      	beq.n	8003572 <HAL_RCC_OscConfig+0x1e2>
 800356c:	69bb      	ldr	r3, [r7, #24]
 800356e:	2b04      	cmp	r3, #4
 8003570:	d11f      	bne.n	80035b2 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003572:	4b32      	ldr	r3, [pc, #200]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800357a:	2b00      	cmp	r3, #0
 800357c:	d005      	beq.n	800358a <HAL_RCC_OscConfig+0x1fa>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d101      	bne.n	800358a <HAL_RCC_OscConfig+0x1fa>
      {
        return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e308      	b.n	8003b9c <HAL_RCC_OscConfig+0x80c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800358a:	4b2c      	ldr	r3, [pc, #176]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	691b      	ldr	r3, [r3, #16]
 8003596:	061b      	lsls	r3, r3, #24
 8003598:	4928      	ldr	r1, [pc, #160]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 800359a:	4313      	orrs	r3, r2
 800359c:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800359e:	4b28      	ldr	r3, [pc, #160]	@ (8003640 <HAL_RCC_OscConfig+0x2b0>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4618      	mov	r0, r3
 80035a4:	f7fe f884 	bl	80016b0 <HAL_InitTick>
 80035a8:	4603      	mov	r3, r0
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d04a      	beq.n	8003644 <HAL_RCC_OscConfig+0x2b4>
        {
          return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e2f4      	b.n	8003b9c <HAL_RCC_OscConfig+0x80c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	68db      	ldr	r3, [r3, #12]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d023      	beq.n	8003602 <HAL_RCC_OscConfig+0x272>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80035ba:	4b20      	ldr	r3, [pc, #128]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a1f      	ldr	r2, [pc, #124]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 80035c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035c6:	f7fe fadd 	bl	8001b84 <HAL_GetTick>
 80035ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035cc:	e008      	b.n	80035e0 <HAL_RCC_OscConfig+0x250>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035ce:	f7fe fad9 	bl	8001b84 <HAL_GetTick>
 80035d2:	4602      	mov	r2, r0
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	1ad3      	subs	r3, r2, r3
 80035d8:	2b02      	cmp	r3, #2
 80035da:	d901      	bls.n	80035e0 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 80035dc:	2303      	movs	r3, #3
 80035de:	e2dd      	b.n	8003b9c <HAL_RCC_OscConfig+0x80c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035e0:	4b16      	ldr	r3, [pc, #88]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d0f0      	beq.n	80035ce <HAL_RCC_OscConfig+0x23e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035ec:	4b13      	ldr	r3, [pc, #76]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	691b      	ldr	r3, [r3, #16]
 80035f8:	061b      	lsls	r3, r3, #24
 80035fa:	4910      	ldr	r1, [pc, #64]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 80035fc:	4313      	orrs	r3, r2
 80035fe:	604b      	str	r3, [r1, #4]
 8003600:	e021      	b.n	8003646 <HAL_RCC_OscConfig+0x2b6>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003602:	4b0e      	ldr	r3, [pc, #56]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a0d      	ldr	r2, [pc, #52]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 8003608:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800360c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800360e:	f7fe fab9 	bl	8001b84 <HAL_GetTick>
 8003612:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003614:	e008      	b.n	8003628 <HAL_RCC_OscConfig+0x298>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003616:	f7fe fab5 	bl	8001b84 <HAL_GetTick>
 800361a:	4602      	mov	r2, r0
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	1ad3      	subs	r3, r2, r3
 8003620:	2b02      	cmp	r3, #2
 8003622:	d901      	bls.n	8003628 <HAL_RCC_OscConfig+0x298>
          {
            return HAL_TIMEOUT;
 8003624:	2303      	movs	r3, #3
 8003626:	e2b9      	b.n	8003b9c <HAL_RCC_OscConfig+0x80c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003628:	4b04      	ldr	r3, [pc, #16]	@ (800363c <HAL_RCC_OscConfig+0x2ac>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003630:	2b00      	cmp	r3, #0
 8003632:	d1f0      	bne.n	8003616 <HAL_RCC_OscConfig+0x286>
 8003634:	e007      	b.n	8003646 <HAL_RCC_OscConfig+0x2b6>
 8003636:	bf00      	nop
 8003638:	0800a39c 	.word	0x0800a39c
 800363c:	40021000 	.word	0x40021000
 8003640:	20000008 	.word	0x20000008
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003644:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f003 0308 	and.w	r3, r3, #8
 800364e:	2b00      	cmp	r3, #0
 8003650:	d049      	beq.n	80036e6 <HAL_RCC_OscConfig+0x356>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	695b      	ldr	r3, [r3, #20]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d008      	beq.n	800366c <HAL_RCC_OscConfig+0x2dc>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	695b      	ldr	r3, [r3, #20]
 800365e:	2b01      	cmp	r3, #1
 8003660:	d004      	beq.n	800366c <HAL_RCC_OscConfig+0x2dc>
 8003662:	f44f 71e4 	mov.w	r1, #456	@ 0x1c8
 8003666:	48a3      	ldr	r0, [pc, #652]	@ (80038f4 <HAL_RCC_OscConfig+0x564>)
 8003668:	f7fd ffec 	bl	8001644 <assert_failed>

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	695b      	ldr	r3, [r3, #20]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d01c      	beq.n	80036ae <HAL_RCC_OscConfig+0x31e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003674:	4ba0      	ldr	r3, [pc, #640]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 8003676:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800367a:	4a9f      	ldr	r2, [pc, #636]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 800367c:	f043 0301 	orr.w	r3, r3, #1
 8003680:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003684:	f7fe fa7e 	bl	8001b84 <HAL_GetTick>
 8003688:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800368a:	e008      	b.n	800369e <HAL_RCC_OscConfig+0x30e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800368c:	f7fe fa7a 	bl	8001b84 <HAL_GetTick>
 8003690:	4602      	mov	r2, r0
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	2b02      	cmp	r3, #2
 8003698:	d901      	bls.n	800369e <HAL_RCC_OscConfig+0x30e>
        {
          return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e27e      	b.n	8003b9c <HAL_RCC_OscConfig+0x80c>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800369e:	4b96      	ldr	r3, [pc, #600]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 80036a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036a4:	f003 0302 	and.w	r3, r3, #2
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d0ef      	beq.n	800368c <HAL_RCC_OscConfig+0x2fc>
 80036ac:	e01b      	b.n	80036e6 <HAL_RCC_OscConfig+0x356>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036ae:	4b92      	ldr	r3, [pc, #584]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 80036b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036b4:	4a90      	ldr	r2, [pc, #576]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 80036b6:	f023 0301 	bic.w	r3, r3, #1
 80036ba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036be:	f7fe fa61 	bl	8001b84 <HAL_GetTick>
 80036c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80036c4:	e008      	b.n	80036d8 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036c6:	f7fe fa5d 	bl	8001b84 <HAL_GetTick>
 80036ca:	4602      	mov	r2, r0
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	1ad3      	subs	r3, r2, r3
 80036d0:	2b02      	cmp	r3, #2
 80036d2:	d901      	bls.n	80036d8 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 80036d4:	2303      	movs	r3, #3
 80036d6:	e261      	b.n	8003b9c <HAL_RCC_OscConfig+0x80c>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80036d8:	4b87      	ldr	r3, [pc, #540]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 80036da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036de:	f003 0302 	and.w	r3, r3, #2
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d1ef      	bne.n	80036c6 <HAL_RCC_OscConfig+0x336>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 0304 	and.w	r3, r3, #4
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	f000 80b7 	beq.w	8003862 <HAL_RCC_OscConfig+0x4d2>
  {
    FlagStatus       pwrclkchanged = RESET;
 80036f4:	2300      	movs	r3, #0
 80036f6:	77fb      	strb	r3, [r7, #31]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d00c      	beq.n	800371a <HAL_RCC_OscConfig+0x38a>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	2b01      	cmp	r3, #1
 8003706:	d008      	beq.n	800371a <HAL_RCC_OscConfig+0x38a>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	2b05      	cmp	r3, #5
 800370e:	d004      	beq.n	800371a <HAL_RCC_OscConfig+0x38a>
 8003710:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8003714:	4877      	ldr	r0, [pc, #476]	@ (80038f4 <HAL_RCC_OscConfig+0x564>)
 8003716:	f7fd ff95 	bl	8001644 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800371a:	4b77      	ldr	r3, [pc, #476]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 800371c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800371e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003722:	2b00      	cmp	r3, #0
 8003724:	d101      	bne.n	800372a <HAL_RCC_OscConfig+0x39a>
 8003726:	2301      	movs	r3, #1
 8003728:	e000      	b.n	800372c <HAL_RCC_OscConfig+0x39c>
 800372a:	2300      	movs	r3, #0
 800372c:	2b00      	cmp	r3, #0
 800372e:	d00d      	beq.n	800374c <HAL_RCC_OscConfig+0x3bc>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003730:	4b71      	ldr	r3, [pc, #452]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 8003732:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003734:	4a70      	ldr	r2, [pc, #448]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 8003736:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800373a:	6593      	str	r3, [r2, #88]	@ 0x58
 800373c:	4b6e      	ldr	r3, [pc, #440]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 800373e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003740:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003744:	60fb      	str	r3, [r7, #12]
 8003746:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003748:	2301      	movs	r3, #1
 800374a:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800374c:	4b6b      	ldr	r3, [pc, #428]	@ (80038fc <HAL_RCC_OscConfig+0x56c>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003754:	2b00      	cmp	r3, #0
 8003756:	d118      	bne.n	800378a <HAL_RCC_OscConfig+0x3fa>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003758:	4b68      	ldr	r3, [pc, #416]	@ (80038fc <HAL_RCC_OscConfig+0x56c>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a67      	ldr	r2, [pc, #412]	@ (80038fc <HAL_RCC_OscConfig+0x56c>)
 800375e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003762:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003764:	f7fe fa0e 	bl	8001b84 <HAL_GetTick>
 8003768:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800376a:	e008      	b.n	800377e <HAL_RCC_OscConfig+0x3ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800376c:	f7fe fa0a 	bl	8001b84 <HAL_GetTick>
 8003770:	4602      	mov	r2, r0
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	1ad3      	subs	r3, r2, r3
 8003776:	2b02      	cmp	r3, #2
 8003778:	d901      	bls.n	800377e <HAL_RCC_OscConfig+0x3ee>
        {
          return HAL_TIMEOUT;
 800377a:	2303      	movs	r3, #3
 800377c:	e20e      	b.n	8003b9c <HAL_RCC_OscConfig+0x80c>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800377e:	4b5f      	ldr	r3, [pc, #380]	@ (80038fc <HAL_RCC_OscConfig+0x56c>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003786:	2b00      	cmp	r3, #0
 8003788:	d0f0      	beq.n	800376c <HAL_RCC_OscConfig+0x3dc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	689b      	ldr	r3, [r3, #8]
 800378e:	2b01      	cmp	r3, #1
 8003790:	d108      	bne.n	80037a4 <HAL_RCC_OscConfig+0x414>
 8003792:	4b59      	ldr	r3, [pc, #356]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 8003794:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003798:	4a57      	ldr	r2, [pc, #348]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 800379a:	f043 0301 	orr.w	r3, r3, #1
 800379e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80037a2:	e024      	b.n	80037ee <HAL_RCC_OscConfig+0x45e>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	2b05      	cmp	r3, #5
 80037aa:	d110      	bne.n	80037ce <HAL_RCC_OscConfig+0x43e>
 80037ac:	4b52      	ldr	r3, [pc, #328]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 80037ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037b2:	4a51      	ldr	r2, [pc, #324]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 80037b4:	f043 0304 	orr.w	r3, r3, #4
 80037b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80037bc:	4b4e      	ldr	r3, [pc, #312]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 80037be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037c2:	4a4d      	ldr	r2, [pc, #308]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 80037c4:	f043 0301 	orr.w	r3, r3, #1
 80037c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80037cc:	e00f      	b.n	80037ee <HAL_RCC_OscConfig+0x45e>
 80037ce:	4b4a      	ldr	r3, [pc, #296]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 80037d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037d4:	4a48      	ldr	r2, [pc, #288]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 80037d6:	f023 0301 	bic.w	r3, r3, #1
 80037da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80037de:	4b46      	ldr	r3, [pc, #280]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 80037e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037e4:	4a44      	ldr	r2, [pc, #272]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 80037e6:	f023 0304 	bic.w	r3, r3, #4
 80037ea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d016      	beq.n	8003824 <HAL_RCC_OscConfig+0x494>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037f6:	f7fe f9c5 	bl	8001b84 <HAL_GetTick>
 80037fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80037fc:	e00a      	b.n	8003814 <HAL_RCC_OscConfig+0x484>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037fe:	f7fe f9c1 	bl	8001b84 <HAL_GetTick>
 8003802:	4602      	mov	r2, r0
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	1ad3      	subs	r3, r2, r3
 8003808:	f241 3288 	movw	r2, #5000	@ 0x1388
 800380c:	4293      	cmp	r3, r2
 800380e:	d901      	bls.n	8003814 <HAL_RCC_OscConfig+0x484>
        {
          return HAL_TIMEOUT;
 8003810:	2303      	movs	r3, #3
 8003812:	e1c3      	b.n	8003b9c <HAL_RCC_OscConfig+0x80c>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003814:	4b38      	ldr	r3, [pc, #224]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 8003816:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800381a:	f003 0302 	and.w	r3, r3, #2
 800381e:	2b00      	cmp	r3, #0
 8003820:	d0ed      	beq.n	80037fe <HAL_RCC_OscConfig+0x46e>
 8003822:	e015      	b.n	8003850 <HAL_RCC_OscConfig+0x4c0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003824:	f7fe f9ae 	bl	8001b84 <HAL_GetTick>
 8003828:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800382a:	e00a      	b.n	8003842 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800382c:	f7fe f9aa 	bl	8001b84 <HAL_GetTick>
 8003830:	4602      	mov	r2, r0
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	1ad3      	subs	r3, r2, r3
 8003836:	f241 3288 	movw	r2, #5000	@ 0x1388
 800383a:	4293      	cmp	r3, r2
 800383c:	d901      	bls.n	8003842 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800383e:	2303      	movs	r3, #3
 8003840:	e1ac      	b.n	8003b9c <HAL_RCC_OscConfig+0x80c>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003842:	4b2d      	ldr	r3, [pc, #180]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 8003844:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003848:	f003 0302 	and.w	r3, r3, #2
 800384c:	2b00      	cmp	r3, #0
 800384e:	d1ed      	bne.n	800382c <HAL_RCC_OscConfig+0x49c>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003850:	7ffb      	ldrb	r3, [r7, #31]
 8003852:	2b01      	cmp	r3, #1
 8003854:	d105      	bne.n	8003862 <HAL_RCC_OscConfig+0x4d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003856:	4b28      	ldr	r3, [pc, #160]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 8003858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800385a:	4a27      	ldr	r2, [pc, #156]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 800385c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003860:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 0320 	and.w	r3, r3, #32
 800386a:	2b00      	cmp	r3, #0
 800386c:	d04f      	beq.n	800390e <HAL_RCC_OscConfig+0x57e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	699b      	ldr	r3, [r3, #24]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d008      	beq.n	8003888 <HAL_RCC_OscConfig+0x4f8>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	699b      	ldr	r3, [r3, #24]
 800387a:	2b01      	cmp	r3, #1
 800387c:	d004      	beq.n	8003888 <HAL_RCC_OscConfig+0x4f8>
 800387e:	f240 213b 	movw	r1, #571	@ 0x23b
 8003882:	481c      	ldr	r0, [pc, #112]	@ (80038f4 <HAL_RCC_OscConfig+0x564>)
 8003884:	f7fd fede 	bl	8001644 <assert_failed>

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	699b      	ldr	r3, [r3, #24]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d01c      	beq.n	80038ca <HAL_RCC_OscConfig+0x53a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003890:	4b19      	ldr	r3, [pc, #100]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 8003892:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003896:	4a18      	ldr	r2, [pc, #96]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 8003898:	f043 0301 	orr.w	r3, r3, #1
 800389c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038a0:	f7fe f970 	bl	8001b84 <HAL_GetTick>
 80038a4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80038a6:	e008      	b.n	80038ba <HAL_RCC_OscConfig+0x52a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80038a8:	f7fe f96c 	bl	8001b84 <HAL_GetTick>
 80038ac:	4602      	mov	r2, r0
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	1ad3      	subs	r3, r2, r3
 80038b2:	2b02      	cmp	r3, #2
 80038b4:	d901      	bls.n	80038ba <HAL_RCC_OscConfig+0x52a>
        {
          return HAL_TIMEOUT;
 80038b6:	2303      	movs	r3, #3
 80038b8:	e170      	b.n	8003b9c <HAL_RCC_OscConfig+0x80c>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80038ba:	4b0f      	ldr	r3, [pc, #60]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 80038bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80038c0:	f003 0302 	and.w	r3, r3, #2
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d0ef      	beq.n	80038a8 <HAL_RCC_OscConfig+0x518>
 80038c8:	e021      	b.n	800390e <HAL_RCC_OscConfig+0x57e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80038ca:	4b0b      	ldr	r3, [pc, #44]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 80038cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80038d0:	4a09      	ldr	r2, [pc, #36]	@ (80038f8 <HAL_RCC_OscConfig+0x568>)
 80038d2:	f023 0301 	bic.w	r3, r3, #1
 80038d6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038da:	f7fe f953 	bl	8001b84 <HAL_GetTick>
 80038de:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80038e0:	e00e      	b.n	8003900 <HAL_RCC_OscConfig+0x570>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80038e2:	f7fe f94f 	bl	8001b84 <HAL_GetTick>
 80038e6:	4602      	mov	r2, r0
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	2b02      	cmp	r3, #2
 80038ee:	d907      	bls.n	8003900 <HAL_RCC_OscConfig+0x570>
        {
          return HAL_TIMEOUT;
 80038f0:	2303      	movs	r3, #3
 80038f2:	e153      	b.n	8003b9c <HAL_RCC_OscConfig+0x80c>
 80038f4:	0800a39c 	.word	0x0800a39c
 80038f8:	40021000 	.word	0x40021000
 80038fc:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003900:	4b85      	ldr	r3, [pc, #532]	@ (8003b18 <HAL_RCC_OscConfig+0x788>)
 8003902:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003906:	f003 0302 	and.w	r3, r3, #2
 800390a:	2b00      	cmp	r3, #0
 800390c:	d1e9      	bne.n	80038e2 <HAL_RCC_OscConfig+0x552>
    }
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	69db      	ldr	r3, [r3, #28]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d00c      	beq.n	8003930 <HAL_RCC_OscConfig+0x5a0>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	69db      	ldr	r3, [r3, #28]
 800391a:	2b01      	cmp	r3, #1
 800391c:	d008      	beq.n	8003930 <HAL_RCC_OscConfig+0x5a0>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	69db      	ldr	r3, [r3, #28]
 8003922:	2b02      	cmp	r3, #2
 8003924:	d004      	beq.n	8003930 <HAL_RCC_OscConfig+0x5a0>
 8003926:	f44f 7119 	mov.w	r1, #612	@ 0x264
 800392a:	487c      	ldr	r0, [pc, #496]	@ (8003b1c <HAL_RCC_OscConfig+0x78c>)
 800392c:	f7fd fe8a 	bl	8001644 <assert_failed>

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	69db      	ldr	r3, [r3, #28]
 8003934:	2b00      	cmp	r3, #0
 8003936:	f000 8130 	beq.w	8003b9a <HAL_RCC_OscConfig+0x80a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800393a:	4b77      	ldr	r3, [pc, #476]	@ (8003b18 <HAL_RCC_OscConfig+0x788>)
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	f003 030c 	and.w	r3, r3, #12
 8003942:	2b0c      	cmp	r3, #12
 8003944:	f000 80e2 	beq.w	8003b0c <HAL_RCC_OscConfig+0x77c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	69db      	ldr	r3, [r3, #28]
 800394c:	2b02      	cmp	r3, #2
 800394e:	f040 80bd 	bne.w	8003acc <HAL_RCC_OscConfig+0x73c>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6a1b      	ldr	r3, [r3, #32]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d00c      	beq.n	8003974 <HAL_RCC_OscConfig+0x5e4>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6a1b      	ldr	r3, [r3, #32]
 800395e:	2b02      	cmp	r3, #2
 8003960:	d008      	beq.n	8003974 <HAL_RCC_OscConfig+0x5e4>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6a1b      	ldr	r3, [r3, #32]
 8003966:	2b03      	cmp	r3, #3
 8003968:	d004      	beq.n	8003974 <HAL_RCC_OscConfig+0x5e4>
 800396a:	f240 216e 	movw	r1, #622	@ 0x26e
 800396e:	486b      	ldr	r0, [pc, #428]	@ (8003b1c <HAL_RCC_OscConfig+0x78c>)
 8003970:	f7fd fe68 	bl	8001644 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003978:	2b00      	cmp	r3, #0
 800397a:	d003      	beq.n	8003984 <HAL_RCC_OscConfig+0x5f4>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003980:	2b10      	cmp	r3, #16
 8003982:	d904      	bls.n	800398e <HAL_RCC_OscConfig+0x5fe>
 8003984:	f240 216f 	movw	r1, #623	@ 0x26f
 8003988:	4864      	ldr	r0, [pc, #400]	@ (8003b1c <HAL_RCC_OscConfig+0x78c>)
 800398a:	f7fd fe5b 	bl	8001644 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003992:	2b07      	cmp	r3, #7
 8003994:	d903      	bls.n	800399e <HAL_RCC_OscConfig+0x60e>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800399a:	2b7f      	cmp	r3, #127	@ 0x7f
 800399c:	d904      	bls.n	80039a8 <HAL_RCC_OscConfig+0x618>
 800399e:	f44f 711c 	mov.w	r1, #624	@ 0x270
 80039a2:	485e      	ldr	r0, [pc, #376]	@ (8003b1c <HAL_RCC_OscConfig+0x78c>)
 80039a4:	f7fd fe4e 	bl	8001644 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d903      	bls.n	80039b8 <HAL_RCC_OscConfig+0x628>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039b4:	2b1f      	cmp	r3, #31
 80039b6:	d904      	bls.n	80039c2 <HAL_RCC_OscConfig+0x632>
 80039b8:	f240 2171 	movw	r1, #625	@ 0x271
 80039bc:	4857      	ldr	r0, [pc, #348]	@ (8003b1c <HAL_RCC_OscConfig+0x78c>)
 80039be:	f7fd fe41 	bl	8001644 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039c6:	2b02      	cmp	r3, #2
 80039c8:	d010      	beq.n	80039ec <HAL_RCC_OscConfig+0x65c>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ce:	2b04      	cmp	r3, #4
 80039d0:	d00c      	beq.n	80039ec <HAL_RCC_OscConfig+0x65c>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039d6:	2b06      	cmp	r3, #6
 80039d8:	d008      	beq.n	80039ec <HAL_RCC_OscConfig+0x65c>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039de:	2b08      	cmp	r3, #8
 80039e0:	d004      	beq.n	80039ec <HAL_RCC_OscConfig+0x65c>
 80039e2:	f240 2172 	movw	r1, #626	@ 0x272
 80039e6:	484d      	ldr	r0, [pc, #308]	@ (8003b1c <HAL_RCC_OscConfig+0x78c>)
 80039e8:	f7fd fe2c 	bl	8001644 <assert_failed>
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	d010      	beq.n	8003a16 <HAL_RCC_OscConfig+0x686>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039f8:	2b04      	cmp	r3, #4
 80039fa:	d00c      	beq.n	8003a16 <HAL_RCC_OscConfig+0x686>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a00:	2b06      	cmp	r3, #6
 8003a02:	d008      	beq.n	8003a16 <HAL_RCC_OscConfig+0x686>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a08:	2b08      	cmp	r3, #8
 8003a0a:	d004      	beq.n	8003a16 <HAL_RCC_OscConfig+0x686>
 8003a0c:	f240 2173 	movw	r1, #627	@ 0x273
 8003a10:	4842      	ldr	r0, [pc, #264]	@ (8003b1c <HAL_RCC_OscConfig+0x78c>)
 8003a12:	f7fd fe17 	bl	8001644 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a16:	4b40      	ldr	r3, [pc, #256]	@ (8003b18 <HAL_RCC_OscConfig+0x788>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a3f      	ldr	r2, [pc, #252]	@ (8003b18 <HAL_RCC_OscConfig+0x788>)
 8003a1c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a22:	f7fe f8af 	bl	8001b84 <HAL_GetTick>
 8003a26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a28:	e008      	b.n	8003a3c <HAL_RCC_OscConfig+0x6ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a2a:	f7fe f8ab 	bl	8001b84 <HAL_GetTick>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	1ad3      	subs	r3, r2, r3
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d901      	bls.n	8003a3c <HAL_RCC_OscConfig+0x6ac>
          {
            return HAL_TIMEOUT;
 8003a38:	2303      	movs	r3, #3
 8003a3a:	e0af      	b.n	8003b9c <HAL_RCC_OscConfig+0x80c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a3c:	4b36      	ldr	r3, [pc, #216]	@ (8003b18 <HAL_RCC_OscConfig+0x788>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d1f0      	bne.n	8003a2a <HAL_RCC_OscConfig+0x69a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a48:	4b33      	ldr	r3, [pc, #204]	@ (8003b18 <HAL_RCC_OscConfig+0x788>)
 8003a4a:	68da      	ldr	r2, [r3, #12]
 8003a4c:	4b34      	ldr	r3, [pc, #208]	@ (8003b20 <HAL_RCC_OscConfig+0x790>)
 8003a4e:	4013      	ands	r3, r2
 8003a50:	687a      	ldr	r2, [r7, #4]
 8003a52:	6a11      	ldr	r1, [r2, #32]
 8003a54:	687a      	ldr	r2, [r7, #4]
 8003a56:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003a58:	3a01      	subs	r2, #1
 8003a5a:	0112      	lsls	r2, r2, #4
 8003a5c:	4311      	orrs	r1, r2
 8003a5e:	687a      	ldr	r2, [r7, #4]
 8003a60:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003a62:	0212      	lsls	r2, r2, #8
 8003a64:	4311      	orrs	r1, r2
 8003a66:	687a      	ldr	r2, [r7, #4]
 8003a68:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003a6a:	0852      	lsrs	r2, r2, #1
 8003a6c:	3a01      	subs	r2, #1
 8003a6e:	0552      	lsls	r2, r2, #21
 8003a70:	4311      	orrs	r1, r2
 8003a72:	687a      	ldr	r2, [r7, #4]
 8003a74:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003a76:	0852      	lsrs	r2, r2, #1
 8003a78:	3a01      	subs	r2, #1
 8003a7a:	0652      	lsls	r2, r2, #25
 8003a7c:	4311      	orrs	r1, r2
 8003a7e:	687a      	ldr	r2, [r7, #4]
 8003a80:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003a82:	06d2      	lsls	r2, r2, #27
 8003a84:	430a      	orrs	r2, r1
 8003a86:	4924      	ldr	r1, [pc, #144]	@ (8003b18 <HAL_RCC_OscConfig+0x788>)
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a8c:	4b22      	ldr	r3, [pc, #136]	@ (8003b18 <HAL_RCC_OscConfig+0x788>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a21      	ldr	r2, [pc, #132]	@ (8003b18 <HAL_RCC_OscConfig+0x788>)
 8003a92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a96:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a98:	4b1f      	ldr	r3, [pc, #124]	@ (8003b18 <HAL_RCC_OscConfig+0x788>)
 8003a9a:	68db      	ldr	r3, [r3, #12]
 8003a9c:	4a1e      	ldr	r2, [pc, #120]	@ (8003b18 <HAL_RCC_OscConfig+0x788>)
 8003a9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003aa2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aa4:	f7fe f86e 	bl	8001b84 <HAL_GetTick>
 8003aa8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003aaa:	e008      	b.n	8003abe <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aac:	f7fe f86a 	bl	8001b84 <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d901      	bls.n	8003abe <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e06e      	b.n	8003b9c <HAL_RCC_OscConfig+0x80c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003abe:	4b16      	ldr	r3, [pc, #88]	@ (8003b18 <HAL_RCC_OscConfig+0x788>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d0f0      	beq.n	8003aac <HAL_RCC_OscConfig+0x71c>
 8003aca:	e066      	b.n	8003b9a <HAL_RCC_OscConfig+0x80a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003acc:	4b12      	ldr	r3, [pc, #72]	@ (8003b18 <HAL_RCC_OscConfig+0x788>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a11      	ldr	r2, [pc, #68]	@ (8003b18 <HAL_RCC_OscConfig+0x788>)
 8003ad2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ad6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ad8:	f7fe f854 	bl	8001b84 <HAL_GetTick>
 8003adc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ade:	e008      	b.n	8003af2 <HAL_RCC_OscConfig+0x762>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ae0:	f7fe f850 	bl	8001b84 <HAL_GetTick>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	2b02      	cmp	r3, #2
 8003aec:	d901      	bls.n	8003af2 <HAL_RCC_OscConfig+0x762>
          {
            return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e054      	b.n	8003b9c <HAL_RCC_OscConfig+0x80c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003af2:	4b09      	ldr	r3, [pc, #36]	@ (8003b18 <HAL_RCC_OscConfig+0x788>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d1f0      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x750>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003afe:	4b06      	ldr	r3, [pc, #24]	@ (8003b18 <HAL_RCC_OscConfig+0x788>)
 8003b00:	68da      	ldr	r2, [r3, #12]
 8003b02:	4905      	ldr	r1, [pc, #20]	@ (8003b18 <HAL_RCC_OscConfig+0x788>)
 8003b04:	4b07      	ldr	r3, [pc, #28]	@ (8003b24 <HAL_RCC_OscConfig+0x794>)
 8003b06:	4013      	ands	r3, r2
 8003b08:	60cb      	str	r3, [r1, #12]
 8003b0a:	e046      	b.n	8003b9a <HAL_RCC_OscConfig+0x80a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	69db      	ldr	r3, [r3, #28]
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d109      	bne.n	8003b28 <HAL_RCC_OscConfig+0x798>
      {
        return HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	e041      	b.n	8003b9c <HAL_RCC_OscConfig+0x80c>
 8003b18:	40021000 	.word	0x40021000
 8003b1c:	0800a39c 	.word	0x0800a39c
 8003b20:	019f800c 	.word	0x019f800c
 8003b24:	feeefffc 	.word	0xfeeefffc
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003b28:	4b1e      	ldr	r3, [pc, #120]	@ (8003ba4 <HAL_RCC_OscConfig+0x814>)
 8003b2a:	68db      	ldr	r3, [r3, #12]
 8003b2c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	f003 0203 	and.w	r2, r3, #3
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6a1b      	ldr	r3, [r3, #32]
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	d12c      	bne.n	8003b96 <HAL_RCC_OscConfig+0x806>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b46:	3b01      	subs	r3, #1
 8003b48:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b4a:	429a      	cmp	r2, r3
 8003b4c:	d123      	bne.n	8003b96 <HAL_RCC_OscConfig+0x806>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b58:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003b5a:	429a      	cmp	r2, r3
 8003b5c:	d11b      	bne.n	8003b96 <HAL_RCC_OscConfig+0x806>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b68:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d113      	bne.n	8003b96 <HAL_RCC_OscConfig+0x806>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003b6e:	697b      	ldr	r3, [r7, #20]
 8003b70:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b78:	085b      	lsrs	r3, r3, #1
 8003b7a:	3b01      	subs	r3, #1
 8003b7c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d109      	bne.n	8003b96 <HAL_RCC_OscConfig+0x806>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b8c:	085b      	lsrs	r3, r3, #1
 8003b8e:	3b01      	subs	r3, #1
 8003b90:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003b92:	429a      	cmp	r2, r3
 8003b94:	d001      	beq.n	8003b9a <HAL_RCC_OscConfig+0x80a>
      {
        return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e000      	b.n	8003b9c <HAL_RCC_OscConfig+0x80c>
      }
    }
  }
  }

  return HAL_OK;
 8003b9a:	2300      	movs	r3, #0
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	3720      	adds	r7, #32
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}
 8003ba4:	40021000 	.word	0x40021000

08003ba8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b086      	sub	sp, #24
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
 8003bb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d101      	bne.n	8003bc0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e1e0      	b.n	8003f82 <HAL_RCC_ClockConfig+0x3da>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 030f 	and.w	r3, r3, #15
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d003      	beq.n	8003bd4 <HAL_RCC_ClockConfig+0x2c>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	2b0f      	cmp	r3, #15
 8003bd2:	d904      	bls.n	8003bde <HAL_RCC_ClockConfig+0x36>
 8003bd4:	f240 310b 	movw	r1, #779	@ 0x30b
 8003bd8:	4869      	ldr	r0, [pc, #420]	@ (8003d80 <HAL_RCC_ClockConfig+0x1d8>)
 8003bda:	f7fd fd33 	bl	8001644 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d031      	beq.n	8003c48 <HAL_RCC_ClockConfig+0xa0>
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	2b01      	cmp	r3, #1
 8003be8:	d02e      	beq.n	8003c48 <HAL_RCC_ClockConfig+0xa0>
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	2b02      	cmp	r3, #2
 8003bee:	d02b      	beq.n	8003c48 <HAL_RCC_ClockConfig+0xa0>
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	2b03      	cmp	r3, #3
 8003bf4:	d028      	beq.n	8003c48 <HAL_RCC_ClockConfig+0xa0>
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	2b04      	cmp	r3, #4
 8003bfa:	d025      	beq.n	8003c48 <HAL_RCC_ClockConfig+0xa0>
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	2b05      	cmp	r3, #5
 8003c00:	d022      	beq.n	8003c48 <HAL_RCC_ClockConfig+0xa0>
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	2b06      	cmp	r3, #6
 8003c06:	d01f      	beq.n	8003c48 <HAL_RCC_ClockConfig+0xa0>
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	2b07      	cmp	r3, #7
 8003c0c:	d01c      	beq.n	8003c48 <HAL_RCC_ClockConfig+0xa0>
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	2b08      	cmp	r3, #8
 8003c12:	d019      	beq.n	8003c48 <HAL_RCC_ClockConfig+0xa0>
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	2b09      	cmp	r3, #9
 8003c18:	d016      	beq.n	8003c48 <HAL_RCC_ClockConfig+0xa0>
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	2b0a      	cmp	r3, #10
 8003c1e:	d013      	beq.n	8003c48 <HAL_RCC_ClockConfig+0xa0>
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	2b0b      	cmp	r3, #11
 8003c24:	d010      	beq.n	8003c48 <HAL_RCC_ClockConfig+0xa0>
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	2b0c      	cmp	r3, #12
 8003c2a:	d00d      	beq.n	8003c48 <HAL_RCC_ClockConfig+0xa0>
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	2b0d      	cmp	r3, #13
 8003c30:	d00a      	beq.n	8003c48 <HAL_RCC_ClockConfig+0xa0>
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	2b0e      	cmp	r3, #14
 8003c36:	d007      	beq.n	8003c48 <HAL_RCC_ClockConfig+0xa0>
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	2b0f      	cmp	r3, #15
 8003c3c:	d004      	beq.n	8003c48 <HAL_RCC_ClockConfig+0xa0>
 8003c3e:	f44f 7143 	mov.w	r1, #780	@ 0x30c
 8003c42:	484f      	ldr	r0, [pc, #316]	@ (8003d80 <HAL_RCC_ClockConfig+0x1d8>)
 8003c44:	f7fd fcfe 	bl	8001644 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c48:	4b4e      	ldr	r3, [pc, #312]	@ (8003d84 <HAL_RCC_ClockConfig+0x1dc>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f003 030f 	and.w	r3, r3, #15
 8003c50:	683a      	ldr	r2, [r7, #0]
 8003c52:	429a      	cmp	r2, r3
 8003c54:	d910      	bls.n	8003c78 <HAL_RCC_ClockConfig+0xd0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c56:	4b4b      	ldr	r3, [pc, #300]	@ (8003d84 <HAL_RCC_ClockConfig+0x1dc>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f023 020f 	bic.w	r2, r3, #15
 8003c5e:	4949      	ldr	r1, [pc, #292]	@ (8003d84 <HAL_RCC_ClockConfig+0x1dc>)
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	4313      	orrs	r3, r2
 8003c64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c66:	4b47      	ldr	r3, [pc, #284]	@ (8003d84 <HAL_RCC_ClockConfig+0x1dc>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 030f 	and.w	r3, r3, #15
 8003c6e:	683a      	ldr	r2, [r7, #0]
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d001      	beq.n	8003c78 <HAL_RCC_ClockConfig+0xd0>
    {
      return HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	e184      	b.n	8003f82 <HAL_RCC_ClockConfig+0x3da>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f003 0301 	and.w	r3, r3, #1
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	f000 808e 	beq.w	8003da2 <HAL_RCC_ClockConfig+0x1fa>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	2b01      	cmp	r3, #1
 8003c8c:	d00c      	beq.n	8003ca8 <HAL_RCC_ClockConfig+0x100>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	d008      	beq.n	8003ca8 <HAL_RCC_ClockConfig+0x100>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	2b03      	cmp	r3, #3
 8003c9c:	d004      	beq.n	8003ca8 <HAL_RCC_ClockConfig+0x100>
 8003c9e:	f240 3123 	movw	r1, #803	@ 0x323
 8003ca2:	4837      	ldr	r0, [pc, #220]	@ (8003d80 <HAL_RCC_ClockConfig+0x1d8>)
 8003ca4:	f7fd fcce 	bl	8001644 <assert_failed>

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	2b03      	cmp	r3, #3
 8003cae:	d129      	bne.n	8003d04 <HAL_RCC_ClockConfig+0x15c>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cb0:	4b35      	ldr	r3, [pc, #212]	@ (8003d88 <HAL_RCC_ClockConfig+0x1e0>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d101      	bne.n	8003cc0 <HAL_RCC_ClockConfig+0x118>
      {
        return HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	e160      	b.n	8003f82 <HAL_RCC_ClockConfig+0x3da>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003cc0:	f000 fa4c 	bl	800415c <RCC_GetSysClockFreqFromPLLSource>
 8003cc4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	4a30      	ldr	r2, [pc, #192]	@ (8003d8c <HAL_RCC_ClockConfig+0x1e4>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d93f      	bls.n	8003d4e <HAL_RCC_ClockConfig+0x1a6>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003cce:	4b2e      	ldr	r3, [pc, #184]	@ (8003d88 <HAL_RCC_ClockConfig+0x1e0>)
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d009      	beq.n	8003cee <HAL_RCC_ClockConfig+0x146>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d033      	beq.n	8003d4e <HAL_RCC_ClockConfig+0x1a6>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d12f      	bne.n	8003d4e <HAL_RCC_ClockConfig+0x1a6>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003cee:	4b26      	ldr	r3, [pc, #152]	@ (8003d88 <HAL_RCC_ClockConfig+0x1e0>)
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003cf6:	4a24      	ldr	r2, [pc, #144]	@ (8003d88 <HAL_RCC_ClockConfig+0x1e0>)
 8003cf8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003cfc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003cfe:	2380      	movs	r3, #128	@ 0x80
 8003d00:	617b      	str	r3, [r7, #20]
 8003d02:	e024      	b.n	8003d4e <HAL_RCC_ClockConfig+0x1a6>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	2b02      	cmp	r3, #2
 8003d0a:	d107      	bne.n	8003d1c <HAL_RCC_ClockConfig+0x174>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d0c:	4b1e      	ldr	r3, [pc, #120]	@ (8003d88 <HAL_RCC_ClockConfig+0x1e0>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d109      	bne.n	8003d2c <HAL_RCC_ClockConfig+0x184>
        {
          return HAL_ERROR;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	e132      	b.n	8003f82 <HAL_RCC_ClockConfig+0x3da>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d1c:	4b1a      	ldr	r3, [pc, #104]	@ (8003d88 <HAL_RCC_ClockConfig+0x1e0>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d101      	bne.n	8003d2c <HAL_RCC_ClockConfig+0x184>
        {
          return HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e12a      	b.n	8003f82 <HAL_RCC_ClockConfig+0x3da>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003d2c:	f000 f93a 	bl	8003fa4 <HAL_RCC_GetSysClockFreq>
 8003d30:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	4a15      	ldr	r2, [pc, #84]	@ (8003d8c <HAL_RCC_ClockConfig+0x1e4>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d909      	bls.n	8003d4e <HAL_RCC_ClockConfig+0x1a6>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003d3a:	4b13      	ldr	r3, [pc, #76]	@ (8003d88 <HAL_RCC_ClockConfig+0x1e0>)
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003d42:	4a11      	ldr	r2, [pc, #68]	@ (8003d88 <HAL_RCC_ClockConfig+0x1e0>)
 8003d44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d48:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003d4a:	2380      	movs	r3, #128	@ 0x80
 8003d4c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003d4e:	4b0e      	ldr	r3, [pc, #56]	@ (8003d88 <HAL_RCC_ClockConfig+0x1e0>)
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	f023 0203 	bic.w	r2, r3, #3
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	490b      	ldr	r1, [pc, #44]	@ (8003d88 <HAL_RCC_ClockConfig+0x1e0>)
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d60:	f7fd ff10 	bl	8001b84 <HAL_GetTick>
 8003d64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d66:	e013      	b.n	8003d90 <HAL_RCC_ClockConfig+0x1e8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d68:	f7fd ff0c 	bl	8001b84 <HAL_GetTick>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d90a      	bls.n	8003d90 <HAL_RCC_ClockConfig+0x1e8>
      {
        return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e101      	b.n	8003f82 <HAL_RCC_ClockConfig+0x3da>
 8003d7e:	bf00      	nop
 8003d80:	0800a39c 	.word	0x0800a39c
 8003d84:	40022000 	.word	0x40022000
 8003d88:	40021000 	.word	0x40021000
 8003d8c:	04c4b400 	.word	0x04c4b400
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d90:	4b7e      	ldr	r3, [pc, #504]	@ (8003f8c <HAL_RCC_ClockConfig+0x3e4>)
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	f003 020c 	and.w	r2, r3, #12
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	d1e2      	bne.n	8003d68 <HAL_RCC_ClockConfig+0x1c0>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 0302 	and.w	r3, r3, #2
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d04c      	beq.n	8003e48 <HAL_RCC_ClockConfig+0x2a0>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f003 0304 	and.w	r3, r3, #4
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d005      	beq.n	8003dc6 <HAL_RCC_ClockConfig+0x21e>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003dba:	4b74      	ldr	r3, [pc, #464]	@ (8003f8c <HAL_RCC_ClockConfig+0x3e4>)
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	4a73      	ldr	r2, [pc, #460]	@ (8003f8c <HAL_RCC_ClockConfig+0x3e4>)
 8003dc0:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003dc4:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 0308 	and.w	r3, r3, #8
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d007      	beq.n	8003de2 <HAL_RCC_ClockConfig+0x23a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003dd2:	4b6e      	ldr	r3, [pc, #440]	@ (8003f8c <HAL_RCC_ClockConfig+0x3e4>)
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003dda:	4a6c      	ldr	r2, [pc, #432]	@ (8003f8c <HAL_RCC_ClockConfig+0x3e4>)
 8003ddc:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003de0:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d024      	beq.n	8003e34 <HAL_RCC_ClockConfig+0x28c>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	2b80      	cmp	r3, #128	@ 0x80
 8003df0:	d020      	beq.n	8003e34 <HAL_RCC_ClockConfig+0x28c>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	2b90      	cmp	r3, #144	@ 0x90
 8003df8:	d01c      	beq.n	8003e34 <HAL_RCC_ClockConfig+0x28c>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	2ba0      	cmp	r3, #160	@ 0xa0
 8003e00:	d018      	beq.n	8003e34 <HAL_RCC_ClockConfig+0x28c>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	2bb0      	cmp	r3, #176	@ 0xb0
 8003e08:	d014      	beq.n	8003e34 <HAL_RCC_ClockConfig+0x28c>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003e10:	d010      	beq.n	8003e34 <HAL_RCC_ClockConfig+0x28c>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	2bd0      	cmp	r3, #208	@ 0xd0
 8003e18:	d00c      	beq.n	8003e34 <HAL_RCC_ClockConfig+0x28c>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	2be0      	cmp	r3, #224	@ 0xe0
 8003e20:	d008      	beq.n	8003e34 <HAL_RCC_ClockConfig+0x28c>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	2bf0      	cmp	r3, #240	@ 0xf0
 8003e28:	d004      	beq.n	8003e34 <HAL_RCC_ClockConfig+0x28c>
 8003e2a:	f240 317a 	movw	r1, #890	@ 0x37a
 8003e2e:	4858      	ldr	r0, [pc, #352]	@ (8003f90 <HAL_RCC_ClockConfig+0x3e8>)
 8003e30:	f7fd fc08 	bl	8001644 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e34:	4b55      	ldr	r3, [pc, #340]	@ (8003f8c <HAL_RCC_ClockConfig+0x3e4>)
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	4952      	ldr	r1, [pc, #328]	@ (8003f8c <HAL_RCC_ClockConfig+0x3e4>)
 8003e42:	4313      	orrs	r3, r2
 8003e44:	608b      	str	r3, [r1, #8]
 8003e46:	e008      	b.n	8003e5a <HAL_RCC_ClockConfig+0x2b2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	2b80      	cmp	r3, #128	@ 0x80
 8003e4c:	d105      	bne.n	8003e5a <HAL_RCC_ClockConfig+0x2b2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003e4e:	4b4f      	ldr	r3, [pc, #316]	@ (8003f8c <HAL_RCC_ClockConfig+0x3e4>)
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	4a4e      	ldr	r2, [pc, #312]	@ (8003f8c <HAL_RCC_ClockConfig+0x3e4>)
 8003e54:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e58:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e5a:	4b4e      	ldr	r3, [pc, #312]	@ (8003f94 <HAL_RCC_ClockConfig+0x3ec>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 030f 	and.w	r3, r3, #15
 8003e62:	683a      	ldr	r2, [r7, #0]
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d21d      	bcs.n	8003ea4 <HAL_RCC_ClockConfig+0x2fc>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e68:	4b4a      	ldr	r3, [pc, #296]	@ (8003f94 <HAL_RCC_ClockConfig+0x3ec>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f023 020f 	bic.w	r2, r3, #15
 8003e70:	4948      	ldr	r1, [pc, #288]	@ (8003f94 <HAL_RCC_ClockConfig+0x3ec>)
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	4313      	orrs	r3, r2
 8003e76:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003e78:	f7fd fe84 	bl	8001b84 <HAL_GetTick>
 8003e7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e7e:	e00a      	b.n	8003e96 <HAL_RCC_ClockConfig+0x2ee>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e80:	f7fd fe80 	bl	8001b84 <HAL_GetTick>
 8003e84:	4602      	mov	r2, r0
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	1ad3      	subs	r3, r2, r3
 8003e8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d901      	bls.n	8003e96 <HAL_RCC_ClockConfig+0x2ee>
      {
        return HAL_TIMEOUT;
 8003e92:	2303      	movs	r3, #3
 8003e94:	e075      	b.n	8003f82 <HAL_RCC_ClockConfig+0x3da>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e96:	4b3f      	ldr	r3, [pc, #252]	@ (8003f94 <HAL_RCC_ClockConfig+0x3ec>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 030f 	and.w	r3, r3, #15
 8003e9e:	683a      	ldr	r2, [r7, #0]
 8003ea0:	429a      	cmp	r2, r3
 8003ea2:	d1ed      	bne.n	8003e80 <HAL_RCC_ClockConfig+0x2d8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 0304 	and.w	r3, r3, #4
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d025      	beq.n	8003efc <HAL_RCC_ClockConfig+0x354>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d018      	beq.n	8003eea <HAL_RCC_ClockConfig+0x342>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ec0:	d013      	beq.n	8003eea <HAL_RCC_ClockConfig+0x342>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003eca:	d00e      	beq.n	8003eea <HAL_RCC_ClockConfig+0x342>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003ed4:	d009      	beq.n	8003eea <HAL_RCC_ClockConfig+0x342>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	68db      	ldr	r3, [r3, #12]
 8003eda:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003ede:	d004      	beq.n	8003eea <HAL_RCC_ClockConfig+0x342>
 8003ee0:	f44f 7167 	mov.w	r1, #924	@ 0x39c
 8003ee4:	482a      	ldr	r0, [pc, #168]	@ (8003f90 <HAL_RCC_ClockConfig+0x3e8>)
 8003ee6:	f7fd fbad 	bl	8001644 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003eea:	4b28      	ldr	r3, [pc, #160]	@ (8003f8c <HAL_RCC_ClockConfig+0x3e4>)
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	68db      	ldr	r3, [r3, #12]
 8003ef6:	4925      	ldr	r1, [pc, #148]	@ (8003f8c <HAL_RCC_ClockConfig+0x3e4>)
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 0308 	and.w	r3, r3, #8
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d026      	beq.n	8003f56 <HAL_RCC_ClockConfig+0x3ae>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	691b      	ldr	r3, [r3, #16]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d018      	beq.n	8003f42 <HAL_RCC_ClockConfig+0x39a>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	691b      	ldr	r3, [r3, #16]
 8003f14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f18:	d013      	beq.n	8003f42 <HAL_RCC_ClockConfig+0x39a>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	691b      	ldr	r3, [r3, #16]
 8003f1e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003f22:	d00e      	beq.n	8003f42 <HAL_RCC_ClockConfig+0x39a>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	691b      	ldr	r3, [r3, #16]
 8003f28:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003f2c:	d009      	beq.n	8003f42 <HAL_RCC_ClockConfig+0x39a>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	691b      	ldr	r3, [r3, #16]
 8003f32:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003f36:	d004      	beq.n	8003f42 <HAL_RCC_ClockConfig+0x39a>
 8003f38:	f240 31a3 	movw	r1, #931	@ 0x3a3
 8003f3c:	4814      	ldr	r0, [pc, #80]	@ (8003f90 <HAL_RCC_ClockConfig+0x3e8>)
 8003f3e:	f7fd fb81 	bl	8001644 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f42:	4b12      	ldr	r3, [pc, #72]	@ (8003f8c <HAL_RCC_ClockConfig+0x3e4>)
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	691b      	ldr	r3, [r3, #16]
 8003f4e:	00db      	lsls	r3, r3, #3
 8003f50:	490e      	ldr	r1, [pc, #56]	@ (8003f8c <HAL_RCC_ClockConfig+0x3e4>)
 8003f52:	4313      	orrs	r3, r2
 8003f54:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003f56:	f000 f825 	bl	8003fa4 <HAL_RCC_GetSysClockFreq>
 8003f5a:	4602      	mov	r2, r0
 8003f5c:	4b0b      	ldr	r3, [pc, #44]	@ (8003f8c <HAL_RCC_ClockConfig+0x3e4>)
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	091b      	lsrs	r3, r3, #4
 8003f62:	f003 030f 	and.w	r3, r3, #15
 8003f66:	490c      	ldr	r1, [pc, #48]	@ (8003f98 <HAL_RCC_ClockConfig+0x3f0>)
 8003f68:	5ccb      	ldrb	r3, [r1, r3]
 8003f6a:	f003 031f 	and.w	r3, r3, #31
 8003f6e:	fa22 f303 	lsr.w	r3, r2, r3
 8003f72:	4a0a      	ldr	r2, [pc, #40]	@ (8003f9c <HAL_RCC_ClockConfig+0x3f4>)
 8003f74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003f76:	4b0a      	ldr	r3, [pc, #40]	@ (8003fa0 <HAL_RCC_ClockConfig+0x3f8>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f7fd fb98 	bl	80016b0 <HAL_InitTick>
 8003f80:	4603      	mov	r3, r0
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3718      	adds	r7, #24
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop
 8003f8c:	40021000 	.word	0x40021000
 8003f90:	0800a39c 	.word	0x0800a39c
 8003f94:	40022000 	.word	0x40022000
 8003f98:	0800aa88 	.word	0x0800aa88
 8003f9c:	20000004 	.word	0x20000004
 8003fa0:	20000008 	.word	0x20000008

08003fa4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b087      	sub	sp, #28
 8003fa8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003faa:	4b2c      	ldr	r3, [pc, #176]	@ (800405c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	f003 030c 	and.w	r3, r3, #12
 8003fb2:	2b04      	cmp	r3, #4
 8003fb4:	d102      	bne.n	8003fbc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003fb6:	4b2a      	ldr	r3, [pc, #168]	@ (8004060 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003fb8:	613b      	str	r3, [r7, #16]
 8003fba:	e047      	b.n	800404c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003fbc:	4b27      	ldr	r3, [pc, #156]	@ (800405c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	f003 030c 	and.w	r3, r3, #12
 8003fc4:	2b08      	cmp	r3, #8
 8003fc6:	d102      	bne.n	8003fce <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003fc8:	4b26      	ldr	r3, [pc, #152]	@ (8004064 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003fca:	613b      	str	r3, [r7, #16]
 8003fcc:	e03e      	b.n	800404c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003fce:	4b23      	ldr	r3, [pc, #140]	@ (800405c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	f003 030c 	and.w	r3, r3, #12
 8003fd6:	2b0c      	cmp	r3, #12
 8003fd8:	d136      	bne.n	8004048 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003fda:	4b20      	ldr	r3, [pc, #128]	@ (800405c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fdc:	68db      	ldr	r3, [r3, #12]
 8003fde:	f003 0303 	and.w	r3, r3, #3
 8003fe2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003fe4:	4b1d      	ldr	r3, [pc, #116]	@ (800405c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003fe6:	68db      	ldr	r3, [r3, #12]
 8003fe8:	091b      	lsrs	r3, r3, #4
 8003fea:	f003 030f 	and.w	r3, r3, #15
 8003fee:	3301      	adds	r3, #1
 8003ff0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2b03      	cmp	r3, #3
 8003ff6:	d10c      	bne.n	8004012 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ff8:	4a1a      	ldr	r2, [pc, #104]	@ (8004064 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004000:	4a16      	ldr	r2, [pc, #88]	@ (800405c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004002:	68d2      	ldr	r2, [r2, #12]
 8004004:	0a12      	lsrs	r2, r2, #8
 8004006:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800400a:	fb02 f303 	mul.w	r3, r2, r3
 800400e:	617b      	str	r3, [r7, #20]
      break;
 8004010:	e00c      	b.n	800402c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004012:	4a13      	ldr	r2, [pc, #76]	@ (8004060 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	fbb2 f3f3 	udiv	r3, r2, r3
 800401a:	4a10      	ldr	r2, [pc, #64]	@ (800405c <HAL_RCC_GetSysClockFreq+0xb8>)
 800401c:	68d2      	ldr	r2, [r2, #12]
 800401e:	0a12      	lsrs	r2, r2, #8
 8004020:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004024:	fb02 f303 	mul.w	r3, r2, r3
 8004028:	617b      	str	r3, [r7, #20]
      break;
 800402a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800402c:	4b0b      	ldr	r3, [pc, #44]	@ (800405c <HAL_RCC_GetSysClockFreq+0xb8>)
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	0e5b      	lsrs	r3, r3, #25
 8004032:	f003 0303 	and.w	r3, r3, #3
 8004036:	3301      	adds	r3, #1
 8004038:	005b      	lsls	r3, r3, #1
 800403a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800403c:	697a      	ldr	r2, [r7, #20]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	fbb2 f3f3 	udiv	r3, r2, r3
 8004044:	613b      	str	r3, [r7, #16]
 8004046:	e001      	b.n	800404c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004048:	2300      	movs	r3, #0
 800404a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800404c:	693b      	ldr	r3, [r7, #16]
}
 800404e:	4618      	mov	r0, r3
 8004050:	371c      	adds	r7, #28
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr
 800405a:	bf00      	nop
 800405c:	40021000 	.word	0x40021000
 8004060:	00f42400 	.word	0x00f42400
 8004064:	016e3600 	.word	0x016e3600

08004068 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004068:	b480      	push	{r7}
 800406a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800406c:	4b03      	ldr	r3, [pc, #12]	@ (800407c <HAL_RCC_GetHCLKFreq+0x14>)
 800406e:	681b      	ldr	r3, [r3, #0]
}
 8004070:	4618      	mov	r0, r3
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	20000004 	.word	0x20000004

08004080 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004084:	f7ff fff0 	bl	8004068 <HAL_RCC_GetHCLKFreq>
 8004088:	4602      	mov	r2, r0
 800408a:	4b06      	ldr	r3, [pc, #24]	@ (80040a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	0a1b      	lsrs	r3, r3, #8
 8004090:	f003 0307 	and.w	r3, r3, #7
 8004094:	4904      	ldr	r1, [pc, #16]	@ (80040a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004096:	5ccb      	ldrb	r3, [r1, r3]
 8004098:	f003 031f 	and.w	r3, r3, #31
 800409c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040a0:	4618      	mov	r0, r3
 80040a2:	bd80      	pop	{r7, pc}
 80040a4:	40021000 	.word	0x40021000
 80040a8:	0800aa98 	.word	0x0800aa98

080040ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80040b0:	f7ff ffda 	bl	8004068 <HAL_RCC_GetHCLKFreq>
 80040b4:	4602      	mov	r2, r0
 80040b6:	4b06      	ldr	r3, [pc, #24]	@ (80040d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	0adb      	lsrs	r3, r3, #11
 80040bc:	f003 0307 	and.w	r3, r3, #7
 80040c0:	4904      	ldr	r1, [pc, #16]	@ (80040d4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80040c2:	5ccb      	ldrb	r3, [r1, r3]
 80040c4:	f003 031f 	and.w	r3, r3, #31
 80040c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	bd80      	pop	{r7, pc}
 80040d0:	40021000 	.word	0x40021000
 80040d4:	0800aa98 	.word	0x0800aa98

080040d8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b082      	sub	sp, #8
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
 80040e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d104      	bne.n	80040f2 <HAL_RCC_GetClockConfig+0x1a>
 80040e8:	f240 41e3 	movw	r1, #1251	@ 0x4e3
 80040ec:	4818      	ldr	r0, [pc, #96]	@ (8004150 <HAL_RCC_GetClockConfig+0x78>)
 80040ee:	f7fd faa9 	bl	8001644 <assert_failed>
  assert_param(pFLatency != (void *)NULL);
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d104      	bne.n	8004102 <HAL_RCC_GetClockConfig+0x2a>
 80040f8:	f240 41e4 	movw	r1, #1252	@ 0x4e4
 80040fc:	4814      	ldr	r0, [pc, #80]	@ (8004150 <HAL_RCC_GetClockConfig+0x78>)
 80040fe:	f7fd faa1 	bl	8001644 <assert_failed>

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	220f      	movs	r2, #15
 8004106:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004108:	4b12      	ldr	r3, [pc, #72]	@ (8004154 <HAL_RCC_GetClockConfig+0x7c>)
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	f003 0203 	and.w	r2, r3, #3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004114:	4b0f      	ldr	r3, [pc, #60]	@ (8004154 <HAL_RCC_GetClockConfig+0x7c>)
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004120:	4b0c      	ldr	r3, [pc, #48]	@ (8004154 <HAL_RCC_GetClockConfig+0x7c>)
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800412c:	4b09      	ldr	r3, [pc, #36]	@ (8004154 <HAL_RCC_GetClockConfig+0x7c>)
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	08db      	lsrs	r3, r3, #3
 8004132:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800413a:	4b07      	ldr	r3, [pc, #28]	@ (8004158 <HAL_RCC_GetClockConfig+0x80>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f003 020f 	and.w	r2, r3, #15
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	601a      	str	r2, [r3, #0]
}
 8004146:	bf00      	nop
 8004148:	3708      	adds	r7, #8
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	0800a39c 	.word	0x0800a39c
 8004154:	40021000 	.word	0x40021000
 8004158:	40022000 	.word	0x40022000

0800415c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800415c:	b480      	push	{r7}
 800415e:	b087      	sub	sp, #28
 8004160:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004162:	4b1e      	ldr	r3, [pc, #120]	@ (80041dc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004164:	68db      	ldr	r3, [r3, #12]
 8004166:	f003 0303 	and.w	r3, r3, #3
 800416a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800416c:	4b1b      	ldr	r3, [pc, #108]	@ (80041dc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	091b      	lsrs	r3, r3, #4
 8004172:	f003 030f 	and.w	r3, r3, #15
 8004176:	3301      	adds	r3, #1
 8004178:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	2b03      	cmp	r3, #3
 800417e:	d10c      	bne.n	800419a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004180:	4a17      	ldr	r2, [pc, #92]	@ (80041e0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	fbb2 f3f3 	udiv	r3, r2, r3
 8004188:	4a14      	ldr	r2, [pc, #80]	@ (80041dc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800418a:	68d2      	ldr	r2, [r2, #12]
 800418c:	0a12      	lsrs	r2, r2, #8
 800418e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004192:	fb02 f303 	mul.w	r3, r2, r3
 8004196:	617b      	str	r3, [r7, #20]
    break;
 8004198:	e00c      	b.n	80041b4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800419a:	4a12      	ldr	r2, [pc, #72]	@ (80041e4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	fbb2 f3f3 	udiv	r3, r2, r3
 80041a2:	4a0e      	ldr	r2, [pc, #56]	@ (80041dc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80041a4:	68d2      	ldr	r2, [r2, #12]
 80041a6:	0a12      	lsrs	r2, r2, #8
 80041a8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80041ac:	fb02 f303 	mul.w	r3, r2, r3
 80041b0:	617b      	str	r3, [r7, #20]
    break;
 80041b2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80041b4:	4b09      	ldr	r3, [pc, #36]	@ (80041dc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80041b6:	68db      	ldr	r3, [r3, #12]
 80041b8:	0e5b      	lsrs	r3, r3, #25
 80041ba:	f003 0303 	and.w	r3, r3, #3
 80041be:	3301      	adds	r3, #1
 80041c0:	005b      	lsls	r3, r3, #1
 80041c2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80041c4:	697a      	ldr	r2, [r7, #20]
 80041c6:	68bb      	ldr	r3, [r7, #8]
 80041c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80041cc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80041ce:	687b      	ldr	r3, [r7, #4]
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	371c      	adds	r7, #28
 80041d4:	46bd      	mov	sp, r7
 80041d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041da:	4770      	bx	lr
 80041dc:	40021000 	.word	0x40021000
 80041e0:	016e3600 	.word	0x016e3600
 80041e4:	00f42400 	.word	0x00f42400

080041e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b086      	sub	sp, #24
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80041f0:	2300      	movs	r3, #0
 80041f2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80041f4:	2300      	movs	r3, #0
 80041f6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f003 0301 	and.w	r3, r3, #1
 8004200:	2b00      	cmp	r3, #0
 8004202:	d15d      	bne.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f003 0302 	and.w	r3, r3, #2
 800420c:	2b00      	cmp	r3, #0
 800420e:	d157      	bne.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 0304 	and.w	r3, r3, #4
 8004218:	2b00      	cmp	r3, #0
 800421a:	d151      	bne.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f003 0308 	and.w	r3, r3, #8
 8004224:	2b00      	cmp	r3, #0
 8004226:	d14b      	bne.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f003 0320 	and.w	r3, r3, #32
 8004230:	2b00      	cmp	r3, #0
 8004232:	d145      	bne.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800423c:	2b00      	cmp	r3, #0
 800423e:	d13f      	bne.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004248:	2b00      	cmp	r3, #0
 800424a:	d139      	bne.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004254:	2b00      	cmp	r3, #0
 8004256:	d133      	bne.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004260:	2b00      	cmp	r3, #0
 8004262:	d12d      	bne.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800426c:	2b00      	cmp	r3, #0
 800426e:	d127      	bne.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004278:	2b00      	cmp	r3, #0
 800427a:	d121      	bne.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004284:	2b00      	cmp	r3, #0
 8004286:	d11b      	bne.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d115      	bne.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800429c:	2b00      	cmp	r3, #0
 800429e:	d10f      	bne.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d109      	bne.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d103      	bne.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 80042b8:	2183      	movs	r1, #131	@ 0x83
 80042ba:	4855      	ldr	r0, [pc, #340]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80042bc:	f7fd f9c2 	bl	8001644 <assert_failed>

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	f000 80b2 	beq.w	8004432 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042ce:	2300      	movs	r3, #0
 80042d0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d012      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x118>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042e2:	d00d      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x118>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042ec:	d008      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x118>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80042f6:	d003      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x118>
 80042f8:	218b      	movs	r1, #139	@ 0x8b
 80042fa:	4845      	ldr	r0, [pc, #276]	@ (8004410 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80042fc:	f7fd f9a2 	bl	8001644 <assert_failed>

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004300:	4b44      	ldr	r3, [pc, #272]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004302:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004304:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004308:	2b00      	cmp	r3, #0
 800430a:	d10d      	bne.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x140>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800430c:	4b41      	ldr	r3, [pc, #260]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800430e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004310:	4a40      	ldr	r2, [pc, #256]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004312:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004316:	6593      	str	r3, [r2, #88]	@ 0x58
 8004318:	4b3e      	ldr	r3, [pc, #248]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800431a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800431c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004320:	60bb      	str	r3, [r7, #8]
 8004322:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004324:	2301      	movs	r3, #1
 8004326:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004328:	4b3b      	ldr	r3, [pc, #236]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a3a      	ldr	r2, [pc, #232]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800432e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004332:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004334:	f7fd fc26 	bl	8001b84 <HAL_GetTick>
 8004338:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800433a:	e009      	b.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x168>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800433c:	f7fd fc22 	bl	8001b84 <HAL_GetTick>
 8004340:	4602      	mov	r2, r0
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	2b02      	cmp	r3, #2
 8004348:	d902      	bls.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x168>
      {
        ret = HAL_TIMEOUT;
 800434a:	2303      	movs	r3, #3
 800434c:	74fb      	strb	r3, [r7, #19]
        break;
 800434e:	e005      	b.n	800435c <HAL_RCCEx_PeriphCLKConfig+0x174>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004350:	4b31      	ldr	r3, [pc, #196]	@ (8004418 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004358:	2b00      	cmp	r3, #0
 800435a:	d0ef      	beq.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x154>
      }
    }

    if(ret == HAL_OK)
 800435c:	7cfb      	ldrb	r3, [r7, #19]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d15c      	bne.n	800441c <HAL_RCCEx_PeriphCLKConfig+0x234>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004362:	4b2c      	ldr	r3, [pc, #176]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004364:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004368:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800436c:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d01e      	beq.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004378:	697a      	ldr	r2, [r7, #20]
 800437a:	429a      	cmp	r2, r3
 800437c:	d019      	beq.n	80043b2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800437e:	4b25      	ldr	r3, [pc, #148]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004380:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004384:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004388:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800438a:	4b22      	ldr	r3, [pc, #136]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800438c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004390:	4a20      	ldr	r2, [pc, #128]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004392:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004396:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800439a:	4b1e      	ldr	r3, [pc, #120]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800439c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043a0:	4a1c      	ldr	r2, [pc, #112]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80043a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043a6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80043aa:	4a1a      	ldr	r2, [pc, #104]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	f003 0301 	and.w	r3, r3, #1
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d016      	beq.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x202>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043bc:	f7fd fbe2 	bl	8001b84 <HAL_GetTick>
 80043c0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043c2:	e00b      	b.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x1f4>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043c4:	f7fd fbde 	bl	8001b84 <HAL_GetTick>
 80043c8:	4602      	mov	r2, r0
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	1ad3      	subs	r3, r2, r3
 80043ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d902      	bls.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x1f4>
          {
            ret = HAL_TIMEOUT;
 80043d6:	2303      	movs	r3, #3
 80043d8:	74fb      	strb	r3, [r7, #19]
            break;
 80043da:	e006      	b.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x202>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80043dc:	4b0d      	ldr	r3, [pc, #52]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80043de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043e2:	f003 0302 	and.w	r3, r3, #2
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d0ec      	beq.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
          }
        }
      }
      
      if(ret == HAL_OK)
 80043ea:	7cfb      	ldrb	r3, [r7, #19]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d10b      	bne.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x220>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043f0:	4b08      	ldr	r3, [pc, #32]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80043f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043f6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043fe:	4905      	ldr	r1, [pc, #20]	@ (8004414 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004400:	4313      	orrs	r3, r2
 8004402:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004406:	e00b      	b.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x238>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004408:	7cfb      	ldrb	r3, [r7, #19]
 800440a:	74bb      	strb	r3, [r7, #18]
 800440c:	e008      	b.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x238>
 800440e:	bf00      	nop
 8004410:	0800a3d4 	.word	0x0800a3d4
 8004414:	40021000 	.word	0x40021000
 8004418:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800441c:	7cfb      	ldrb	r3, [r7, #19]
 800441e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004420:	7c7b      	ldrb	r3, [r7, #17]
 8004422:	2b01      	cmp	r3, #1
 8004424:	d105      	bne.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x24a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004426:	4b98      	ldr	r3, [pc, #608]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004428:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800442a:	4a97      	ldr	r2, [pc, #604]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800442c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004430:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0301 	and.w	r3, r3, #1
 800443a:	2b00      	cmp	r3, #0
 800443c:	d01e      	beq.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d00f      	beq.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x27e>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	2b01      	cmp	r3, #1
 800444c:	d00b      	beq.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x27e>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	2b03      	cmp	r3, #3
 8004454:	d007      	beq.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x27e>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	2b02      	cmp	r3, #2
 800445c:	d003      	beq.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x27e>
 800445e:	21e0      	movs	r1, #224	@ 0xe0
 8004460:	488a      	ldr	r0, [pc, #552]	@ (800468c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004462:	f7fd f8ef 	bl	8001644 <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004466:	4b88      	ldr	r3, [pc, #544]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004468:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800446c:	f023 0203 	bic.w	r2, r3, #3
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	4984      	ldr	r1, [pc, #528]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004476:	4313      	orrs	r3, r2
 8004478:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f003 0302 	and.w	r3, r3, #2
 8004484:	2b00      	cmp	r3, #0
 8004486:	d01e      	beq.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d00f      	beq.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	2b04      	cmp	r3, #4
 8004496:	d00b      	beq.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	2b0c      	cmp	r3, #12
 800449e:	d007      	beq.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	2b08      	cmp	r3, #8
 80044a6:	d003      	beq.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 80044a8:	21ea      	movs	r1, #234	@ 0xea
 80044aa:	4878      	ldr	r0, [pc, #480]	@ (800468c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80044ac:	f7fd f8ca 	bl	8001644 <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80044b0:	4b75      	ldr	r3, [pc, #468]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80044b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044b6:	f023 020c 	bic.w	r2, r3, #12
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	689b      	ldr	r3, [r3, #8]
 80044be:	4972      	ldr	r1, [pc, #456]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80044c0:	4313      	orrs	r3, r2
 80044c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 0304 	and.w	r3, r3, #4
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d01e      	beq.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	68db      	ldr	r3, [r3, #12]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d00f      	beq.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x312>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	68db      	ldr	r3, [r3, #12]
 80044de:	2b10      	cmp	r3, #16
 80044e0:	d00b      	beq.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x312>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	68db      	ldr	r3, [r3, #12]
 80044e6:	2b30      	cmp	r3, #48	@ 0x30
 80044e8:	d007      	beq.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x312>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	68db      	ldr	r3, [r3, #12]
 80044ee:	2b20      	cmp	r3, #32
 80044f0:	d003      	beq.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x312>
 80044f2:	21f4      	movs	r1, #244	@ 0xf4
 80044f4:	4865      	ldr	r0, [pc, #404]	@ (800468c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80044f6:	f7fd f8a5 	bl	8001644 <assert_failed>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80044fa:	4b63      	ldr	r3, [pc, #396]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80044fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004500:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	68db      	ldr	r3, [r3, #12]
 8004508:	495f      	ldr	r1, [pc, #380]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800450a:	4313      	orrs	r3, r2
 800450c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 0308 	and.w	r3, r3, #8
 8004518:	2b00      	cmp	r3, #0
 800451a:	d01e      	beq.n	800455a <HAL_RCCEx_PeriphCLKConfig+0x372>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	691b      	ldr	r3, [r3, #16]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d00f      	beq.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	691b      	ldr	r3, [r3, #16]
 8004528:	2b40      	cmp	r3, #64	@ 0x40
 800452a:	d00b      	beq.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	691b      	ldr	r3, [r3, #16]
 8004530:	2bc0      	cmp	r3, #192	@ 0xc0
 8004532:	d007      	beq.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	691b      	ldr	r3, [r3, #16]
 8004538:	2b80      	cmp	r3, #128	@ 0x80
 800453a:	d003      	beq.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800453c:	21ff      	movs	r1, #255	@ 0xff
 800453e:	4853      	ldr	r0, [pc, #332]	@ (800468c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004540:	f7fd f880 	bl	8001644 <assert_failed>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004544:	4b50      	ldr	r3, [pc, #320]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004546:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800454a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	691b      	ldr	r3, [r3, #16]
 8004552:	494d      	ldr	r1, [pc, #308]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004554:	4313      	orrs	r3, r2
 8004556:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f003 0320 	and.w	r3, r3, #32
 8004562:	2b00      	cmp	r3, #0
 8004564:	d022      	beq.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x3c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	695b      	ldr	r3, [r3, #20]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d013      	beq.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	695b      	ldr	r3, [r3, #20]
 8004572:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004576:	d00e      	beq.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	695b      	ldr	r3, [r3, #20]
 800457c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004580:	d009      	beq.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	695b      	ldr	r3, [r3, #20]
 8004586:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800458a:	d004      	beq.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 800458c:	f44f 718c 	mov.w	r1, #280	@ 0x118
 8004590:	483e      	ldr	r0, [pc, #248]	@ (800468c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004592:	f7fd f857 	bl	8001644 <assert_failed>

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004596:	4b3c      	ldr	r3, [pc, #240]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004598:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800459c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	695b      	ldr	r3, [r3, #20]
 80045a4:	4938      	ldr	r1, [pc, #224]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80045a6:	4313      	orrs	r3, r2
 80045a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d01d      	beq.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x40c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	699b      	ldr	r3, [r3, #24]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d00e      	beq.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x3f6>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	699b      	ldr	r3, [r3, #24]
 80045c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045c8:	d009      	beq.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x3f6>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	699b      	ldr	r3, [r3, #24]
 80045ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045d2:	d004      	beq.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x3f6>
 80045d4:	f44f 7191 	mov.w	r1, #290	@ 0x122
 80045d8:	482c      	ldr	r0, [pc, #176]	@ (800468c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80045da:	f7fd f833 	bl	8001644 <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80045de:	4b2a      	ldr	r3, [pc, #168]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80045e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045e4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	699b      	ldr	r3, [r3, #24]
 80045ec:	4926      	ldr	r1, [pc, #152]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d01d      	beq.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	69db      	ldr	r3, [r3, #28]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d00e      	beq.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	69db      	ldr	r3, [r3, #28]
 800460c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004610:	d009      	beq.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	69db      	ldr	r3, [r3, #28]
 8004616:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800461a:	d004      	beq.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800461c:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8004620:	481a      	ldr	r0, [pc, #104]	@ (800468c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8004622:	f7fd f80f 	bl	8001644 <assert_failed>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004626:	4b18      	ldr	r3, [pc, #96]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004628:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800462c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	69db      	ldr	r3, [r3, #28]
 8004634:	4914      	ldr	r1, [pc, #80]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004636:	4313      	orrs	r3, r2
 8004638:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004644:	2b00      	cmp	r3, #0
 8004646:	d023      	beq.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6a1b      	ldr	r3, [r3, #32]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d00e      	beq.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x486>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6a1b      	ldr	r3, [r3, #32]
 8004654:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004658:	d009      	beq.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x486>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6a1b      	ldr	r3, [r3, #32]
 800465e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004662:	d004      	beq.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x486>
 8004664:	f44f 719b 	mov.w	r1, #310	@ 0x136
 8004668:	4808      	ldr	r0, [pc, #32]	@ (800468c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800466a:	f7fc ffeb 	bl	8001644 <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800466e:	4b06      	ldr	r3, [pc, #24]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8004670:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004674:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6a1b      	ldr	r3, [r3, #32]
 800467c:	4902      	ldr	r1, [pc, #8]	@ (8004688 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800467e:	4313      	orrs	r3, r2
 8004680:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004684:	e004      	b.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8004686:	bf00      	nop
 8004688:	40021000 	.word	0x40021000
 800468c:	0800a3d4 	.word	0x0800a3d4
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004698:	2b00      	cmp	r3, #0
 800469a:	d022      	beq.n	80046e2 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d013      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80046ac:	d00e      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80046b6:	d009      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046bc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80046c0:	d004      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 80046c2:	f44f 71a7 	mov.w	r1, #334	@ 0x14e
 80046c6:	4896      	ldr	r0, [pc, #600]	@ (8004920 <HAL_RCCEx_PeriphCLKConfig+0x738>)
 80046c8:	f7fc ffbc 	bl	8001644 <assert_failed>

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80046cc:	4b95      	ldr	r3, [pc, #596]	@ (8004924 <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 80046ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046d2:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046da:	4992      	ldr	r1, [pc, #584]	@ (8004924 <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 80046dc:	4313      	orrs	r3, r2
 80046de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d02d      	beq.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x562>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d013      	beq.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x536>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80046fe:	d00e      	beq.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x536>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004704:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004708:	d009      	beq.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x536>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800470e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004712:	d004      	beq.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x536>
 8004714:	f44f 71ac 	mov.w	r1, #344	@ 0x158
 8004718:	4881      	ldr	r0, [pc, #516]	@ (8004920 <HAL_RCCEx_PeriphCLKConfig+0x738>)
 800471a:	f7fc ff93 	bl	8001644 <assert_failed>

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800471e:	4b81      	ldr	r3, [pc, #516]	@ (8004924 <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 8004720:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004724:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800472c:	497d      	ldr	r1, [pc, #500]	@ (8004924 <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 800472e:	4313      	orrs	r3, r2
 8004730:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004738:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800473c:	d105      	bne.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800473e:	4b79      	ldr	r3, [pc, #484]	@ (8004924 <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	4a78      	ldr	r2, [pc, #480]	@ (8004924 <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 8004744:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004748:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004752:	2b00      	cmp	r3, #0
 8004754:	d02d      	beq.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800475a:	2b00      	cmp	r3, #0
 800475c:	d013      	beq.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004762:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004766:	d00e      	beq.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800476c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004770:	d009      	beq.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004776:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800477a:	d004      	beq.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800477c:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 8004780:	4867      	ldr	r0, [pc, #412]	@ (8004920 <HAL_RCCEx_PeriphCLKConfig+0x738>)
 8004782:	f7fc ff5f 	bl	8001644 <assert_failed>

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004786:	4b67      	ldr	r3, [pc, #412]	@ (8004924 <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 8004788:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800478c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004794:	4963      	ldr	r1, [pc, #396]	@ (8004924 <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 8004796:	4313      	orrs	r3, r2
 8004798:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80047a4:	d105      	bne.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80047a6:	4b5f      	ldr	r3, [pc, #380]	@ (8004924 <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 80047a8:	68db      	ldr	r3, [r3, #12]
 80047aa:	4a5e      	ldr	r2, [pc, #376]	@ (8004924 <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 80047ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80047b0:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d028      	beq.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d00e      	beq.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047ca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80047ce:	d009      	beq.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047d4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80047d8:	d004      	beq.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
 80047da:	f240 1179 	movw	r1, #377	@ 0x179
 80047de:	4850      	ldr	r0, [pc, #320]	@ (8004920 <HAL_RCCEx_PeriphCLKConfig+0x738>)
 80047e0:	f7fc ff30 	bl	8001644 <assert_failed>

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80047e4:	4b4f      	ldr	r3, [pc, #316]	@ (8004924 <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 80047e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047ea:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047f2:	494c      	ldr	r1, [pc, #304]	@ (8004924 <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 80047f4:	4313      	orrs	r3, r2
 80047f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004802:	d105      	bne.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x628>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004804:	4b47      	ldr	r3, [pc, #284]	@ (8004924 <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 8004806:	68db      	ldr	r3, [r3, #12]
 8004808:	4a46      	ldr	r2, [pc, #280]	@ (8004924 <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 800480a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800480e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004818:	2b00      	cmp	r3, #0
 800481a:	d023      	beq.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x67c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004820:	2b00      	cmp	r3, #0
 8004822:	d009      	beq.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004828:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800482c:	d004      	beq.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x650>
 800482e:	f240 118b 	movw	r1, #395	@ 0x18b
 8004832:	483b      	ldr	r0, [pc, #236]	@ (8004920 <HAL_RCCEx_PeriphCLKConfig+0x738>)
 8004834:	f7fc ff06 	bl	8001644 <assert_failed>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004838:	4b3a      	ldr	r3, [pc, #232]	@ (8004924 <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 800483a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800483e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004846:	4937      	ldr	r1, [pc, #220]	@ (8004924 <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 8004848:	4313      	orrs	r3, r2
 800484a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004852:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004856:	d105      	bne.n	8004864 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004858:	4b32      	ldr	r3, [pc, #200]	@ (8004924 <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 800485a:	68db      	ldr	r3, [r3, #12]
 800485c:	4a31      	ldr	r2, [pc, #196]	@ (8004924 <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 800485e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004862:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800486c:	2b00      	cmp	r3, #0
 800486e:	d023      	beq.n	80048b8 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004874:	2b00      	cmp	r3, #0
 8004876:	d009      	beq.n	800488c <HAL_RCCEx_PeriphCLKConfig+0x6a4>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800487c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004880:	d004      	beq.n	800488c <HAL_RCCEx_PeriphCLKConfig+0x6a4>
 8004882:	f44f 71cd 	mov.w	r1, #410	@ 0x19a
 8004886:	4826      	ldr	r0, [pc, #152]	@ (8004920 <HAL_RCCEx_PeriphCLKConfig+0x738>)
 8004888:	f7fc fedc 	bl	8001644 <assert_failed>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800488c:	4b25      	ldr	r3, [pc, #148]	@ (8004924 <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 800488e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004892:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800489a:	4922      	ldr	r1, [pc, #136]	@ (8004924 <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 800489c:	4313      	orrs	r3, r2
 800489e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80048aa:	d105      	bne.n	80048b8 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048ac:	4b1d      	ldr	r3, [pc, #116]	@ (8004924 <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 80048ae:	68db      	ldr	r3, [r3, #12]
 80048b0:	4a1c      	ldr	r2, [pc, #112]	@ (8004924 <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 80048b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80048b6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d028      	beq.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0x72e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d00e      	beq.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x702>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80048d4:	d009      	beq.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x702>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80048de:	d004      	beq.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x702>
 80048e0:	f44f 71d4 	mov.w	r1, #424	@ 0x1a8
 80048e4:	480e      	ldr	r0, [pc, #56]	@ (8004920 <HAL_RCCEx_PeriphCLKConfig+0x738>)
 80048e6:	f7fc fead 	bl	8001644 <assert_failed>

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80048ea:	4b0e      	ldr	r3, [pc, #56]	@ (8004924 <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 80048ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048f0:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048f8:	490a      	ldr	r1, [pc, #40]	@ (8004924 <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 80048fa:	4313      	orrs	r3, r2
 80048fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004904:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004908:	d105      	bne.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0x72e>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800490a:	4b06      	ldr	r3, [pc, #24]	@ (8004924 <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 800490c:	68db      	ldr	r3, [r3, #12]
 800490e:	4a05      	ldr	r2, [pc, #20]	@ (8004924 <HAL_RCCEx_PeriphCLKConfig+0x73c>)
 8004910:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004914:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004916:	7cbb      	ldrb	r3, [r7, #18]
}
 8004918:	4618      	mov	r0, r3
 800491a:	3718      	adds	r7, #24
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}
 8004920:	0800a3d4 	.word	0x0800a3d4
 8004924:	40021000 	.word	0x40021000

08004928 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b082      	sub	sp, #8
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d101      	bne.n	800493a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e0dc      	b.n	8004af4 <HAL_TIM_Base_Init+0x1cc>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a6f      	ldr	r2, [pc, #444]	@ (8004afc <HAL_TIM_Base_Init+0x1d4>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d031      	beq.n	80049a8 <HAL_TIM_Base_Init+0x80>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800494c:	d02c      	beq.n	80049a8 <HAL_TIM_Base_Init+0x80>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a6b      	ldr	r2, [pc, #428]	@ (8004b00 <HAL_TIM_Base_Init+0x1d8>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d027      	beq.n	80049a8 <HAL_TIM_Base_Init+0x80>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a69      	ldr	r2, [pc, #420]	@ (8004b04 <HAL_TIM_Base_Init+0x1dc>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d022      	beq.n	80049a8 <HAL_TIM_Base_Init+0x80>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a68      	ldr	r2, [pc, #416]	@ (8004b08 <HAL_TIM_Base_Init+0x1e0>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d01d      	beq.n	80049a8 <HAL_TIM_Base_Init+0x80>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a66      	ldr	r2, [pc, #408]	@ (8004b0c <HAL_TIM_Base_Init+0x1e4>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d018      	beq.n	80049a8 <HAL_TIM_Base_Init+0x80>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a65      	ldr	r2, [pc, #404]	@ (8004b10 <HAL_TIM_Base_Init+0x1e8>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d013      	beq.n	80049a8 <HAL_TIM_Base_Init+0x80>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a63      	ldr	r2, [pc, #396]	@ (8004b14 <HAL_TIM_Base_Init+0x1ec>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d00e      	beq.n	80049a8 <HAL_TIM_Base_Init+0x80>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a62      	ldr	r2, [pc, #392]	@ (8004b18 <HAL_TIM_Base_Init+0x1f0>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d009      	beq.n	80049a8 <HAL_TIM_Base_Init+0x80>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a60      	ldr	r2, [pc, #384]	@ (8004b1c <HAL_TIM_Base_Init+0x1f4>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d004      	beq.n	80049a8 <HAL_TIM_Base_Init+0x80>
 800499e:	f44f 7191 	mov.w	r1, #290	@ 0x122
 80049a2:	485f      	ldr	r0, [pc, #380]	@ (8004b20 <HAL_TIM_Base_Init+0x1f8>)
 80049a4:	f7fc fe4e 	bl	8001644 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d014      	beq.n	80049da <HAL_TIM_Base_Init+0xb2>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	689b      	ldr	r3, [r3, #8]
 80049b4:	2b10      	cmp	r3, #16
 80049b6:	d010      	beq.n	80049da <HAL_TIM_Base_Init+0xb2>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	2b20      	cmp	r3, #32
 80049be:	d00c      	beq.n	80049da <HAL_TIM_Base_Init+0xb2>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	2b40      	cmp	r3, #64	@ 0x40
 80049c6:	d008      	beq.n	80049da <HAL_TIM_Base_Init+0xb2>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	2b60      	cmp	r3, #96	@ 0x60
 80049ce:	d004      	beq.n	80049da <HAL_TIM_Base_Init+0xb2>
 80049d0:	f240 1123 	movw	r1, #291	@ 0x123
 80049d4:	4852      	ldr	r0, [pc, #328]	@ (8004b20 <HAL_TIM_Base_Init+0x1f8>)
 80049d6:	f7fc fe35 	bl	8001644 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	691b      	ldr	r3, [r3, #16]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d00e      	beq.n	8004a00 <HAL_TIM_Base_Init+0xd8>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	691b      	ldr	r3, [r3, #16]
 80049e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049ea:	d009      	beq.n	8004a00 <HAL_TIM_Base_Init+0xd8>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	691b      	ldr	r3, [r3, #16]
 80049f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049f4:	d004      	beq.n	8004a00 <HAL_TIM_Base_Init+0xd8>
 80049f6:	f44f 7192 	mov.w	r1, #292	@ 0x124
 80049fa:	4849      	ldr	r0, [pc, #292]	@ (8004b20 <HAL_TIM_Base_Init+0x1f8>)
 80049fc:	f7fc fe22 	bl	8001644 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a08:	d00f      	beq.n	8004a2a <HAL_TIM_Base_Init+0x102>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	68db      	ldr	r3, [r3, #12]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d006      	beq.n	8004a20 <HAL_TIM_Base_Init+0xf8>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	68db      	ldr	r3, [r3, #12]
 8004a16:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a1a:	d201      	bcs.n	8004a20 <HAL_TIM_Base_Init+0xf8>
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e000      	b.n	8004a22 <HAL_TIM_Base_Init+0xfa>
 8004a20:	2300      	movs	r3, #0
 8004a22:	f003 0301 	and.w	r3, r3, #1
 8004a26:	b2db      	uxtb	r3, r3
 8004a28:	e006      	b.n	8004a38 <HAL_TIM_Base_Init+0x110>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	68db      	ldr	r3, [r3, #12]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	bf14      	ite	ne
 8004a32:	2301      	movne	r3, #1
 8004a34:	2300      	moveq	r3, #0
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d104      	bne.n	8004a46 <HAL_TIM_Base_Init+0x11e>
 8004a3c:	f240 1125 	movw	r1, #293	@ 0x125
 8004a40:	4837      	ldr	r0, [pc, #220]	@ (8004b20 <HAL_TIM_Base_Init+0x1f8>)
 8004a42:	f7fc fdff 	bl	8001644 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	699b      	ldr	r3, [r3, #24]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d008      	beq.n	8004a60 <HAL_TIM_Base_Init+0x138>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	699b      	ldr	r3, [r3, #24]
 8004a52:	2b80      	cmp	r3, #128	@ 0x80
 8004a54:	d004      	beq.n	8004a60 <HAL_TIM_Base_Init+0x138>
 8004a56:	f44f 7193 	mov.w	r1, #294	@ 0x126
 8004a5a:	4831      	ldr	r0, [pc, #196]	@ (8004b20 <HAL_TIM_Base_Init+0x1f8>)
 8004a5c:	f7fc fdf2 	bl	8001644 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a66:	b2db      	uxtb	r3, r3
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d106      	bne.n	8004a7a <HAL_TIM_Base_Init+0x152>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a74:	6878      	ldr	r0, [r7, #4]
 8004a76:	f000 f855 	bl	8004b24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2202      	movs	r2, #2
 8004a7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681a      	ldr	r2, [r3, #0]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	3304      	adds	r3, #4
 8004a8a:	4619      	mov	r1, r3
 8004a8c:	4610      	mov	r0, r2
 8004a8e:	f000 fa73 	bl	8004f78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2201      	movs	r2, #1
 8004a96:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2201      	movs	r2, #1
 8004a9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2201      	movs	r2, #1
 8004aa6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2201      	movs	r2, #1
 8004aae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2201      	movs	r2, #1
 8004abe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2201      	movs	r2, #1
 8004ace:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2201      	movs	r2, #1
 8004ade:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2201      	movs	r2, #1
 8004aee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004af2:	2300      	movs	r3, #0
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	3708      	adds	r7, #8
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}
 8004afc:	40012c00 	.word	0x40012c00
 8004b00:	40000400 	.word	0x40000400
 8004b04:	40000800 	.word	0x40000800
 8004b08:	40001000 	.word	0x40001000
 8004b0c:	40001400 	.word	0x40001400
 8004b10:	40013400 	.word	0x40013400
 8004b14:	40014000 	.word	0x40014000
 8004b18:	40014400 	.word	0x40014400
 8004b1c:	40014800 	.word	0x40014800
 8004b20:	0800a410 	.word	0x0800a410

08004b24 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b083      	sub	sp, #12
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004b2c:	bf00      	nop
 8004b2e:	370c      	adds	r7, #12
 8004b30:	46bd      	mov	sp, r7
 8004b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b36:	4770      	bx	lr

08004b38 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b084      	sub	sp, #16
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a45      	ldr	r2, [pc, #276]	@ (8004c5c <HAL_TIM_Base_Start_IT+0x124>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d031      	beq.n	8004bae <HAL_TIM_Base_Start_IT+0x76>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b52:	d02c      	beq.n	8004bae <HAL_TIM_Base_Start_IT+0x76>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a41      	ldr	r2, [pc, #260]	@ (8004c60 <HAL_TIM_Base_Start_IT+0x128>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d027      	beq.n	8004bae <HAL_TIM_Base_Start_IT+0x76>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a40      	ldr	r2, [pc, #256]	@ (8004c64 <HAL_TIM_Base_Start_IT+0x12c>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d022      	beq.n	8004bae <HAL_TIM_Base_Start_IT+0x76>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a3e      	ldr	r2, [pc, #248]	@ (8004c68 <HAL_TIM_Base_Start_IT+0x130>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d01d      	beq.n	8004bae <HAL_TIM_Base_Start_IT+0x76>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a3d      	ldr	r2, [pc, #244]	@ (8004c6c <HAL_TIM_Base_Start_IT+0x134>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d018      	beq.n	8004bae <HAL_TIM_Base_Start_IT+0x76>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a3b      	ldr	r2, [pc, #236]	@ (8004c70 <HAL_TIM_Base_Start_IT+0x138>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d013      	beq.n	8004bae <HAL_TIM_Base_Start_IT+0x76>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4a3a      	ldr	r2, [pc, #232]	@ (8004c74 <HAL_TIM_Base_Start_IT+0x13c>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d00e      	beq.n	8004bae <HAL_TIM_Base_Start_IT+0x76>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a38      	ldr	r2, [pc, #224]	@ (8004c78 <HAL_TIM_Base_Start_IT+0x140>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d009      	beq.n	8004bae <HAL_TIM_Base_Start_IT+0x76>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a37      	ldr	r2, [pc, #220]	@ (8004c7c <HAL_TIM_Base_Start_IT+0x144>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d004      	beq.n	8004bae <HAL_TIM_Base_Start_IT+0x76>
 8004ba4:	f240 11df 	movw	r1, #479	@ 0x1df
 8004ba8:	4835      	ldr	r0, [pc, #212]	@ (8004c80 <HAL_TIM_Base_Start_IT+0x148>)
 8004baa:	f7fc fd4b 	bl	8001644 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bb4:	b2db      	uxtb	r3, r3
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d001      	beq.n	8004bbe <HAL_TIM_Base_Start_IT+0x86>
  {
    return HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	e04a      	b.n	8004c54 <HAL_TIM_Base_Start_IT+0x11c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2202      	movs	r2, #2
 8004bc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	68da      	ldr	r2, [r3, #12]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f042 0201 	orr.w	r2, r2, #1
 8004bd4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a20      	ldr	r2, [pc, #128]	@ (8004c5c <HAL_TIM_Base_Start_IT+0x124>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d018      	beq.n	8004c12 <HAL_TIM_Base_Start_IT+0xda>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004be8:	d013      	beq.n	8004c12 <HAL_TIM_Base_Start_IT+0xda>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a1c      	ldr	r2, [pc, #112]	@ (8004c60 <HAL_TIM_Base_Start_IT+0x128>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d00e      	beq.n	8004c12 <HAL_TIM_Base_Start_IT+0xda>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a1a      	ldr	r2, [pc, #104]	@ (8004c64 <HAL_TIM_Base_Start_IT+0x12c>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d009      	beq.n	8004c12 <HAL_TIM_Base_Start_IT+0xda>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a1b      	ldr	r2, [pc, #108]	@ (8004c70 <HAL_TIM_Base_Start_IT+0x138>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d004      	beq.n	8004c12 <HAL_TIM_Base_Start_IT+0xda>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a19      	ldr	r2, [pc, #100]	@ (8004c74 <HAL_TIM_Base_Start_IT+0x13c>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d115      	bne.n	8004c3e <HAL_TIM_Base_Start_IT+0x106>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	689a      	ldr	r2, [r3, #8]
 8004c18:	4b1a      	ldr	r3, [pc, #104]	@ (8004c84 <HAL_TIM_Base_Start_IT+0x14c>)
 8004c1a:	4013      	ands	r3, r2
 8004c1c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2b06      	cmp	r3, #6
 8004c22:	d015      	beq.n	8004c50 <HAL_TIM_Base_Start_IT+0x118>
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c2a:	d011      	beq.n	8004c50 <HAL_TIM_Base_Start_IT+0x118>
    {
      __HAL_TIM_ENABLE(htim);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f042 0201 	orr.w	r2, r2, #1
 8004c3a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c3c:	e008      	b.n	8004c50 <HAL_TIM_Base_Start_IT+0x118>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f042 0201 	orr.w	r2, r2, #1
 8004c4c:	601a      	str	r2, [r3, #0]
 8004c4e:	e000      	b.n	8004c52 <HAL_TIM_Base_Start_IT+0x11a>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c50:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004c52:	2300      	movs	r3, #0
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3710      	adds	r7, #16
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}
 8004c5c:	40012c00 	.word	0x40012c00
 8004c60:	40000400 	.word	0x40000400
 8004c64:	40000800 	.word	0x40000800
 8004c68:	40001000 	.word	0x40001000
 8004c6c:	40001400 	.word	0x40001400
 8004c70:	40013400 	.word	0x40013400
 8004c74:	40014000 	.word	0x40014000
 8004c78:	40014400 	.word	0x40014400
 8004c7c:	40014800 	.word	0x40014800
 8004c80:	0800a410 	.word	0x0800a410
 8004c84:	00010007 	.word	0x00010007

08004c88 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b084      	sub	sp, #16
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	691b      	ldr	r3, [r3, #16]
 8004c9e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004ca0:	68bb      	ldr	r3, [r7, #8]
 8004ca2:	f003 0302 	and.w	r3, r3, #2
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d020      	beq.n	8004cec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	f003 0302 	and.w	r3, r3, #2
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d01b      	beq.n	8004cec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f06f 0202 	mvn.w	r2, #2
 8004cbc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2201      	movs	r2, #1
 8004cc2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	699b      	ldr	r3, [r3, #24]
 8004cca:	f003 0303 	and.w	r3, r3, #3
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d003      	beq.n	8004cda <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f000 f931 	bl	8004f3a <HAL_TIM_IC_CaptureCallback>
 8004cd8:	e005      	b.n	8004ce6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f000 f923 	bl	8004f26 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ce0:	6878      	ldr	r0, [r7, #4]
 8004ce2:	f000 f934 	bl	8004f4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	f003 0304 	and.w	r3, r3, #4
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d020      	beq.n	8004d38 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	f003 0304 	and.w	r3, r3, #4
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d01b      	beq.n	8004d38 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f06f 0204 	mvn.w	r2, #4
 8004d08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2202      	movs	r2, #2
 8004d0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	699b      	ldr	r3, [r3, #24]
 8004d16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d003      	beq.n	8004d26 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	f000 f90b 	bl	8004f3a <HAL_TIM_IC_CaptureCallback>
 8004d24:	e005      	b.n	8004d32 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	f000 f8fd 	bl	8004f26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f000 f90e 	bl	8004f4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2200      	movs	r2, #0
 8004d36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004d38:	68bb      	ldr	r3, [r7, #8]
 8004d3a:	f003 0308 	and.w	r3, r3, #8
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d020      	beq.n	8004d84 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	f003 0308 	and.w	r3, r3, #8
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d01b      	beq.n	8004d84 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f06f 0208 	mvn.w	r2, #8
 8004d54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2204      	movs	r2, #4
 8004d5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	69db      	ldr	r3, [r3, #28]
 8004d62:	f003 0303 	and.w	r3, r3, #3
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d003      	beq.n	8004d72 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	f000 f8e5 	bl	8004f3a <HAL_TIM_IC_CaptureCallback>
 8004d70:	e005      	b.n	8004d7e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f000 f8d7 	bl	8004f26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d78:	6878      	ldr	r0, [r7, #4]
 8004d7a:	f000 f8e8 	bl	8004f4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2200      	movs	r2, #0
 8004d82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	f003 0310 	and.w	r3, r3, #16
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d020      	beq.n	8004dd0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	f003 0310 	and.w	r3, r3, #16
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d01b      	beq.n	8004dd0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f06f 0210 	mvn.w	r2, #16
 8004da0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2208      	movs	r2, #8
 8004da6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	69db      	ldr	r3, [r3, #28]
 8004dae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d003      	beq.n	8004dbe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004db6:	6878      	ldr	r0, [r7, #4]
 8004db8:	f000 f8bf 	bl	8004f3a <HAL_TIM_IC_CaptureCallback>
 8004dbc:	e005      	b.n	8004dca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dbe:	6878      	ldr	r0, [r7, #4]
 8004dc0:	f000 f8b1 	bl	8004f26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dc4:	6878      	ldr	r0, [r7, #4]
 8004dc6:	f000 f8c2 	bl	8004f4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	f003 0301 	and.w	r3, r3, #1
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d00c      	beq.n	8004df4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	f003 0301 	and.w	r3, r3, #1
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d007      	beq.n	8004df4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f06f 0201 	mvn.w	r2, #1
 8004dec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f7fc fc10 	bl	8001614 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d104      	bne.n	8004e08 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d00c      	beq.n	8004e22 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d007      	beq.n	8004e22 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004e1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004e1c:	6878      	ldr	r0, [r7, #4]
 8004e1e:	f000 f951 	bl	80050c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d00c      	beq.n	8004e46 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d007      	beq.n	8004e46 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004e3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004e40:	6878      	ldr	r0, [r7, #4]
 8004e42:	f000 f949 	bl	80050d8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d00c      	beq.n	8004e6a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d007      	beq.n	8004e6a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004e62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	f000 f87c 	bl	8004f62 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	f003 0320 	and.w	r3, r3, #32
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d00c      	beq.n	8004e8e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	f003 0320 	and.w	r3, r3, #32
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d007      	beq.n	8004e8e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f06f 0220 	mvn.w	r2, #32
 8004e86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e88:	6878      	ldr	r0, [r7, #4]
 8004e8a:	f000 f911 	bl	80050b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d00c      	beq.n	8004eb2 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d007      	beq.n	8004eb2 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8004eaa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004eac:	6878      	ldr	r0, [r7, #4]
 8004eae:	f000 f91d 	bl	80050ec <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d00c      	beq.n	8004ed6 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d007      	beq.n	8004ed6 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8004ece:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004ed0:	6878      	ldr	r0, [r7, #4]
 8004ed2:	f000 f915 	bl	8005100 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d00c      	beq.n	8004efa <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d007      	beq.n	8004efa <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8004ef2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004ef4:	6878      	ldr	r0, [r7, #4]
 8004ef6:	f000 f90d 	bl	8005114 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d00c      	beq.n	8004f1e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d007      	beq.n	8004f1e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8004f16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004f18:	6878      	ldr	r0, [r7, #4]
 8004f1a:	f000 f905 	bl	8005128 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f1e:	bf00      	nop
 8004f20:	3710      	adds	r7, #16
 8004f22:	46bd      	mov	sp, r7
 8004f24:	bd80      	pop	{r7, pc}

08004f26 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f26:	b480      	push	{r7}
 8004f28:	b083      	sub	sp, #12
 8004f2a:	af00      	add	r7, sp, #0
 8004f2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f2e:	bf00      	nop
 8004f30:	370c      	adds	r7, #12
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr

08004f3a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004f3a:	b480      	push	{r7}
 8004f3c:	b083      	sub	sp, #12
 8004f3e:	af00      	add	r7, sp, #0
 8004f40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004f42:	bf00      	nop
 8004f44:	370c      	adds	r7, #12
 8004f46:	46bd      	mov	sp, r7
 8004f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4c:	4770      	bx	lr

08004f4e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f4e:	b480      	push	{r7}
 8004f50:	b083      	sub	sp, #12
 8004f52:	af00      	add	r7, sp, #0
 8004f54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f56:	bf00      	nop
 8004f58:	370c      	adds	r7, #12
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f60:	4770      	bx	lr

08004f62 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f62:	b480      	push	{r7}
 8004f64:	b083      	sub	sp, #12
 8004f66:	af00      	add	r7, sp, #0
 8004f68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f6a:	bf00      	nop
 8004f6c:	370c      	adds	r7, #12
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f74:	4770      	bx	lr
	...

08004f78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b085      	sub	sp, #20
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
 8004f80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	4a42      	ldr	r2, [pc, #264]	@ (8005094 <TIM_Base_SetConfig+0x11c>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d00f      	beq.n	8004fb0 <TIM_Base_SetConfig+0x38>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f96:	d00b      	beq.n	8004fb0 <TIM_Base_SetConfig+0x38>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	4a3f      	ldr	r2, [pc, #252]	@ (8005098 <TIM_Base_SetConfig+0x120>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d007      	beq.n	8004fb0 <TIM_Base_SetConfig+0x38>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	4a3e      	ldr	r2, [pc, #248]	@ (800509c <TIM_Base_SetConfig+0x124>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d003      	beq.n	8004fb0 <TIM_Base_SetConfig+0x38>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	4a3d      	ldr	r2, [pc, #244]	@ (80050a0 <TIM_Base_SetConfig+0x128>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d108      	bne.n	8004fc2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fb6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	68fa      	ldr	r2, [r7, #12]
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	4a33      	ldr	r2, [pc, #204]	@ (8005094 <TIM_Base_SetConfig+0x11c>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d01b      	beq.n	8005002 <TIM_Base_SetConfig+0x8a>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fd0:	d017      	beq.n	8005002 <TIM_Base_SetConfig+0x8a>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4a30      	ldr	r2, [pc, #192]	@ (8005098 <TIM_Base_SetConfig+0x120>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d013      	beq.n	8005002 <TIM_Base_SetConfig+0x8a>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	4a2f      	ldr	r2, [pc, #188]	@ (800509c <TIM_Base_SetConfig+0x124>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d00f      	beq.n	8005002 <TIM_Base_SetConfig+0x8a>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	4a2e      	ldr	r2, [pc, #184]	@ (80050a0 <TIM_Base_SetConfig+0x128>)
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d00b      	beq.n	8005002 <TIM_Base_SetConfig+0x8a>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4a2d      	ldr	r2, [pc, #180]	@ (80050a4 <TIM_Base_SetConfig+0x12c>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d007      	beq.n	8005002 <TIM_Base_SetConfig+0x8a>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	4a2c      	ldr	r2, [pc, #176]	@ (80050a8 <TIM_Base_SetConfig+0x130>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d003      	beq.n	8005002 <TIM_Base_SetConfig+0x8a>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4a2b      	ldr	r2, [pc, #172]	@ (80050ac <TIM_Base_SetConfig+0x134>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d108      	bne.n	8005014 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005008:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	68db      	ldr	r3, [r3, #12]
 800500e:	68fa      	ldr	r2, [r7, #12]
 8005010:	4313      	orrs	r3, r2
 8005012:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	695b      	ldr	r3, [r3, #20]
 800501e:	4313      	orrs	r3, r2
 8005020:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	68fa      	ldr	r2, [r7, #12]
 8005026:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	689a      	ldr	r2, [r3, #8]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	681a      	ldr	r2, [r3, #0]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	4a16      	ldr	r2, [pc, #88]	@ (8005094 <TIM_Base_SetConfig+0x11c>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d00f      	beq.n	8005060 <TIM_Base_SetConfig+0xe8>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	4a17      	ldr	r2, [pc, #92]	@ (80050a0 <TIM_Base_SetConfig+0x128>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d00b      	beq.n	8005060 <TIM_Base_SetConfig+0xe8>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	4a16      	ldr	r2, [pc, #88]	@ (80050a4 <TIM_Base_SetConfig+0x12c>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d007      	beq.n	8005060 <TIM_Base_SetConfig+0xe8>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	4a15      	ldr	r2, [pc, #84]	@ (80050a8 <TIM_Base_SetConfig+0x130>)
 8005054:	4293      	cmp	r3, r2
 8005056:	d003      	beq.n	8005060 <TIM_Base_SetConfig+0xe8>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	4a14      	ldr	r2, [pc, #80]	@ (80050ac <TIM_Base_SetConfig+0x134>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d103      	bne.n	8005068 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	691a      	ldr	r2, [r3, #16]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2201      	movs	r2, #1
 800506c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	691b      	ldr	r3, [r3, #16]
 8005072:	f003 0301 	and.w	r3, r3, #1
 8005076:	2b01      	cmp	r3, #1
 8005078:	d105      	bne.n	8005086 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	691b      	ldr	r3, [r3, #16]
 800507e:	f023 0201 	bic.w	r2, r3, #1
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	611a      	str	r2, [r3, #16]
  }
}
 8005086:	bf00      	nop
 8005088:	3714      	adds	r7, #20
 800508a:	46bd      	mov	sp, r7
 800508c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005090:	4770      	bx	lr
 8005092:	bf00      	nop
 8005094:	40012c00 	.word	0x40012c00
 8005098:	40000400 	.word	0x40000400
 800509c:	40000800 	.word	0x40000800
 80050a0:	40013400 	.word	0x40013400
 80050a4:	40014000 	.word	0x40014000
 80050a8:	40014400 	.word	0x40014400
 80050ac:	40014800 	.word	0x40014800

080050b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80050b0:	b480      	push	{r7}
 80050b2:	b083      	sub	sp, #12
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80050b8:	bf00      	nop
 80050ba:	370c      	adds	r7, #12
 80050bc:	46bd      	mov	sp, r7
 80050be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c2:	4770      	bx	lr

080050c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b083      	sub	sp, #12
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80050cc:	bf00      	nop
 80050ce:	370c      	adds	r7, #12
 80050d0:	46bd      	mov	sp, r7
 80050d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d6:	4770      	bx	lr

080050d8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80050d8:	b480      	push	{r7}
 80050da:	b083      	sub	sp, #12
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80050e0:	bf00      	nop
 80050e2:	370c      	adds	r7, #12
 80050e4:	46bd      	mov	sp, r7
 80050e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ea:	4770      	bx	lr

080050ec <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b083      	sub	sp, #12
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80050f4:	bf00      	nop
 80050f6:	370c      	adds	r7, #12
 80050f8:	46bd      	mov	sp, r7
 80050fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fe:	4770      	bx	lr

08005100 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8005100:	b480      	push	{r7}
 8005102:	b083      	sub	sp, #12
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8005108:	bf00      	nop
 800510a:	370c      	adds	r7, #12
 800510c:	46bd      	mov	sp, r7
 800510e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005112:	4770      	bx	lr

08005114 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8005114:	b480      	push	{r7}
 8005116:	b083      	sub	sp, #12
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800511c:	bf00      	nop
 800511e:	370c      	adds	r7, #12
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr

08005128 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8005128:	b480      	push	{r7}
 800512a:	b083      	sub	sp, #12
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8005130:	bf00      	nop
 8005132:	370c      	adds	r7, #12
 8005134:	46bd      	mov	sp, r7
 8005136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513a:	4770      	bx	lr

0800513c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b082      	sub	sp, #8
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d101      	bne.n	800514e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	e083      	b.n	8005256 <HAL_UART_Init+0x11a>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	699b      	ldr	r3, [r3, #24]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d01e      	beq.n	8005194 <HAL_UART_Init+0x58>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a41      	ldr	r2, [pc, #260]	@ (8005260 <HAL_UART_Init+0x124>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d037      	beq.n	80051d0 <HAL_UART_Init+0x94>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a3f      	ldr	r2, [pc, #252]	@ (8005264 <HAL_UART_Init+0x128>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d032      	beq.n	80051d0 <HAL_UART_Init+0x94>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4a3e      	ldr	r2, [pc, #248]	@ (8005268 <HAL_UART_Init+0x12c>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d02d      	beq.n	80051d0 <HAL_UART_Init+0x94>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a3c      	ldr	r2, [pc, #240]	@ (800526c <HAL_UART_Init+0x130>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d028      	beq.n	80051d0 <HAL_UART_Init+0x94>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4a3b      	ldr	r2, [pc, #236]	@ (8005270 <HAL_UART_Init+0x134>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d023      	beq.n	80051d0 <HAL_UART_Init+0x94>
 8005188:	f44f 719f 	mov.w	r1, #318	@ 0x13e
 800518c:	4839      	ldr	r0, [pc, #228]	@ (8005274 <HAL_UART_Init+0x138>)
 800518e:	f7fc fa59 	bl	8001644 <assert_failed>
 8005192:	e01d      	b.n	80051d0 <HAL_UART_Init+0x94>
  }
  else
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a31      	ldr	r2, [pc, #196]	@ (8005260 <HAL_UART_Init+0x124>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d018      	beq.n	80051d0 <HAL_UART_Init+0x94>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a30      	ldr	r2, [pc, #192]	@ (8005264 <HAL_UART_Init+0x128>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d013      	beq.n	80051d0 <HAL_UART_Init+0x94>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a2e      	ldr	r2, [pc, #184]	@ (8005268 <HAL_UART_Init+0x12c>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d00e      	beq.n	80051d0 <HAL_UART_Init+0x94>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a2d      	ldr	r2, [pc, #180]	@ (800526c <HAL_UART_Init+0x130>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d009      	beq.n	80051d0 <HAL_UART_Init+0x94>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a2b      	ldr	r2, [pc, #172]	@ (8005270 <HAL_UART_Init+0x134>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d004      	beq.n	80051d0 <HAL_UART_Init+0x94>
 80051c6:	f240 1143 	movw	r1, #323	@ 0x143
 80051ca:	482a      	ldr	r0, [pc, #168]	@ (8005274 <HAL_UART_Init+0x138>)
 80051cc:	f7fc fa3a 	bl	8001644 <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d106      	bne.n	80051e8 <HAL_UART_Init+0xac>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051e2:	6878      	ldr	r0, [r7, #4]
 80051e4:	f7fc fc1a 	bl	8001a1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2224      	movs	r2, #36	@ 0x24
 80051ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	681a      	ldr	r2, [r3, #0]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f022 0201 	bic.w	r2, r2, #1
 80051fe:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005204:	2b00      	cmp	r3, #0
 8005206:	d002      	beq.n	800520e <HAL_UART_Init+0xd2>
  {
    UART_AdvFeatureConfig(huart);
 8005208:	6878      	ldr	r0, [r7, #4]
 800520a:	f001 f801 	bl	8006210 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800520e:	6878      	ldr	r0, [r7, #4]
 8005210:	f000 fc50 	bl	8005ab4 <UART_SetConfig>
 8005214:	4603      	mov	r3, r0
 8005216:	2b01      	cmp	r3, #1
 8005218:	d101      	bne.n	800521e <HAL_UART_Init+0xe2>
  {
    return HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	e01b      	b.n	8005256 <HAL_UART_Init+0x11a>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	685a      	ldr	r2, [r3, #4]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800522c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	689a      	ldr	r2, [r3, #8]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800523c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	681a      	ldr	r2, [r3, #0]
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f042 0201 	orr.w	r2, r2, #1
 800524c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	f001 f936 	bl	80064c0 <UART_CheckIdleState>
 8005254:	4603      	mov	r3, r0
}
 8005256:	4618      	mov	r0, r3
 8005258:	3708      	adds	r7, #8
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}
 800525e:	bf00      	nop
 8005260:	40013800 	.word	0x40013800
 8005264:	40004400 	.word	0x40004400
 8005268:	40004800 	.word	0x40004800
 800526c:	40004c00 	.word	0x40004c00
 8005270:	40008000 	.word	0x40008000
 8005274:	0800a448 	.word	0x0800a448

08005278 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b08a      	sub	sp, #40	@ 0x28
 800527c:	af02      	add	r7, sp, #8
 800527e:	60f8      	str	r0, [r7, #12]
 8005280:	60b9      	str	r1, [r7, #8]
 8005282:	603b      	str	r3, [r7, #0]
 8005284:	4613      	mov	r3, r2
 8005286:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800528e:	2b20      	cmp	r3, #32
 8005290:	d17b      	bne.n	800538a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d002      	beq.n	800529e <HAL_UART_Transmit+0x26>
 8005298:	88fb      	ldrh	r3, [r7, #6]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d101      	bne.n	80052a2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800529e:	2301      	movs	r3, #1
 80052a0:	e074      	b.n	800538c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2200      	movs	r2, #0
 80052a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2221      	movs	r2, #33	@ 0x21
 80052ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052b2:	f7fc fc67 	bl	8001b84 <HAL_GetTick>
 80052b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	88fa      	ldrh	r2, [r7, #6]
 80052bc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	88fa      	ldrh	r2, [r7, #6]
 80052c4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	689b      	ldr	r3, [r3, #8]
 80052cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052d0:	d108      	bne.n	80052e4 <HAL_UART_Transmit+0x6c>
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	691b      	ldr	r3, [r3, #16]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d104      	bne.n	80052e4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80052da:	2300      	movs	r3, #0
 80052dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80052de:	68bb      	ldr	r3, [r7, #8]
 80052e0:	61bb      	str	r3, [r7, #24]
 80052e2:	e003      	b.n	80052ec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80052e8:	2300      	movs	r3, #0
 80052ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80052ec:	e030      	b.n	8005350 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	9300      	str	r3, [sp, #0]
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	2200      	movs	r2, #0
 80052f6:	2180      	movs	r1, #128	@ 0x80
 80052f8:	68f8      	ldr	r0, [r7, #12]
 80052fa:	f001 f98b 	bl	8006614 <UART_WaitOnFlagUntilTimeout>
 80052fe:	4603      	mov	r3, r0
 8005300:	2b00      	cmp	r3, #0
 8005302:	d005      	beq.n	8005310 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2220      	movs	r2, #32
 8005308:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800530c:	2303      	movs	r3, #3
 800530e:	e03d      	b.n	800538c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005310:	69fb      	ldr	r3, [r7, #28]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d10b      	bne.n	800532e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005316:	69bb      	ldr	r3, [r7, #24]
 8005318:	881b      	ldrh	r3, [r3, #0]
 800531a:	461a      	mov	r2, r3
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005324:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005326:	69bb      	ldr	r3, [r7, #24]
 8005328:	3302      	adds	r3, #2
 800532a:	61bb      	str	r3, [r7, #24]
 800532c:	e007      	b.n	800533e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800532e:	69fb      	ldr	r3, [r7, #28]
 8005330:	781a      	ldrb	r2, [r3, #0]
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005338:	69fb      	ldr	r3, [r7, #28]
 800533a:	3301      	adds	r3, #1
 800533c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005344:	b29b      	uxth	r3, r3
 8005346:	3b01      	subs	r3, #1
 8005348:	b29a      	uxth	r2, r3
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005356:	b29b      	uxth	r3, r3
 8005358:	2b00      	cmp	r3, #0
 800535a:	d1c8      	bne.n	80052ee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	9300      	str	r3, [sp, #0]
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	2200      	movs	r2, #0
 8005364:	2140      	movs	r1, #64	@ 0x40
 8005366:	68f8      	ldr	r0, [r7, #12]
 8005368:	f001 f954 	bl	8006614 <UART_WaitOnFlagUntilTimeout>
 800536c:	4603      	mov	r3, r0
 800536e:	2b00      	cmp	r3, #0
 8005370:	d005      	beq.n	800537e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2220      	movs	r2, #32
 8005376:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800537a:	2303      	movs	r3, #3
 800537c:	e006      	b.n	800538c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	2220      	movs	r2, #32
 8005382:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005386:	2300      	movs	r3, #0
 8005388:	e000      	b.n	800538c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800538a:	2302      	movs	r3, #2
  }
}
 800538c:	4618      	mov	r0, r3
 800538e:	3720      	adds	r7, #32
 8005390:	46bd      	mov	sp, r7
 8005392:	bd80      	pop	{r7, pc}

08005394 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b08a      	sub	sp, #40	@ 0x28
 8005398:	af00      	add	r7, sp, #0
 800539a:	60f8      	str	r0, [r7, #12]
 800539c:	60b9      	str	r1, [r7, #8]
 800539e:	4613      	mov	r3, r2
 80053a0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80053a8:	2b20      	cmp	r3, #32
 80053aa:	d137      	bne.n	800541c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d002      	beq.n	80053b8 <HAL_UART_Receive_IT+0x24>
 80053b2:	88fb      	ldrh	r3, [r7, #6]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d101      	bne.n	80053bc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	e030      	b.n	800541e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	2200      	movs	r2, #0
 80053c0:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a18      	ldr	r2, [pc, #96]	@ (8005428 <HAL_UART_Receive_IT+0x94>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d01f      	beq.n	800540c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d018      	beq.n	800540c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	e853 3f00 	ldrex	r3, [r3]
 80053e6:	613b      	str	r3, [r7, #16]
   return(result);
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80053ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	461a      	mov	r2, r3
 80053f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f8:	623b      	str	r3, [r7, #32]
 80053fa:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053fc:	69f9      	ldr	r1, [r7, #28]
 80053fe:	6a3a      	ldr	r2, [r7, #32]
 8005400:	e841 2300 	strex	r3, r2, [r1]
 8005404:	61bb      	str	r3, [r7, #24]
   return(result);
 8005406:	69bb      	ldr	r3, [r7, #24]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d1e6      	bne.n	80053da <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800540c:	88fb      	ldrh	r3, [r7, #6]
 800540e:	461a      	mov	r2, r3
 8005410:	68b9      	ldr	r1, [r7, #8]
 8005412:	68f8      	ldr	r0, [r7, #12]
 8005414:	f001 f96c 	bl	80066f0 <UART_Start_Receive_IT>
 8005418:	4603      	mov	r3, r0
 800541a:	e000      	b.n	800541e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800541c:	2302      	movs	r3, #2
  }
}
 800541e:	4618      	mov	r0, r3
 8005420:	3728      	adds	r7, #40	@ 0x28
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}
 8005426:	bf00      	nop
 8005428:	40008000 	.word	0x40008000

0800542c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b0ba      	sub	sp, #232	@ 0xe8
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	69db      	ldr	r3, [r3, #28]
 800543a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	689b      	ldr	r3, [r3, #8]
 800544e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005452:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005456:	f640 030f 	movw	r3, #2063	@ 0x80f
 800545a:	4013      	ands	r3, r2
 800545c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005460:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005464:	2b00      	cmp	r3, #0
 8005466:	d11b      	bne.n	80054a0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005468:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800546c:	f003 0320 	and.w	r3, r3, #32
 8005470:	2b00      	cmp	r3, #0
 8005472:	d015      	beq.n	80054a0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005474:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005478:	f003 0320 	and.w	r3, r3, #32
 800547c:	2b00      	cmp	r3, #0
 800547e:	d105      	bne.n	800548c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005480:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005484:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005488:	2b00      	cmp	r3, #0
 800548a:	d009      	beq.n	80054a0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005490:	2b00      	cmp	r3, #0
 8005492:	f000 82e3 	beq.w	8005a5c <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	4798      	blx	r3
      }
      return;
 800549e:	e2dd      	b.n	8005a5c <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80054a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	f000 8123 	beq.w	80056f0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80054aa:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80054ae:	4b8d      	ldr	r3, [pc, #564]	@ (80056e4 <HAL_UART_IRQHandler+0x2b8>)
 80054b0:	4013      	ands	r3, r2
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d106      	bne.n	80054c4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80054b6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80054ba:	4b8b      	ldr	r3, [pc, #556]	@ (80056e8 <HAL_UART_IRQHandler+0x2bc>)
 80054bc:	4013      	ands	r3, r2
 80054be:	2b00      	cmp	r3, #0
 80054c0:	f000 8116 	beq.w	80056f0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80054c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054c8:	f003 0301 	and.w	r3, r3, #1
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d011      	beq.n	80054f4 <HAL_UART_IRQHandler+0xc8>
 80054d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d00b      	beq.n	80054f4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	2201      	movs	r2, #1
 80054e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054ea:	f043 0201 	orr.w	r2, r3, #1
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80054f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054f8:	f003 0302 	and.w	r3, r3, #2
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d011      	beq.n	8005524 <HAL_UART_IRQHandler+0xf8>
 8005500:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005504:	f003 0301 	and.w	r3, r3, #1
 8005508:	2b00      	cmp	r3, #0
 800550a:	d00b      	beq.n	8005524 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	2202      	movs	r2, #2
 8005512:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800551a:	f043 0204 	orr.w	r2, r3, #4
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005524:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005528:	f003 0304 	and.w	r3, r3, #4
 800552c:	2b00      	cmp	r3, #0
 800552e:	d011      	beq.n	8005554 <HAL_UART_IRQHandler+0x128>
 8005530:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005534:	f003 0301 	and.w	r3, r3, #1
 8005538:	2b00      	cmp	r3, #0
 800553a:	d00b      	beq.n	8005554 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	2204      	movs	r2, #4
 8005542:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800554a:	f043 0202 	orr.w	r2, r3, #2
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005554:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005558:	f003 0308 	and.w	r3, r3, #8
 800555c:	2b00      	cmp	r3, #0
 800555e:	d017      	beq.n	8005590 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005560:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005564:	f003 0320 	and.w	r3, r3, #32
 8005568:	2b00      	cmp	r3, #0
 800556a:	d105      	bne.n	8005578 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800556c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005570:	4b5c      	ldr	r3, [pc, #368]	@ (80056e4 <HAL_UART_IRQHandler+0x2b8>)
 8005572:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005574:	2b00      	cmp	r3, #0
 8005576:	d00b      	beq.n	8005590 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	2208      	movs	r2, #8
 800557e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005586:	f043 0208 	orr.w	r2, r3, #8
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005590:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005594:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005598:	2b00      	cmp	r3, #0
 800559a:	d012      	beq.n	80055c2 <HAL_UART_IRQHandler+0x196>
 800559c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055a0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d00c      	beq.n	80055c2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80055b0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055b8:	f043 0220 	orr.w	r2, r3, #32
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	f000 8249 	beq.w	8005a60 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80055ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055d2:	f003 0320 	and.w	r3, r3, #32
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d013      	beq.n	8005602 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80055da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055de:	f003 0320 	and.w	r3, r3, #32
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d105      	bne.n	80055f2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80055e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80055ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d007      	beq.n	8005602 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d003      	beq.n	8005602 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005608:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	689b      	ldr	r3, [r3, #8]
 8005612:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005616:	2b40      	cmp	r3, #64	@ 0x40
 8005618:	d005      	beq.n	8005626 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800561a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800561e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005622:	2b00      	cmp	r3, #0
 8005624:	d054      	beq.n	80056d0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005626:	6878      	ldr	r0, [r7, #4]
 8005628:	f001 f984 	bl	8006934 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005636:	2b40      	cmp	r3, #64	@ 0x40
 8005638:	d146      	bne.n	80056c8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	3308      	adds	r3, #8
 8005640:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005644:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005648:	e853 3f00 	ldrex	r3, [r3]
 800564c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005650:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005654:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005658:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	3308      	adds	r3, #8
 8005662:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005666:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800566a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800566e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005672:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005676:	e841 2300 	strex	r3, r2, [r1]
 800567a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800567e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005682:	2b00      	cmp	r3, #0
 8005684:	d1d9      	bne.n	800563a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800568c:	2b00      	cmp	r3, #0
 800568e:	d017      	beq.n	80056c0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005696:	4a15      	ldr	r2, [pc, #84]	@ (80056ec <HAL_UART_IRQHandler+0x2c0>)
 8005698:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056a0:	4618      	mov	r0, r3
 80056a2:	f7fc ff2a 	bl	80024fa <HAL_DMA_Abort_IT>
 80056a6:	4603      	mov	r3, r0
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d019      	beq.n	80056e0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80056b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056b4:	687a      	ldr	r2, [r7, #4]
 80056b6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80056ba:	4610      	mov	r0, r2
 80056bc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056be:	e00f      	b.n	80056e0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80056c0:	6878      	ldr	r0, [r7, #4]
 80056c2:	f000 f9e1 	bl	8005a88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056c6:	e00b      	b.n	80056e0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80056c8:	6878      	ldr	r0, [r7, #4]
 80056ca:	f000 f9dd 	bl	8005a88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056ce:	e007      	b.n	80056e0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f000 f9d9 	bl	8005a88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80056de:	e1bf      	b.n	8005a60 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056e0:	bf00      	nop
    return;
 80056e2:	e1bd      	b.n	8005a60 <HAL_UART_IRQHandler+0x634>
 80056e4:	10000001 	.word	0x10000001
 80056e8:	04000120 	.word	0x04000120
 80056ec:	08006a01 	.word	0x08006a01

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056f4:	2b01      	cmp	r3, #1
 80056f6:	f040 8153 	bne.w	80059a0 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80056fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056fe:	f003 0310 	and.w	r3, r3, #16
 8005702:	2b00      	cmp	r3, #0
 8005704:	f000 814c 	beq.w	80059a0 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005708:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800570c:	f003 0310 	and.w	r3, r3, #16
 8005710:	2b00      	cmp	r3, #0
 8005712:	f000 8145 	beq.w	80059a0 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	2210      	movs	r2, #16
 800571c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005728:	2b40      	cmp	r3, #64	@ 0x40
 800572a:	f040 80bb 	bne.w	80058a4 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800573c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005740:	2b00      	cmp	r3, #0
 8005742:	f000 818f 	beq.w	8005a64 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800574c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005750:	429a      	cmp	r2, r3
 8005752:	f080 8187 	bcs.w	8005a64 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800575c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f003 0320 	and.w	r3, r3, #32
 800576e:	2b00      	cmp	r3, #0
 8005770:	f040 8087 	bne.w	8005882 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800577c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005780:	e853 3f00 	ldrex	r3, [r3]
 8005784:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005788:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800578c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005790:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	461a      	mov	r2, r3
 800579a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800579e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80057a2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057a6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80057aa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80057ae:	e841 2300 	strex	r3, r2, [r1]
 80057b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80057b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d1da      	bne.n	8005774 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	3308      	adds	r3, #8
 80057c4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80057c8:	e853 3f00 	ldrex	r3, [r3]
 80057cc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80057ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80057d0:	f023 0301 	bic.w	r3, r3, #1
 80057d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	3308      	adds	r3, #8
 80057de:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80057e2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80057e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057e8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80057ea:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80057ee:	e841 2300 	strex	r3, r2, [r1]
 80057f2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80057f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d1e1      	bne.n	80057be <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	3308      	adds	r3, #8
 8005800:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005802:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005804:	e853 3f00 	ldrex	r3, [r3]
 8005808:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800580a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800580c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005810:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	3308      	adds	r3, #8
 800581a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800581e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005820:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005822:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005824:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005826:	e841 2300 	strex	r3, r2, [r1]
 800582a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800582c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800582e:	2b00      	cmp	r3, #0
 8005830:	d1e3      	bne.n	80057fa <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2220      	movs	r2, #32
 8005836:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2200      	movs	r2, #0
 800583e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005846:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005848:	e853 3f00 	ldrex	r3, [r3]
 800584c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800584e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005850:	f023 0310 	bic.w	r3, r3, #16
 8005854:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	461a      	mov	r2, r3
 800585e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005862:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005864:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005866:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005868:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800586a:	e841 2300 	strex	r3, r2, [r1]
 800586e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005870:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005872:	2b00      	cmp	r3, #0
 8005874:	d1e4      	bne.n	8005840 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800587c:	4618      	mov	r0, r3
 800587e:	f7fc fde3 	bl	8002448 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2202      	movs	r2, #2
 8005886:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005894:	b29b      	uxth	r3, r3
 8005896:	1ad3      	subs	r3, r2, r3
 8005898:	b29b      	uxth	r3, r3
 800589a:	4619      	mov	r1, r3
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f000 f8fd 	bl	8005a9c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80058a2:	e0df      	b.n	8005a64 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80058b0:	b29b      	uxth	r3, r3
 80058b2:	1ad3      	subs	r3, r2, r3
 80058b4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80058be:	b29b      	uxth	r3, r3
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	f000 80d1 	beq.w	8005a68 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 80058c6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	f000 80cc 	beq.w	8005a68 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058d8:	e853 3f00 	ldrex	r3, [r3]
 80058dc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80058de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058e4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	461a      	mov	r2, r3
 80058ee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80058f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80058f4:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058f6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80058f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80058fa:	e841 2300 	strex	r3, r2, [r1]
 80058fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005900:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005902:	2b00      	cmp	r3, #0
 8005904:	d1e4      	bne.n	80058d0 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	3308      	adds	r3, #8
 800590c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800590e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005910:	e853 3f00 	ldrex	r3, [r3]
 8005914:	623b      	str	r3, [r7, #32]
   return(result);
 8005916:	6a3b      	ldr	r3, [r7, #32]
 8005918:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800591c:	f023 0301 	bic.w	r3, r3, #1
 8005920:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	3308      	adds	r3, #8
 800592a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800592e:	633a      	str	r2, [r7, #48]	@ 0x30
 8005930:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005932:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005934:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005936:	e841 2300 	strex	r3, r2, [r1]
 800593a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800593c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800593e:	2b00      	cmp	r3, #0
 8005940:	d1e1      	bne.n	8005906 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2220      	movs	r2, #32
 8005946:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2200      	movs	r2, #0
 800594e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2200      	movs	r2, #0
 8005954:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800595c:	693b      	ldr	r3, [r7, #16]
 800595e:	e853 3f00 	ldrex	r3, [r3]
 8005962:	60fb      	str	r3, [r7, #12]
   return(result);
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	f023 0310 	bic.w	r3, r3, #16
 800596a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	461a      	mov	r2, r3
 8005974:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005978:	61fb      	str	r3, [r7, #28]
 800597a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800597c:	69b9      	ldr	r1, [r7, #24]
 800597e:	69fa      	ldr	r2, [r7, #28]
 8005980:	e841 2300 	strex	r3, r2, [r1]
 8005984:	617b      	str	r3, [r7, #20]
   return(result);
 8005986:	697b      	ldr	r3, [r7, #20]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d1e4      	bne.n	8005956 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2202      	movs	r2, #2
 8005990:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005992:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005996:	4619      	mov	r1, r3
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	f000 f87f 	bl	8005a9c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800599e:	e063      	b.n	8005a68 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80059a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d00e      	beq.n	80059ca <HAL_UART_IRQHandler+0x59e>
 80059ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80059b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d008      	beq.n	80059ca <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80059c0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f001 fd7a 	bl	80074bc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80059c8:	e051      	b.n	8005a6e <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80059ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d014      	beq.n	8005a00 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80059d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d105      	bne.n	80059ee <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80059e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80059e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d008      	beq.n	8005a00 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d03a      	beq.n	8005a6c <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	4798      	blx	r3
    }
    return;
 80059fe:	e035      	b.n	8005a6c <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005a00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d009      	beq.n	8005a20 <HAL_UART_IRQHandler+0x5f4>
 8005a0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d003      	beq.n	8005a20 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8005a18:	6878      	ldr	r0, [r7, #4]
 8005a1a:	f001 f807 	bl	8006a2c <UART_EndTransmit_IT>
    return;
 8005a1e:	e026      	b.n	8005a6e <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005a20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a24:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d009      	beq.n	8005a40 <HAL_UART_IRQHandler+0x614>
 8005a2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a30:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d003      	beq.n	8005a40 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	f001 fd53 	bl	80074e4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005a3e:	e016      	b.n	8005a6e <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005a40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a44:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d010      	beq.n	8005a6e <HAL_UART_IRQHandler+0x642>
 8005a4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	da0c      	bge.n	8005a6e <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f001 fd3b 	bl	80074d0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005a5a:	e008      	b.n	8005a6e <HAL_UART_IRQHandler+0x642>
      return;
 8005a5c:	bf00      	nop
 8005a5e:	e006      	b.n	8005a6e <HAL_UART_IRQHandler+0x642>
    return;
 8005a60:	bf00      	nop
 8005a62:	e004      	b.n	8005a6e <HAL_UART_IRQHandler+0x642>
      return;
 8005a64:	bf00      	nop
 8005a66:	e002      	b.n	8005a6e <HAL_UART_IRQHandler+0x642>
      return;
 8005a68:	bf00      	nop
 8005a6a:	e000      	b.n	8005a6e <HAL_UART_IRQHandler+0x642>
    return;
 8005a6c:	bf00      	nop
  }
}
 8005a6e:	37e8      	adds	r7, #232	@ 0xe8
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bd80      	pop	{r7, pc}

08005a74 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b083      	sub	sp, #12
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005a7c:	bf00      	nop
 8005a7e:	370c      	adds	r7, #12
 8005a80:	46bd      	mov	sp, r7
 8005a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a86:	4770      	bx	lr

08005a88 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b083      	sub	sp, #12
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005a90:	bf00      	nop
 8005a92:	370c      	adds	r7, #12
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr

08005a9c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b083      	sub	sp, #12
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
 8005aa4:	460b      	mov	r3, r1
 8005aa6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005aa8:	bf00      	nop
 8005aaa:	370c      	adds	r7, #12
 8005aac:	46bd      	mov	sp, r7
 8005aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab2:	4770      	bx	lr

08005ab4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ab4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ab8:	b08c      	sub	sp, #48	@ 0x30
 8005aba:	af00      	add	r7, sp, #0
 8005abc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005abe:	2300      	movs	r3, #0
 8005ac0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  uint32_t lpuart_ker_ck_pres;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	4a17      	ldr	r2, [pc, #92]	@ (8005b28 <UART_SetConfig+0x74>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d904      	bls.n	8005ad8 <UART_SetConfig+0x24>
 8005ace:	f640 31c7 	movw	r1, #3015	@ 0xbc7
 8005ad2:	4816      	ldr	r0, [pc, #88]	@ (8005b2c <UART_SetConfig+0x78>)
 8005ad4:	f7fb fdb6 	bl	8001644 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	689b      	ldr	r3, [r3, #8]
 8005adc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ae0:	d00d      	beq.n	8005afe <UART_SetConfig+0x4a>
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	689b      	ldr	r3, [r3, #8]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d009      	beq.n	8005afe <UART_SetConfig+0x4a>
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005af2:	d004      	beq.n	8005afe <UART_SetConfig+0x4a>
 8005af4:	f640 31c8 	movw	r1, #3016	@ 0xbc8
 8005af8:	480c      	ldr	r0, [pc, #48]	@ (8005b2c <UART_SetConfig+0x78>)
 8005afa:	f7fb fda3 	bl	8001644 <assert_failed>
  if (UART_INSTANCE_LOWPOWER(huart))
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a0b      	ldr	r2, [pc, #44]	@ (8005b30 <UART_SetConfig+0x7c>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d115      	bne.n	8005b34 <UART_SetConfig+0x80>
  {
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	68db      	ldr	r3, [r3, #12]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d037      	beq.n	8005b80 <UART_SetConfig+0xcc>
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	68db      	ldr	r3, [r3, #12]
 8005b14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b18:	d032      	beq.n	8005b80 <UART_SetConfig+0xcc>
 8005b1a:	f640 31cb 	movw	r1, #3019	@ 0xbcb
 8005b1e:	4803      	ldr	r0, [pc, #12]	@ (8005b2c <UART_SetConfig+0x78>)
 8005b20:	f7fb fd90 	bl	8001644 <assert_failed>
 8005b24:	e02c      	b.n	8005b80 <UART_SetConfig+0xcc>
 8005b26:	bf00      	nop
 8005b28:	011e1a30 	.word	0x011e1a30
 8005b2c:	0800a448 	.word	0x0800a448
 8005b30:	40008000 	.word	0x40008000
  }
  else
  {
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	68db      	ldr	r3, [r3, #12]
 8005b38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b3c:	d012      	beq.n	8005b64 <UART_SetConfig+0xb0>
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	68db      	ldr	r3, [r3, #12]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d00e      	beq.n	8005b64 <UART_SetConfig+0xb0>
 8005b46:	697b      	ldr	r3, [r7, #20]
 8005b48:	68db      	ldr	r3, [r3, #12]
 8005b4a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005b4e:	d009      	beq.n	8005b64 <UART_SetConfig+0xb0>
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	68db      	ldr	r3, [r3, #12]
 8005b54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b58:	d004      	beq.n	8005b64 <UART_SetConfig+0xb0>
 8005b5a:	f640 31cf 	movw	r1, #3023	@ 0xbcf
 8005b5e:	489e      	ldr	r0, [pc, #632]	@ (8005dd8 <UART_SetConfig+0x324>)
 8005b60:	f7fb fd70 	bl	8001644 <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	6a1b      	ldr	r3, [r3, #32]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d009      	beq.n	8005b80 <UART_SetConfig+0xcc>
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	6a1b      	ldr	r3, [r3, #32]
 8005b70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b74:	d004      	beq.n	8005b80 <UART_SetConfig+0xcc>
 8005b76:	f44f 613d 	mov.w	r1, #3024	@ 0xbd0
 8005b7a:	4897      	ldr	r0, [pc, #604]	@ (8005dd8 <UART_SetConfig+0x324>)
 8005b7c:	f7fb fd62 	bl	8001644 <assert_failed>
  }

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	691b      	ldr	r3, [r3, #16]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d00e      	beq.n	8005ba6 <UART_SetConfig+0xf2>
 8005b88:	697b      	ldr	r3, [r7, #20]
 8005b8a:	691b      	ldr	r3, [r3, #16]
 8005b8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b90:	d009      	beq.n	8005ba6 <UART_SetConfig+0xf2>
 8005b92:	697b      	ldr	r3, [r7, #20]
 8005b94:	691b      	ldr	r3, [r3, #16]
 8005b96:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005b9a:	d004      	beq.n	8005ba6 <UART_SetConfig+0xf2>
 8005b9c:	f640 31d3 	movw	r1, #3027	@ 0xbd3
 8005ba0:	488d      	ldr	r0, [pc, #564]	@ (8005dd8 <UART_SetConfig+0x324>)
 8005ba2:	f7fb fd4f 	bl	8001644 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	695b      	ldr	r3, [r3, #20]
 8005baa:	f023 030c 	bic.w	r3, r3, #12
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d103      	bne.n	8005bba <UART_SetConfig+0x106>
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	695b      	ldr	r3, [r3, #20]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d104      	bne.n	8005bc4 <UART_SetConfig+0x110>
 8005bba:	f640 31d4 	movw	r1, #3028	@ 0xbd4
 8005bbe:	4886      	ldr	r0, [pc, #536]	@ (8005dd8 <UART_SetConfig+0x324>)
 8005bc0:	f7fb fd40 	bl	8001644 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8005bc4:	697b      	ldr	r3, [r7, #20]
 8005bc6:	699b      	ldr	r3, [r3, #24]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d013      	beq.n	8005bf4 <UART_SetConfig+0x140>
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	699b      	ldr	r3, [r3, #24]
 8005bd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005bd4:	d00e      	beq.n	8005bf4 <UART_SetConfig+0x140>
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	699b      	ldr	r3, [r3, #24]
 8005bda:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005bde:	d009      	beq.n	8005bf4 <UART_SetConfig+0x140>
 8005be0:	697b      	ldr	r3, [r7, #20]
 8005be2:	699b      	ldr	r3, [r3, #24]
 8005be4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005be8:	d004      	beq.n	8005bf4 <UART_SetConfig+0x140>
 8005bea:	f640 31d5 	movw	r1, #3029	@ 0xbd5
 8005bee:	487a      	ldr	r0, [pc, #488]	@ (8005dd8 <UART_SetConfig+0x324>)
 8005bf0:	f7fb fd28 	bl	8001644 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8005bf4:	697b      	ldr	r3, [r7, #20]
 8005bf6:	69db      	ldr	r3, [r3, #28]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d009      	beq.n	8005c10 <UART_SetConfig+0x15c>
 8005bfc:	697b      	ldr	r3, [r7, #20]
 8005bfe:	69db      	ldr	r3, [r3, #28]
 8005c00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c04:	d004      	beq.n	8005c10 <UART_SetConfig+0x15c>
 8005c06:	f640 31d6 	movw	r1, #3030	@ 0xbd6
 8005c0a:	4873      	ldr	r0, [pc, #460]	@ (8005dd8 <UART_SetConfig+0x324>)
 8005c0c:	f7fb fd1a 	bl	8001644 <assert_failed>
  assert_param(IS_UART_PRESCALER(huart->Init.ClockPrescaler));
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d030      	beq.n	8005c7a <UART_SetConfig+0x1c6>
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c1c:	2b01      	cmp	r3, #1
 8005c1e:	d02c      	beq.n	8005c7a <UART_SetConfig+0x1c6>
 8005c20:	697b      	ldr	r3, [r7, #20]
 8005c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c24:	2b02      	cmp	r3, #2
 8005c26:	d028      	beq.n	8005c7a <UART_SetConfig+0x1c6>
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c2c:	2b03      	cmp	r3, #3
 8005c2e:	d024      	beq.n	8005c7a <UART_SetConfig+0x1c6>
 8005c30:	697b      	ldr	r3, [r7, #20]
 8005c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c34:	2b04      	cmp	r3, #4
 8005c36:	d020      	beq.n	8005c7a <UART_SetConfig+0x1c6>
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c3c:	2b05      	cmp	r3, #5
 8005c3e:	d01c      	beq.n	8005c7a <UART_SetConfig+0x1c6>
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c44:	2b06      	cmp	r3, #6
 8005c46:	d018      	beq.n	8005c7a <UART_SetConfig+0x1c6>
 8005c48:	697b      	ldr	r3, [r7, #20]
 8005c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c4c:	2b07      	cmp	r3, #7
 8005c4e:	d014      	beq.n	8005c7a <UART_SetConfig+0x1c6>
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c54:	2b08      	cmp	r3, #8
 8005c56:	d010      	beq.n	8005c7a <UART_SetConfig+0x1c6>
 8005c58:	697b      	ldr	r3, [r7, #20]
 8005c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c5c:	2b09      	cmp	r3, #9
 8005c5e:	d00c      	beq.n	8005c7a <UART_SetConfig+0x1c6>
 8005c60:	697b      	ldr	r3, [r7, #20]
 8005c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c64:	2b0a      	cmp	r3, #10
 8005c66:	d008      	beq.n	8005c7a <UART_SetConfig+0x1c6>
 8005c68:	697b      	ldr	r3, [r7, #20]
 8005c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c6c:	2b0b      	cmp	r3, #11
 8005c6e:	d004      	beq.n	8005c7a <UART_SetConfig+0x1c6>
 8005c70:	f640 31d7 	movw	r1, #3031	@ 0xbd7
 8005c74:	4858      	ldr	r0, [pc, #352]	@ (8005dd8 <UART_SetConfig+0x324>)
 8005c76:	f7fb fce5 	bl	8001644 <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	689a      	ldr	r2, [r3, #8]
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	691b      	ldr	r3, [r3, #16]
 8005c82:	431a      	orrs	r2, r3
 8005c84:	697b      	ldr	r3, [r7, #20]
 8005c86:	695b      	ldr	r3, [r3, #20]
 8005c88:	431a      	orrs	r2, r3
 8005c8a:	697b      	ldr	r3, [r7, #20]
 8005c8c:	69db      	ldr	r3, [r3, #28]
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005c92:	697b      	ldr	r3, [r7, #20]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	681a      	ldr	r2, [r3, #0]
 8005c98:	4b50      	ldr	r3, [pc, #320]	@ (8005ddc <UART_SetConfig+0x328>)
 8005c9a:	4013      	ands	r3, r2
 8005c9c:	697a      	ldr	r2, [r7, #20]
 8005c9e:	6812      	ldr	r2, [r2, #0]
 8005ca0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ca2:	430b      	orrs	r3, r1
 8005ca4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	68da      	ldr	r2, [r3, #12]
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	430a      	orrs	r2, r1
 8005cba:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	699b      	ldr	r3, [r3, #24]
 8005cc0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a46      	ldr	r2, [pc, #280]	@ (8005de0 <UART_SetConfig+0x32c>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d004      	beq.n	8005cd6 <UART_SetConfig+0x222>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	6a1b      	ldr	r3, [r3, #32]
 8005cd0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	689b      	ldr	r3, [r3, #8]
 8005cdc:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005ce0:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005ce4:	697a      	ldr	r2, [r7, #20]
 8005ce6:	6812      	ldr	r2, [r2, #0]
 8005ce8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005cea:	430b      	orrs	r3, r1
 8005cec:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005cee:	697b      	ldr	r3, [r7, #20]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cf4:	f023 010f 	bic.w	r1, r3, #15
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005cfc:	697b      	ldr	r3, [r7, #20]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	430a      	orrs	r2, r1
 8005d02:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a36      	ldr	r2, [pc, #216]	@ (8005de4 <UART_SetConfig+0x330>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d126      	bne.n	8005d5c <UART_SetConfig+0x2a8>
 8005d0e:	4b36      	ldr	r3, [pc, #216]	@ (8005de8 <UART_SetConfig+0x334>)
 8005d10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d14:	f003 0303 	and.w	r3, r3, #3
 8005d18:	2b03      	cmp	r3, #3
 8005d1a:	d81b      	bhi.n	8005d54 <UART_SetConfig+0x2a0>
 8005d1c:	a201      	add	r2, pc, #4	@ (adr r2, 8005d24 <UART_SetConfig+0x270>)
 8005d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d22:	bf00      	nop
 8005d24:	08005d35 	.word	0x08005d35
 8005d28:	08005d45 	.word	0x08005d45
 8005d2c:	08005d3d 	.word	0x08005d3d
 8005d30:	08005d4d 	.word	0x08005d4d
 8005d34:	2301      	movs	r3, #1
 8005d36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d3a:	e0e2      	b.n	8005f02 <UART_SetConfig+0x44e>
 8005d3c:	2302      	movs	r3, #2
 8005d3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d42:	e0de      	b.n	8005f02 <UART_SetConfig+0x44e>
 8005d44:	2304      	movs	r3, #4
 8005d46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d4a:	e0da      	b.n	8005f02 <UART_SetConfig+0x44e>
 8005d4c:	2308      	movs	r3, #8
 8005d4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d52:	e0d6      	b.n	8005f02 <UART_SetConfig+0x44e>
 8005d54:	2310      	movs	r3, #16
 8005d56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d5a:	e0d2      	b.n	8005f02 <UART_SetConfig+0x44e>
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a22      	ldr	r2, [pc, #136]	@ (8005dec <UART_SetConfig+0x338>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d144      	bne.n	8005df0 <UART_SetConfig+0x33c>
 8005d66:	4b20      	ldr	r3, [pc, #128]	@ (8005de8 <UART_SetConfig+0x334>)
 8005d68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d6c:	f003 030c 	and.w	r3, r3, #12
 8005d70:	2b0c      	cmp	r3, #12
 8005d72:	d82d      	bhi.n	8005dd0 <UART_SetConfig+0x31c>
 8005d74:	a201      	add	r2, pc, #4	@ (adr r2, 8005d7c <UART_SetConfig+0x2c8>)
 8005d76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d7a:	bf00      	nop
 8005d7c:	08005db1 	.word	0x08005db1
 8005d80:	08005dd1 	.word	0x08005dd1
 8005d84:	08005dd1 	.word	0x08005dd1
 8005d88:	08005dd1 	.word	0x08005dd1
 8005d8c:	08005dc1 	.word	0x08005dc1
 8005d90:	08005dd1 	.word	0x08005dd1
 8005d94:	08005dd1 	.word	0x08005dd1
 8005d98:	08005dd1 	.word	0x08005dd1
 8005d9c:	08005db9 	.word	0x08005db9
 8005da0:	08005dd1 	.word	0x08005dd1
 8005da4:	08005dd1 	.word	0x08005dd1
 8005da8:	08005dd1 	.word	0x08005dd1
 8005dac:	08005dc9 	.word	0x08005dc9
 8005db0:	2300      	movs	r3, #0
 8005db2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005db6:	e0a4      	b.n	8005f02 <UART_SetConfig+0x44e>
 8005db8:	2302      	movs	r3, #2
 8005dba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dbe:	e0a0      	b.n	8005f02 <UART_SetConfig+0x44e>
 8005dc0:	2304      	movs	r3, #4
 8005dc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dc6:	e09c      	b.n	8005f02 <UART_SetConfig+0x44e>
 8005dc8:	2308      	movs	r3, #8
 8005dca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dce:	e098      	b.n	8005f02 <UART_SetConfig+0x44e>
 8005dd0:	2310      	movs	r3, #16
 8005dd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005dd6:	e094      	b.n	8005f02 <UART_SetConfig+0x44e>
 8005dd8:	0800a448 	.word	0x0800a448
 8005ddc:	cfff69f3 	.word	0xcfff69f3
 8005de0:	40008000 	.word	0x40008000
 8005de4:	40013800 	.word	0x40013800
 8005de8:	40021000 	.word	0x40021000
 8005dec:	40004400 	.word	0x40004400
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4aaa      	ldr	r2, [pc, #680]	@ (80060a0 <UART_SetConfig+0x5ec>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d125      	bne.n	8005e46 <UART_SetConfig+0x392>
 8005dfa:	4baa      	ldr	r3, [pc, #680]	@ (80060a4 <UART_SetConfig+0x5f0>)
 8005dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e00:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005e04:	2b30      	cmp	r3, #48	@ 0x30
 8005e06:	d016      	beq.n	8005e36 <UART_SetConfig+0x382>
 8005e08:	2b30      	cmp	r3, #48	@ 0x30
 8005e0a:	d818      	bhi.n	8005e3e <UART_SetConfig+0x38a>
 8005e0c:	2b20      	cmp	r3, #32
 8005e0e:	d00a      	beq.n	8005e26 <UART_SetConfig+0x372>
 8005e10:	2b20      	cmp	r3, #32
 8005e12:	d814      	bhi.n	8005e3e <UART_SetConfig+0x38a>
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d002      	beq.n	8005e1e <UART_SetConfig+0x36a>
 8005e18:	2b10      	cmp	r3, #16
 8005e1a:	d008      	beq.n	8005e2e <UART_SetConfig+0x37a>
 8005e1c:	e00f      	b.n	8005e3e <UART_SetConfig+0x38a>
 8005e1e:	2300      	movs	r3, #0
 8005e20:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e24:	e06d      	b.n	8005f02 <UART_SetConfig+0x44e>
 8005e26:	2302      	movs	r3, #2
 8005e28:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e2c:	e069      	b.n	8005f02 <UART_SetConfig+0x44e>
 8005e2e:	2304      	movs	r3, #4
 8005e30:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e34:	e065      	b.n	8005f02 <UART_SetConfig+0x44e>
 8005e36:	2308      	movs	r3, #8
 8005e38:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e3c:	e061      	b.n	8005f02 <UART_SetConfig+0x44e>
 8005e3e:	2310      	movs	r3, #16
 8005e40:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e44:	e05d      	b.n	8005f02 <UART_SetConfig+0x44e>
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	4a97      	ldr	r2, [pc, #604]	@ (80060a8 <UART_SetConfig+0x5f4>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d125      	bne.n	8005e9c <UART_SetConfig+0x3e8>
 8005e50:	4b94      	ldr	r3, [pc, #592]	@ (80060a4 <UART_SetConfig+0x5f0>)
 8005e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e56:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005e5a:	2bc0      	cmp	r3, #192	@ 0xc0
 8005e5c:	d016      	beq.n	8005e8c <UART_SetConfig+0x3d8>
 8005e5e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005e60:	d818      	bhi.n	8005e94 <UART_SetConfig+0x3e0>
 8005e62:	2b80      	cmp	r3, #128	@ 0x80
 8005e64:	d00a      	beq.n	8005e7c <UART_SetConfig+0x3c8>
 8005e66:	2b80      	cmp	r3, #128	@ 0x80
 8005e68:	d814      	bhi.n	8005e94 <UART_SetConfig+0x3e0>
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d002      	beq.n	8005e74 <UART_SetConfig+0x3c0>
 8005e6e:	2b40      	cmp	r3, #64	@ 0x40
 8005e70:	d008      	beq.n	8005e84 <UART_SetConfig+0x3d0>
 8005e72:	e00f      	b.n	8005e94 <UART_SetConfig+0x3e0>
 8005e74:	2300      	movs	r3, #0
 8005e76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e7a:	e042      	b.n	8005f02 <UART_SetConfig+0x44e>
 8005e7c:	2302      	movs	r3, #2
 8005e7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e82:	e03e      	b.n	8005f02 <UART_SetConfig+0x44e>
 8005e84:	2304      	movs	r3, #4
 8005e86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e8a:	e03a      	b.n	8005f02 <UART_SetConfig+0x44e>
 8005e8c:	2308      	movs	r3, #8
 8005e8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e92:	e036      	b.n	8005f02 <UART_SetConfig+0x44e>
 8005e94:	2310      	movs	r3, #16
 8005e96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e9a:	e032      	b.n	8005f02 <UART_SetConfig+0x44e>
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4a82      	ldr	r2, [pc, #520]	@ (80060ac <UART_SetConfig+0x5f8>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d12a      	bne.n	8005efc <UART_SetConfig+0x448>
 8005ea6:	4b7f      	ldr	r3, [pc, #508]	@ (80060a4 <UART_SetConfig+0x5f0>)
 8005ea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eac:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005eb0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005eb4:	d01a      	beq.n	8005eec <UART_SetConfig+0x438>
 8005eb6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005eba:	d81b      	bhi.n	8005ef4 <UART_SetConfig+0x440>
 8005ebc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ec0:	d00c      	beq.n	8005edc <UART_SetConfig+0x428>
 8005ec2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ec6:	d815      	bhi.n	8005ef4 <UART_SetConfig+0x440>
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d003      	beq.n	8005ed4 <UART_SetConfig+0x420>
 8005ecc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ed0:	d008      	beq.n	8005ee4 <UART_SetConfig+0x430>
 8005ed2:	e00f      	b.n	8005ef4 <UART_SetConfig+0x440>
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005eda:	e012      	b.n	8005f02 <UART_SetConfig+0x44e>
 8005edc:	2302      	movs	r3, #2
 8005ede:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ee2:	e00e      	b.n	8005f02 <UART_SetConfig+0x44e>
 8005ee4:	2304      	movs	r3, #4
 8005ee6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005eea:	e00a      	b.n	8005f02 <UART_SetConfig+0x44e>
 8005eec:	2308      	movs	r3, #8
 8005eee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ef2:	e006      	b.n	8005f02 <UART_SetConfig+0x44e>
 8005ef4:	2310      	movs	r3, #16
 8005ef6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005efa:	e002      	b.n	8005f02 <UART_SetConfig+0x44e>
 8005efc:	2310      	movs	r3, #16
 8005efe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005f02:	697b      	ldr	r3, [r7, #20]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4a69      	ldr	r2, [pc, #420]	@ (80060ac <UART_SetConfig+0x5f8>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	f040 8097 	bne.w	800603c <UART_SetConfig+0x588>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005f0e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005f12:	2b08      	cmp	r3, #8
 8005f14:	d823      	bhi.n	8005f5e <UART_SetConfig+0x4aa>
 8005f16:	a201      	add	r2, pc, #4	@ (adr r2, 8005f1c <UART_SetConfig+0x468>)
 8005f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f1c:	08005f41 	.word	0x08005f41
 8005f20:	08005f5f 	.word	0x08005f5f
 8005f24:	08005f49 	.word	0x08005f49
 8005f28:	08005f5f 	.word	0x08005f5f
 8005f2c:	08005f4f 	.word	0x08005f4f
 8005f30:	08005f5f 	.word	0x08005f5f
 8005f34:	08005f5f 	.word	0x08005f5f
 8005f38:	08005f5f 	.word	0x08005f5f
 8005f3c:	08005f57 	.word	0x08005f57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f40:	f7fe f89e 	bl	8004080 <HAL_RCC_GetPCLK1Freq>
 8005f44:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f46:	e010      	b.n	8005f6a <UART_SetConfig+0x4b6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f48:	4b59      	ldr	r3, [pc, #356]	@ (80060b0 <UART_SetConfig+0x5fc>)
 8005f4a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005f4c:	e00d      	b.n	8005f6a <UART_SetConfig+0x4b6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f4e:	f7fe f829 	bl	8003fa4 <HAL_RCC_GetSysClockFreq>
 8005f52:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f54:	e009      	b.n	8005f6a <UART_SetConfig+0x4b6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005f5c:	e005      	b.n	8005f6a <UART_SetConfig+0x4b6>
      default:
        pclk = 0U;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005f62:	2301      	movs	r3, #1
 8005f64:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005f68:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	f000 8135 	beq.w	80061dc <UART_SetConfig+0x728>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f76:	4a4f      	ldr	r2, [pc, #316]	@ (80060b4 <UART_SetConfig+0x600>)
 8005f78:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f7c:	461a      	mov	r2, r3
 8005f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f80:	fbb3 f3f2 	udiv	r3, r3, r2
 8005f84:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005f86:	697b      	ldr	r3, [r7, #20]
 8005f88:	685a      	ldr	r2, [r3, #4]
 8005f8a:	4613      	mov	r3, r2
 8005f8c:	005b      	lsls	r3, r3, #1
 8005f8e:	4413      	add	r3, r2
 8005f90:	69ba      	ldr	r2, [r7, #24]
 8005f92:	429a      	cmp	r2, r3
 8005f94:	d305      	bcc.n	8005fa2 <UART_SetConfig+0x4ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005f9c:	69ba      	ldr	r2, [r7, #24]
 8005f9e:	429a      	cmp	r2, r3
 8005fa0:	d903      	bls.n	8005faa <UART_SetConfig+0x4f6>
      {
        ret = HAL_ERROR;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005fa8:	e118      	b.n	80061dc <UART_SetConfig+0x728>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fac:	2200      	movs	r2, #0
 8005fae:	60bb      	str	r3, [r7, #8]
 8005fb0:	60fa      	str	r2, [r7, #12]
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fb6:	4a3f      	ldr	r2, [pc, #252]	@ (80060b4 <UART_SetConfig+0x600>)
 8005fb8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005fbc:	b29b      	uxth	r3, r3
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	603b      	str	r3, [r7, #0]
 8005fc2:	607a      	str	r2, [r7, #4]
 8005fc4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fc8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005fcc:	f7fa f990 	bl	80002f0 <__aeabi_uldivmod>
 8005fd0:	4602      	mov	r2, r0
 8005fd2:	460b      	mov	r3, r1
 8005fd4:	4610      	mov	r0, r2
 8005fd6:	4619      	mov	r1, r3
 8005fd8:	f04f 0200 	mov.w	r2, #0
 8005fdc:	f04f 0300 	mov.w	r3, #0
 8005fe0:	020b      	lsls	r3, r1, #8
 8005fe2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005fe6:	0202      	lsls	r2, r0, #8
 8005fe8:	6979      	ldr	r1, [r7, #20]
 8005fea:	6849      	ldr	r1, [r1, #4]
 8005fec:	0849      	lsrs	r1, r1, #1
 8005fee:	2000      	movs	r0, #0
 8005ff0:	460c      	mov	r4, r1
 8005ff2:	4605      	mov	r5, r0
 8005ff4:	eb12 0804 	adds.w	r8, r2, r4
 8005ff8:	eb43 0905 	adc.w	r9, r3, r5
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	2200      	movs	r2, #0
 8006002:	469a      	mov	sl, r3
 8006004:	4693      	mov	fp, r2
 8006006:	4652      	mov	r2, sl
 8006008:	465b      	mov	r3, fp
 800600a:	4640      	mov	r0, r8
 800600c:	4649      	mov	r1, r9
 800600e:	f7fa f96f 	bl	80002f0 <__aeabi_uldivmod>
 8006012:	4602      	mov	r2, r0
 8006014:	460b      	mov	r3, r1
 8006016:	4613      	mov	r3, r2
 8006018:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800601a:	6a3b      	ldr	r3, [r7, #32]
 800601c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006020:	d308      	bcc.n	8006034 <UART_SetConfig+0x580>
 8006022:	6a3b      	ldr	r3, [r7, #32]
 8006024:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006028:	d204      	bcs.n	8006034 <UART_SetConfig+0x580>
        {
          huart->Instance->BRR = usartdiv;
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	6a3a      	ldr	r2, [r7, #32]
 8006030:	60da      	str	r2, [r3, #12]
 8006032:	e0d3      	b.n	80061dc <UART_SetConfig+0x728>
        }
        else
        {
          ret = HAL_ERROR;
 8006034:	2301      	movs	r3, #1
 8006036:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800603a:	e0cf      	b.n	80061dc <UART_SetConfig+0x728>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800603c:	697b      	ldr	r3, [r7, #20]
 800603e:	69db      	ldr	r3, [r3, #28]
 8006040:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006044:	d173      	bne.n	800612e <UART_SetConfig+0x67a>
  {
    switch (clocksource)
 8006046:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800604a:	2b08      	cmp	r3, #8
 800604c:	d834      	bhi.n	80060b8 <UART_SetConfig+0x604>
 800604e:	a201      	add	r2, pc, #4	@ (adr r2, 8006054 <UART_SetConfig+0x5a0>)
 8006050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006054:	08006079 	.word	0x08006079
 8006058:	08006081 	.word	0x08006081
 800605c:	08006089 	.word	0x08006089
 8006060:	080060b9 	.word	0x080060b9
 8006064:	0800608f 	.word	0x0800608f
 8006068:	080060b9 	.word	0x080060b9
 800606c:	080060b9 	.word	0x080060b9
 8006070:	080060b9 	.word	0x080060b9
 8006074:	08006097 	.word	0x08006097
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006078:	f7fe f802 	bl	8004080 <HAL_RCC_GetPCLK1Freq>
 800607c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800607e:	e021      	b.n	80060c4 <UART_SetConfig+0x610>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006080:	f7fe f814 	bl	80040ac <HAL_RCC_GetPCLK2Freq>
 8006084:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006086:	e01d      	b.n	80060c4 <UART_SetConfig+0x610>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006088:	4b09      	ldr	r3, [pc, #36]	@ (80060b0 <UART_SetConfig+0x5fc>)
 800608a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800608c:	e01a      	b.n	80060c4 <UART_SetConfig+0x610>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800608e:	f7fd ff89 	bl	8003fa4 <HAL_RCC_GetSysClockFreq>
 8006092:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006094:	e016      	b.n	80060c4 <UART_SetConfig+0x610>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006096:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800609a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800609c:	e012      	b.n	80060c4 <UART_SetConfig+0x610>
 800609e:	bf00      	nop
 80060a0:	40004800 	.word	0x40004800
 80060a4:	40021000 	.word	0x40021000
 80060a8:	40004c00 	.word	0x40004c00
 80060ac:	40008000 	.word	0x40008000
 80060b0:	00f42400 	.word	0x00f42400
 80060b4:	0800aaa0 	.word	0x0800aaa0
      default:
        pclk = 0U;
 80060b8:	2300      	movs	r3, #0
 80060ba:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80060bc:	2301      	movs	r3, #1
 80060be:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80060c2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80060c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	f000 8088 	beq.w	80061dc <UART_SetConfig+0x728>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060d0:	4a4d      	ldr	r2, [pc, #308]	@ (8006208 <UART_SetConfig+0x754>)
 80060d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80060d6:	461a      	mov	r2, r3
 80060d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060da:	fbb3 f3f2 	udiv	r3, r3, r2
 80060de:	005a      	lsls	r2, r3, #1
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	085b      	lsrs	r3, r3, #1
 80060e6:	441a      	add	r2, r3
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80060f0:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060f2:	6a3b      	ldr	r3, [r7, #32]
 80060f4:	2b0f      	cmp	r3, #15
 80060f6:	d916      	bls.n	8006126 <UART_SetConfig+0x672>
 80060f8:	6a3b      	ldr	r3, [r7, #32]
 80060fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060fe:	d212      	bcs.n	8006126 <UART_SetConfig+0x672>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006100:	6a3b      	ldr	r3, [r7, #32]
 8006102:	b29b      	uxth	r3, r3
 8006104:	f023 030f 	bic.w	r3, r3, #15
 8006108:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800610a:	6a3b      	ldr	r3, [r7, #32]
 800610c:	085b      	lsrs	r3, r3, #1
 800610e:	b29b      	uxth	r3, r3
 8006110:	f003 0307 	and.w	r3, r3, #7
 8006114:	b29a      	uxth	r2, r3
 8006116:	8bfb      	ldrh	r3, [r7, #30]
 8006118:	4313      	orrs	r3, r2
 800611a:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	8bfa      	ldrh	r2, [r7, #30]
 8006122:	60da      	str	r2, [r3, #12]
 8006124:	e05a      	b.n	80061dc <UART_SetConfig+0x728>
      }
      else
      {
        ret = HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800612c:	e056      	b.n	80061dc <UART_SetConfig+0x728>
      }
    }
  }
  else
  {
    switch (clocksource)
 800612e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006132:	2b08      	cmp	r3, #8
 8006134:	d827      	bhi.n	8006186 <UART_SetConfig+0x6d2>
 8006136:	a201      	add	r2, pc, #4	@ (adr r2, 800613c <UART_SetConfig+0x688>)
 8006138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800613c:	08006161 	.word	0x08006161
 8006140:	08006169 	.word	0x08006169
 8006144:	08006171 	.word	0x08006171
 8006148:	08006187 	.word	0x08006187
 800614c:	08006177 	.word	0x08006177
 8006150:	08006187 	.word	0x08006187
 8006154:	08006187 	.word	0x08006187
 8006158:	08006187 	.word	0x08006187
 800615c:	0800617f 	.word	0x0800617f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006160:	f7fd ff8e 	bl	8004080 <HAL_RCC_GetPCLK1Freq>
 8006164:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006166:	e014      	b.n	8006192 <UART_SetConfig+0x6de>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006168:	f7fd ffa0 	bl	80040ac <HAL_RCC_GetPCLK2Freq>
 800616c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800616e:	e010      	b.n	8006192 <UART_SetConfig+0x6de>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006170:	4b26      	ldr	r3, [pc, #152]	@ (800620c <UART_SetConfig+0x758>)
 8006172:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006174:	e00d      	b.n	8006192 <UART_SetConfig+0x6de>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006176:	f7fd ff15 	bl	8003fa4 <HAL_RCC_GetSysClockFreq>
 800617a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800617c:	e009      	b.n	8006192 <UART_SetConfig+0x6de>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800617e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006182:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006184:	e005      	b.n	8006192 <UART_SetConfig+0x6de>
      default:
        pclk = 0U;
 8006186:	2300      	movs	r3, #0
 8006188:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800618a:	2301      	movs	r3, #1
 800618c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006190:	bf00      	nop
    }

    if (pclk != 0U)
 8006192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006194:	2b00      	cmp	r3, #0
 8006196:	d021      	beq.n	80061dc <UART_SetConfig+0x728>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800619c:	4a1a      	ldr	r2, [pc, #104]	@ (8006208 <UART_SetConfig+0x754>)
 800619e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80061a2:	461a      	mov	r2, r3
 80061a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061a6:	fbb3 f2f2 	udiv	r2, r3, r2
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	685b      	ldr	r3, [r3, #4]
 80061ae:	085b      	lsrs	r3, r3, #1
 80061b0:	441a      	add	r2, r3
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	685b      	ldr	r3, [r3, #4]
 80061b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80061ba:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80061bc:	6a3b      	ldr	r3, [r7, #32]
 80061be:	2b0f      	cmp	r3, #15
 80061c0:	d909      	bls.n	80061d6 <UART_SetConfig+0x722>
 80061c2:	6a3b      	ldr	r3, [r7, #32]
 80061c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061c8:	d205      	bcs.n	80061d6 <UART_SetConfig+0x722>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80061ca:	6a3b      	ldr	r3, [r7, #32]
 80061cc:	b29a      	uxth	r2, r3
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	60da      	str	r2, [r3, #12]
 80061d4:	e002      	b.n	80061dc <UART_SetConfig+0x728>
      }
      else
      {
        ret = HAL_ERROR;
 80061d6:	2301      	movs	r3, #1
 80061d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80061dc:	697b      	ldr	r3, [r7, #20]
 80061de:	2201      	movs	r2, #1
 80061e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80061e4:	697b      	ldr	r3, [r7, #20]
 80061e6:	2201      	movs	r2, #1
 80061e8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	2200      	movs	r2, #0
 80061f0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	2200      	movs	r2, #0
 80061f6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80061f8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80061fc:	4618      	mov	r0, r3
 80061fe:	3730      	adds	r7, #48	@ 0x30
 8006200:	46bd      	mov	sp, r7
 8006202:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006206:	bf00      	nop
 8006208:	0800aaa0 	.word	0x0800aaa0
 800620c:	00f42400 	.word	0x00f42400

08006210 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b082      	sub	sp, #8
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800621c:	2bff      	cmp	r3, #255	@ 0xff
 800621e:	d904      	bls.n	800622a <UART_AdvFeatureConfig+0x1a>
 8006220:	f640 4198 	movw	r1, #3224	@ 0xc98
 8006224:	488e      	ldr	r0, [pc, #568]	@ (8006460 <UART_AdvFeatureConfig+0x250>)
 8006226:	f7fb fa0d 	bl	8001644 <assert_failed>

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800622e:	f003 0308 	and.w	r3, r3, #8
 8006232:	2b00      	cmp	r3, #0
 8006234:	d018      	beq.n	8006268 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800623a:	2b00      	cmp	r3, #0
 800623c:	d009      	beq.n	8006252 <UART_AdvFeatureConfig+0x42>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006242:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006246:	d004      	beq.n	8006252 <UART_AdvFeatureConfig+0x42>
 8006248:	f640 419d 	movw	r1, #3229	@ 0xc9d
 800624c:	4884      	ldr	r0, [pc, #528]	@ (8006460 <UART_AdvFeatureConfig+0x250>)
 800624e:	f7fb f9f9 	bl	8001644 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	430a      	orrs	r2, r1
 8006266:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800626c:	f003 0301 	and.w	r3, r3, #1
 8006270:	2b00      	cmp	r3, #0
 8006272:	d018      	beq.n	80062a6 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006278:	2b00      	cmp	r3, #0
 800627a:	d009      	beq.n	8006290 <UART_AdvFeatureConfig+0x80>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006280:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006284:	d004      	beq.n	8006290 <UART_AdvFeatureConfig+0x80>
 8006286:	f640 41a4 	movw	r1, #3236	@ 0xca4
 800628a:	4875      	ldr	r0, [pc, #468]	@ (8006460 <UART_AdvFeatureConfig+0x250>)
 800628c:	f7fb f9da 	bl	8001644 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	430a      	orrs	r2, r1
 80062a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062aa:	f003 0302 	and.w	r3, r3, #2
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d018      	beq.n	80062e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d009      	beq.n	80062ce <UART_AdvFeatureConfig+0xbe>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062c2:	d004      	beq.n	80062ce <UART_AdvFeatureConfig+0xbe>
 80062c4:	f640 41ab 	movw	r1, #3243	@ 0xcab
 80062c8:	4865      	ldr	r0, [pc, #404]	@ (8006460 <UART_AdvFeatureConfig+0x250>)
 80062ca:	f7fb f9bb 	bl	8001644 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	685b      	ldr	r3, [r3, #4]
 80062d4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	430a      	orrs	r2, r1
 80062e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062e8:	f003 0304 	and.w	r3, r3, #4
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d018      	beq.n	8006322 <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d009      	beq.n	800630c <UART_AdvFeatureConfig+0xfc>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062fc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006300:	d004      	beq.n	800630c <UART_AdvFeatureConfig+0xfc>
 8006302:	f640 41b2 	movw	r1, #3250	@ 0xcb2
 8006306:	4856      	ldr	r0, [pc, #344]	@ (8006460 <UART_AdvFeatureConfig+0x250>)
 8006308:	f7fb f99c 	bl	8001644 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	430a      	orrs	r2, r1
 8006320:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006326:	f003 0310 	and.w	r3, r3, #16
 800632a:	2b00      	cmp	r3, #0
 800632c:	d018      	beq.n	8006360 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006332:	2b00      	cmp	r3, #0
 8006334:	d009      	beq.n	800634a <UART_AdvFeatureConfig+0x13a>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800633a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800633e:	d004      	beq.n	800634a <UART_AdvFeatureConfig+0x13a>
 8006340:	f640 41b9 	movw	r1, #3257	@ 0xcb9
 8006344:	4846      	ldr	r0, [pc, #280]	@ (8006460 <UART_AdvFeatureConfig+0x250>)
 8006346:	f7fb f97d 	bl	8001644 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	430a      	orrs	r2, r1
 800635e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006364:	f003 0320 	and.w	r3, r3, #32
 8006368:	2b00      	cmp	r3, #0
 800636a:	d018      	beq.n	800639e <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006370:	2b00      	cmp	r3, #0
 8006372:	d009      	beq.n	8006388 <UART_AdvFeatureConfig+0x178>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006378:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800637c:	d004      	beq.n	8006388 <UART_AdvFeatureConfig+0x178>
 800637e:	f44f 614c 	mov.w	r1, #3264	@ 0xcc0
 8006382:	4837      	ldr	r0, [pc, #220]	@ (8006460 <UART_AdvFeatureConfig+0x250>)
 8006384:	f7fb f95e 	bl	8001644 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	689b      	ldr	r3, [r3, #8]
 800638e:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	430a      	orrs	r2, r1
 800639c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d064      	beq.n	8006474 <UART_AdvFeatureConfig+0x264>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a2d      	ldr	r2, [pc, #180]	@ (8006464 <UART_AdvFeatureConfig+0x254>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d013      	beq.n	80063dc <UART_AdvFeatureConfig+0x1cc>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a2b      	ldr	r2, [pc, #172]	@ (8006468 <UART_AdvFeatureConfig+0x258>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d00e      	beq.n	80063dc <UART_AdvFeatureConfig+0x1cc>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a2a      	ldr	r2, [pc, #168]	@ (800646c <UART_AdvFeatureConfig+0x25c>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d009      	beq.n	80063dc <UART_AdvFeatureConfig+0x1cc>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4a28      	ldr	r2, [pc, #160]	@ (8006470 <UART_AdvFeatureConfig+0x260>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d004      	beq.n	80063dc <UART_AdvFeatureConfig+0x1cc>
 80063d2:	f640 41c7 	movw	r1, #3271	@ 0xcc7
 80063d6:	4822      	ldr	r0, [pc, #136]	@ (8006460 <UART_AdvFeatureConfig+0x250>)
 80063d8:	f7fb f934 	bl	8001644 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d009      	beq.n	80063f8 <UART_AdvFeatureConfig+0x1e8>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063e8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80063ec:	d004      	beq.n	80063f8 <UART_AdvFeatureConfig+0x1e8>
 80063ee:	f640 41c8 	movw	r1, #3272	@ 0xcc8
 80063f2:	481b      	ldr	r0, [pc, #108]	@ (8006460 <UART_AdvFeatureConfig+0x250>)
 80063f4:	f7fb f926 	bl	8001644 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	430a      	orrs	r2, r1
 800640c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006412:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006416:	d12d      	bne.n	8006474 <UART_AdvFeatureConfig+0x264>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800641c:	2b00      	cmp	r3, #0
 800641e:	d013      	beq.n	8006448 <UART_AdvFeatureConfig+0x238>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006424:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006428:	d00e      	beq.n	8006448 <UART_AdvFeatureConfig+0x238>
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800642e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006432:	d009      	beq.n	8006448 <UART_AdvFeatureConfig+0x238>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006438:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800643c:	d004      	beq.n	8006448 <UART_AdvFeatureConfig+0x238>
 800643e:	f640 41cd 	movw	r1, #3277	@ 0xccd
 8006442:	4807      	ldr	r0, [pc, #28]	@ (8006460 <UART_AdvFeatureConfig+0x250>)
 8006444:	f7fb f8fe 	bl	8001644 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	430a      	orrs	r2, r1
 800645c:	605a      	str	r2, [r3, #4]
 800645e:	e009      	b.n	8006474 <UART_AdvFeatureConfig+0x264>
 8006460:	0800a448 	.word	0x0800a448
 8006464:	40013800 	.word	0x40013800
 8006468:	40004400 	.word	0x40004400
 800646c:	40004800 	.word	0x40004800
 8006470:	40004c00 	.word	0x40004c00
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006478:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800647c:	2b00      	cmp	r3, #0
 800647e:	d018      	beq.n	80064b2 <UART_AdvFeatureConfig+0x2a2>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006484:	2b00      	cmp	r3, #0
 8006486:	d009      	beq.n	800649c <UART_AdvFeatureConfig+0x28c>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800648c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006490:	d004      	beq.n	800649c <UART_AdvFeatureConfig+0x28c>
 8006492:	f640 41d5 	movw	r1, #3285	@ 0xcd5
 8006496:	4809      	ldr	r0, [pc, #36]	@ (80064bc <UART_AdvFeatureConfig+0x2ac>)
 8006498:	f7fb f8d4 	bl	8001644 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	430a      	orrs	r2, r1
 80064b0:	605a      	str	r2, [r3, #4]
  }
}
 80064b2:	bf00      	nop
 80064b4:	3708      	adds	r7, #8
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}
 80064ba:	bf00      	nop
 80064bc:	0800a448 	.word	0x0800a448

080064c0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b098      	sub	sp, #96	@ 0x60
 80064c4:	af02      	add	r7, sp, #8
 80064c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2200      	movs	r2, #0
 80064cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80064d0:	f7fb fb58 	bl	8001b84 <HAL_GetTick>
 80064d4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f003 0308 	and.w	r3, r3, #8
 80064e0:	2b08      	cmp	r3, #8
 80064e2:	d12f      	bne.n	8006544 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80064e4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80064e8:	9300      	str	r3, [sp, #0]
 80064ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80064ec:	2200      	movs	r2, #0
 80064ee:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80064f2:	6878      	ldr	r0, [r7, #4]
 80064f4:	f000 f88e 	bl	8006614 <UART_WaitOnFlagUntilTimeout>
 80064f8:	4603      	mov	r3, r0
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d022      	beq.n	8006544 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006506:	e853 3f00 	ldrex	r3, [r3]
 800650a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800650c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800650e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006512:	653b      	str	r3, [r7, #80]	@ 0x50
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	461a      	mov	r2, r3
 800651a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800651c:	647b      	str	r3, [r7, #68]	@ 0x44
 800651e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006520:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006522:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006524:	e841 2300 	strex	r3, r2, [r1]
 8006528:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800652a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800652c:	2b00      	cmp	r3, #0
 800652e:	d1e6      	bne.n	80064fe <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2220      	movs	r2, #32
 8006534:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2200      	movs	r2, #0
 800653c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006540:	2303      	movs	r3, #3
 8006542:	e063      	b.n	800660c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f003 0304 	and.w	r3, r3, #4
 800654e:	2b04      	cmp	r3, #4
 8006550:	d149      	bne.n	80065e6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006552:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006556:	9300      	str	r3, [sp, #0]
 8006558:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800655a:	2200      	movs	r2, #0
 800655c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006560:	6878      	ldr	r0, [r7, #4]
 8006562:	f000 f857 	bl	8006614 <UART_WaitOnFlagUntilTimeout>
 8006566:	4603      	mov	r3, r0
 8006568:	2b00      	cmp	r3, #0
 800656a:	d03c      	beq.n	80065e6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006574:	e853 3f00 	ldrex	r3, [r3]
 8006578:	623b      	str	r3, [r7, #32]
   return(result);
 800657a:	6a3b      	ldr	r3, [r7, #32]
 800657c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006580:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	461a      	mov	r2, r3
 8006588:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800658a:	633b      	str	r3, [r7, #48]	@ 0x30
 800658c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800658e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006590:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006592:	e841 2300 	strex	r3, r2, [r1]
 8006596:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800659a:	2b00      	cmp	r3, #0
 800659c:	d1e6      	bne.n	800656c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	3308      	adds	r3, #8
 80065a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065a6:	693b      	ldr	r3, [r7, #16]
 80065a8:	e853 3f00 	ldrex	r3, [r3]
 80065ac:	60fb      	str	r3, [r7, #12]
   return(result);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	f023 0301 	bic.w	r3, r3, #1
 80065b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	3308      	adds	r3, #8
 80065bc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80065be:	61fa      	str	r2, [r7, #28]
 80065c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065c2:	69b9      	ldr	r1, [r7, #24]
 80065c4:	69fa      	ldr	r2, [r7, #28]
 80065c6:	e841 2300 	strex	r3, r2, [r1]
 80065ca:	617b      	str	r3, [r7, #20]
   return(result);
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d1e5      	bne.n	800659e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2220      	movs	r2, #32
 80065d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2200      	movs	r2, #0
 80065de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80065e2:	2303      	movs	r3, #3
 80065e4:	e012      	b.n	800660c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2220      	movs	r2, #32
 80065ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2220      	movs	r2, #32
 80065f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2200      	movs	r2, #0
 80065fa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2200      	movs	r2, #0
 8006600:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2200      	movs	r2, #0
 8006606:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800660a:	2300      	movs	r3, #0
}
 800660c:	4618      	mov	r0, r3
 800660e:	3758      	adds	r7, #88	@ 0x58
 8006610:	46bd      	mov	sp, r7
 8006612:	bd80      	pop	{r7, pc}

08006614 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b084      	sub	sp, #16
 8006618:	af00      	add	r7, sp, #0
 800661a:	60f8      	str	r0, [r7, #12]
 800661c:	60b9      	str	r1, [r7, #8]
 800661e:	603b      	str	r3, [r7, #0]
 8006620:	4613      	mov	r3, r2
 8006622:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006624:	e04f      	b.n	80066c6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006626:	69bb      	ldr	r3, [r7, #24]
 8006628:	f1b3 3fff 	cmp.w	r3, #4294967295
 800662c:	d04b      	beq.n	80066c6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800662e:	f7fb faa9 	bl	8001b84 <HAL_GetTick>
 8006632:	4602      	mov	r2, r0
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	1ad3      	subs	r3, r2, r3
 8006638:	69ba      	ldr	r2, [r7, #24]
 800663a:	429a      	cmp	r2, r3
 800663c:	d302      	bcc.n	8006644 <UART_WaitOnFlagUntilTimeout+0x30>
 800663e:	69bb      	ldr	r3, [r7, #24]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d101      	bne.n	8006648 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006644:	2303      	movs	r3, #3
 8006646:	e04e      	b.n	80066e6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f003 0304 	and.w	r3, r3, #4
 8006652:	2b00      	cmp	r3, #0
 8006654:	d037      	beq.n	80066c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	2b80      	cmp	r3, #128	@ 0x80
 800665a:	d034      	beq.n	80066c6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	2b40      	cmp	r3, #64	@ 0x40
 8006660:	d031      	beq.n	80066c6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	69db      	ldr	r3, [r3, #28]
 8006668:	f003 0308 	and.w	r3, r3, #8
 800666c:	2b08      	cmp	r3, #8
 800666e:	d110      	bne.n	8006692 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	2208      	movs	r2, #8
 8006676:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006678:	68f8      	ldr	r0, [r7, #12]
 800667a:	f000 f95b 	bl	8006934 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	2208      	movs	r2, #8
 8006682:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	2200      	movs	r2, #0
 800668a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800668e:	2301      	movs	r3, #1
 8006690:	e029      	b.n	80066e6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	69db      	ldr	r3, [r3, #28]
 8006698:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800669c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80066a0:	d111      	bne.n	80066c6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80066aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80066ac:	68f8      	ldr	r0, [r7, #12]
 80066ae:	f000 f941 	bl	8006934 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	2220      	movs	r2, #32
 80066b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	2200      	movs	r2, #0
 80066be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80066c2:	2303      	movs	r3, #3
 80066c4:	e00f      	b.n	80066e6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	69da      	ldr	r2, [r3, #28]
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	4013      	ands	r3, r2
 80066d0:	68ba      	ldr	r2, [r7, #8]
 80066d2:	429a      	cmp	r2, r3
 80066d4:	bf0c      	ite	eq
 80066d6:	2301      	moveq	r3, #1
 80066d8:	2300      	movne	r3, #0
 80066da:	b2db      	uxtb	r3, r3
 80066dc:	461a      	mov	r2, r3
 80066de:	79fb      	ldrb	r3, [r7, #7]
 80066e0:	429a      	cmp	r2, r3
 80066e2:	d0a0      	beq.n	8006626 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80066e4:	2300      	movs	r3, #0
}
 80066e6:	4618      	mov	r0, r3
 80066e8:	3710      	adds	r7, #16
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bd80      	pop	{r7, pc}
	...

080066f0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80066f0:	b480      	push	{r7}
 80066f2:	b0a3      	sub	sp, #140	@ 0x8c
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	60f8      	str	r0, [r7, #12]
 80066f8:	60b9      	str	r1, [r7, #8]
 80066fa:	4613      	mov	r3, r2
 80066fc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	68ba      	ldr	r2, [r7, #8]
 8006702:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	88fa      	ldrh	r2, [r7, #6]
 8006708:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	88fa      	ldrh	r2, [r7, #6]
 8006710:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	2200      	movs	r2, #0
 8006718:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	689b      	ldr	r3, [r3, #8]
 800671e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006722:	d10e      	bne.n	8006742 <UART_Start_Receive_IT+0x52>
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	691b      	ldr	r3, [r3, #16]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d105      	bne.n	8006738 <UART_Start_Receive_IT+0x48>
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006732:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006736:	e02d      	b.n	8006794 <UART_Start_Receive_IT+0xa4>
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	22ff      	movs	r2, #255	@ 0xff
 800673c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006740:	e028      	b.n	8006794 <UART_Start_Receive_IT+0xa4>
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	689b      	ldr	r3, [r3, #8]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d10d      	bne.n	8006766 <UART_Start_Receive_IT+0x76>
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	691b      	ldr	r3, [r3, #16]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d104      	bne.n	800675c <UART_Start_Receive_IT+0x6c>
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	22ff      	movs	r2, #255	@ 0xff
 8006756:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800675a:	e01b      	b.n	8006794 <UART_Start_Receive_IT+0xa4>
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	227f      	movs	r2, #127	@ 0x7f
 8006760:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006764:	e016      	b.n	8006794 <UART_Start_Receive_IT+0xa4>
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	689b      	ldr	r3, [r3, #8]
 800676a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800676e:	d10d      	bne.n	800678c <UART_Start_Receive_IT+0x9c>
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	691b      	ldr	r3, [r3, #16]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d104      	bne.n	8006782 <UART_Start_Receive_IT+0x92>
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	227f      	movs	r2, #127	@ 0x7f
 800677c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006780:	e008      	b.n	8006794 <UART_Start_Receive_IT+0xa4>
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	223f      	movs	r2, #63	@ 0x3f
 8006786:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800678a:	e003      	b.n	8006794 <UART_Start_Receive_IT+0xa4>
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	2200      	movs	r2, #0
 8006790:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	2200      	movs	r2, #0
 8006798:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	2222      	movs	r2, #34	@ 0x22
 80067a0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	3308      	adds	r3, #8
 80067aa:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80067ae:	e853 3f00 	ldrex	r3, [r3]
 80067b2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80067b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80067b6:	f043 0301 	orr.w	r3, r3, #1
 80067ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	3308      	adds	r3, #8
 80067c4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80067c8:	673a      	str	r2, [r7, #112]	@ 0x70
 80067ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067cc:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80067ce:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80067d0:	e841 2300 	strex	r3, r2, [r1]
 80067d4:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80067d6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d1e3      	bne.n	80067a4 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80067e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80067e4:	d14f      	bne.n	8006886 <UART_Start_Receive_IT+0x196>
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80067ec:	88fa      	ldrh	r2, [r7, #6]
 80067ee:	429a      	cmp	r2, r3
 80067f0:	d349      	bcc.n	8006886 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067fa:	d107      	bne.n	800680c <UART_Start_Receive_IT+0x11c>
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	691b      	ldr	r3, [r3, #16]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d103      	bne.n	800680c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	4a47      	ldr	r2, [pc, #284]	@ (8006924 <UART_Start_Receive_IT+0x234>)
 8006808:	675a      	str	r2, [r3, #116]	@ 0x74
 800680a:	e002      	b.n	8006812 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	4a46      	ldr	r2, [pc, #280]	@ (8006928 <UART_Start_Receive_IT+0x238>)
 8006810:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	691b      	ldr	r3, [r3, #16]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d01a      	beq.n	8006850 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006820:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006822:	e853 3f00 	ldrex	r3, [r3]
 8006826:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006828:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800682a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800682e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	461a      	mov	r2, r3
 8006838:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800683c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800683e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006840:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006842:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006844:	e841 2300 	strex	r3, r2, [r1]
 8006848:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800684a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800684c:	2b00      	cmp	r3, #0
 800684e:	d1e4      	bne.n	800681a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	3308      	adds	r3, #8
 8006856:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006858:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800685a:	e853 3f00 	ldrex	r3, [r3]
 800685e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006860:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006862:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006866:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	3308      	adds	r3, #8
 800686e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006870:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006872:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006874:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006876:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006878:	e841 2300 	strex	r3, r2, [r1]
 800687c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800687e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006880:	2b00      	cmp	r3, #0
 8006882:	d1e5      	bne.n	8006850 <UART_Start_Receive_IT+0x160>
 8006884:	e046      	b.n	8006914 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800688e:	d107      	bne.n	80068a0 <UART_Start_Receive_IT+0x1b0>
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	691b      	ldr	r3, [r3, #16]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d103      	bne.n	80068a0 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	4a24      	ldr	r2, [pc, #144]	@ (800692c <UART_Start_Receive_IT+0x23c>)
 800689c:	675a      	str	r2, [r3, #116]	@ 0x74
 800689e:	e002      	b.n	80068a6 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	4a23      	ldr	r2, [pc, #140]	@ (8006930 <UART_Start_Receive_IT+0x240>)
 80068a4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	691b      	ldr	r3, [r3, #16]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d019      	beq.n	80068e2 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068b6:	e853 3f00 	ldrex	r3, [r3]
 80068ba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80068bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068be:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80068c2:	677b      	str	r3, [r7, #116]	@ 0x74
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	461a      	mov	r2, r3
 80068ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80068cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80068ce:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068d0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80068d2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80068d4:	e841 2300 	strex	r3, r2, [r1]
 80068d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80068da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d1e6      	bne.n	80068ae <UART_Start_Receive_IT+0x1be>
 80068e0:	e018      	b.n	8006914 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068e8:	697b      	ldr	r3, [r7, #20]
 80068ea:	e853 3f00 	ldrex	r3, [r3]
 80068ee:	613b      	str	r3, [r7, #16]
   return(result);
 80068f0:	693b      	ldr	r3, [r7, #16]
 80068f2:	f043 0320 	orr.w	r3, r3, #32
 80068f6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	461a      	mov	r2, r3
 80068fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006900:	623b      	str	r3, [r7, #32]
 8006902:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006904:	69f9      	ldr	r1, [r7, #28]
 8006906:	6a3a      	ldr	r2, [r7, #32]
 8006908:	e841 2300 	strex	r3, r2, [r1]
 800690c:	61bb      	str	r3, [r7, #24]
   return(result);
 800690e:	69bb      	ldr	r3, [r7, #24]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d1e6      	bne.n	80068e2 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8006914:	2300      	movs	r3, #0
}
 8006916:	4618      	mov	r0, r3
 8006918:	378c      	adds	r7, #140	@ 0x8c
 800691a:	46bd      	mov	sp, r7
 800691c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006920:	4770      	bx	lr
 8006922:	bf00      	nop
 8006924:	08007155 	.word	0x08007155
 8006928:	08006df5 	.word	0x08006df5
 800692c:	08006c3d 	.word	0x08006c3d
 8006930:	08006a85 	.word	0x08006a85

08006934 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006934:	b480      	push	{r7}
 8006936:	b095      	sub	sp, #84	@ 0x54
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006942:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006944:	e853 3f00 	ldrex	r3, [r3]
 8006948:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800694a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800694c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006950:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	461a      	mov	r2, r3
 8006958:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800695a:	643b      	str	r3, [r7, #64]	@ 0x40
 800695c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800695e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006960:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006962:	e841 2300 	strex	r3, r2, [r1]
 8006966:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800696a:	2b00      	cmp	r3, #0
 800696c:	d1e6      	bne.n	800693c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	3308      	adds	r3, #8
 8006974:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006976:	6a3b      	ldr	r3, [r7, #32]
 8006978:	e853 3f00 	ldrex	r3, [r3]
 800697c:	61fb      	str	r3, [r7, #28]
   return(result);
 800697e:	69fb      	ldr	r3, [r7, #28]
 8006980:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006984:	f023 0301 	bic.w	r3, r3, #1
 8006988:	64bb      	str	r3, [r7, #72]	@ 0x48
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	3308      	adds	r3, #8
 8006990:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006992:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006994:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006996:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006998:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800699a:	e841 2300 	strex	r3, r2, [r1]
 800699e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80069a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d1e3      	bne.n	800696e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80069aa:	2b01      	cmp	r3, #1
 80069ac:	d118      	bne.n	80069e0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	e853 3f00 	ldrex	r3, [r3]
 80069ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	f023 0310 	bic.w	r3, r3, #16
 80069c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	461a      	mov	r2, r3
 80069ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80069cc:	61bb      	str	r3, [r7, #24]
 80069ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069d0:	6979      	ldr	r1, [r7, #20]
 80069d2:	69ba      	ldr	r2, [r7, #24]
 80069d4:	e841 2300 	strex	r3, r2, [r1]
 80069d8:	613b      	str	r3, [r7, #16]
   return(result);
 80069da:	693b      	ldr	r3, [r7, #16]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d1e6      	bne.n	80069ae <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2220      	movs	r2, #32
 80069e4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2200      	movs	r2, #0
 80069ec:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2200      	movs	r2, #0
 80069f2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80069f4:	bf00      	nop
 80069f6:	3754      	adds	r7, #84	@ 0x54
 80069f8:	46bd      	mov	sp, r7
 80069fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fe:	4770      	bx	lr

08006a00 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b084      	sub	sp, #16
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a0c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	2200      	movs	r2, #0
 8006a12:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006a1e:	68f8      	ldr	r0, [r7, #12]
 8006a20:	f7ff f832 	bl	8005a88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a24:	bf00      	nop
 8006a26:	3710      	adds	r7, #16
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bd80      	pop	{r7, pc}

08006a2c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b088      	sub	sp, #32
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	e853 3f00 	ldrex	r3, [r3]
 8006a40:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a48:	61fb      	str	r3, [r7, #28]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	461a      	mov	r2, r3
 8006a50:	69fb      	ldr	r3, [r7, #28]
 8006a52:	61bb      	str	r3, [r7, #24]
 8006a54:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a56:	6979      	ldr	r1, [r7, #20]
 8006a58:	69ba      	ldr	r2, [r7, #24]
 8006a5a:	e841 2300 	strex	r3, r2, [r1]
 8006a5e:	613b      	str	r3, [r7, #16]
   return(result);
 8006a60:	693b      	ldr	r3, [r7, #16]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d1e6      	bne.n	8006a34 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2220      	movs	r2, #32
 8006a6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2200      	movs	r2, #0
 8006a72:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006a74:	6878      	ldr	r0, [r7, #4]
 8006a76:	f7fe fffd 	bl	8005a74 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a7a:	bf00      	nop
 8006a7c:	3720      	adds	r7, #32
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bd80      	pop	{r7, pc}
	...

08006a84 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b09c      	sub	sp, #112	@ 0x70
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006a92:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a9c:	2b22      	cmp	r3, #34	@ 0x22
 8006a9e:	f040 80be 	bne.w	8006c1e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aa8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006aac:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006ab0:	b2d9      	uxtb	r1, r3
 8006ab2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006ab6:	b2da      	uxtb	r2, r3
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006abc:	400a      	ands	r2, r1
 8006abe:	b2d2      	uxtb	r2, r2
 8006ac0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ac6:	1c5a      	adds	r2, r3, #1
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006ad2:	b29b      	uxth	r3, r3
 8006ad4:	3b01      	subs	r3, #1
 8006ad6:	b29a      	uxth	r2, r3
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006ae4:	b29b      	uxth	r3, r3
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	f040 80a1 	bne.w	8006c2e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006af2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006af4:	e853 3f00 	ldrex	r3, [r3]
 8006af8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006afa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006afc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b00:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	461a      	mov	r2, r3
 8006b08:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006b0a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006b0c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b0e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006b10:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006b12:	e841 2300 	strex	r3, r2, [r1]
 8006b16:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006b18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d1e6      	bne.n	8006aec <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	3308      	adds	r3, #8
 8006b24:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b28:	e853 3f00 	ldrex	r3, [r3]
 8006b2c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006b2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b30:	f023 0301 	bic.w	r3, r3, #1
 8006b34:	667b      	str	r3, [r7, #100]	@ 0x64
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	3308      	adds	r3, #8
 8006b3c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006b3e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006b40:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b42:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b44:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b46:	e841 2300 	strex	r3, r2, [r1]
 8006b4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006b4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d1e5      	bne.n	8006b1e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2220      	movs	r2, #32
 8006b56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2200      	movs	r2, #0
 8006b64:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	4a33      	ldr	r2, [pc, #204]	@ (8006c38 <UART_RxISR_8BIT+0x1b4>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d01f      	beq.n	8006bb0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d018      	beq.n	8006bb0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b86:	e853 3f00 	ldrex	r3, [r3]
 8006b8a:	623b      	str	r3, [r7, #32]
   return(result);
 8006b8c:	6a3b      	ldr	r3, [r7, #32]
 8006b8e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006b92:	663b      	str	r3, [r7, #96]	@ 0x60
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	461a      	mov	r2, r3
 8006b9a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006b9c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006b9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ba2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ba4:	e841 2300 	strex	r3, r2, [r1]
 8006ba8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006baa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d1e6      	bne.n	8006b7e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d12e      	bne.n	8006c16 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	e853 3f00 	ldrex	r3, [r3]
 8006bca:	60fb      	str	r3, [r7, #12]
   return(result);
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	f023 0310 	bic.w	r3, r3, #16
 8006bd2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	461a      	mov	r2, r3
 8006bda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006bdc:	61fb      	str	r3, [r7, #28]
 8006bde:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be0:	69b9      	ldr	r1, [r7, #24]
 8006be2:	69fa      	ldr	r2, [r7, #28]
 8006be4:	e841 2300 	strex	r3, r2, [r1]
 8006be8:	617b      	str	r3, [r7, #20]
   return(result);
 8006bea:	697b      	ldr	r3, [r7, #20]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d1e6      	bne.n	8006bbe <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	69db      	ldr	r3, [r3, #28]
 8006bf6:	f003 0310 	and.w	r3, r3, #16
 8006bfa:	2b10      	cmp	r3, #16
 8006bfc:	d103      	bne.n	8006c06 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	2210      	movs	r2, #16
 8006c04:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006c0c:	4619      	mov	r1, r3
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	f7fe ff44 	bl	8005a9c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006c14:	e00b      	b.n	8006c2e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f7f9 ff80 	bl	8000b1c <HAL_UART_RxCpltCallback>
}
 8006c1c:	e007      	b.n	8006c2e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	699a      	ldr	r2, [r3, #24]
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f042 0208 	orr.w	r2, r2, #8
 8006c2c:	619a      	str	r2, [r3, #24]
}
 8006c2e:	bf00      	nop
 8006c30:	3770      	adds	r7, #112	@ 0x70
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}
 8006c36:	bf00      	nop
 8006c38:	40008000 	.word	0x40008000

08006c3c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b09c      	sub	sp, #112	@ 0x70
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006c4a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006c54:	2b22      	cmp	r3, #34	@ 0x22
 8006c56:	f040 80be 	bne.w	8006dd6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c60:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c68:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8006c6a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8006c6e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006c72:	4013      	ands	r3, r2
 8006c74:	b29a      	uxth	r2, r3
 8006c76:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006c78:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c7e:	1c9a      	adds	r2, r3, #2
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006c8a:	b29b      	uxth	r3, r3
 8006c8c:	3b01      	subs	r3, #1
 8006c8e:	b29a      	uxth	r2, r3
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006c9c:	b29b      	uxth	r3, r3
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	f040 80a1 	bne.w	8006de6 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006caa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006cac:	e853 3f00 	ldrex	r3, [r3]
 8006cb0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006cb2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006cb4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006cb8:	667b      	str	r3, [r7, #100]	@ 0x64
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	461a      	mov	r2, r3
 8006cc0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006cc2:	657b      	str	r3, [r7, #84]	@ 0x54
 8006cc4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cc6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006cc8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006cca:	e841 2300 	strex	r3, r2, [r1]
 8006cce:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006cd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d1e6      	bne.n	8006ca4 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	3308      	adds	r3, #8
 8006cdc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ce0:	e853 3f00 	ldrex	r3, [r3]
 8006ce4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ce8:	f023 0301 	bic.w	r3, r3, #1
 8006cec:	663b      	str	r3, [r7, #96]	@ 0x60
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	3308      	adds	r3, #8
 8006cf4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006cf6:	643a      	str	r2, [r7, #64]	@ 0x40
 8006cf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cfa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006cfc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006cfe:	e841 2300 	strex	r3, r2, [r1]
 8006d02:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006d04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d1e5      	bne.n	8006cd6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2220      	movs	r2, #32
 8006d0e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2200      	movs	r2, #0
 8006d16:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4a33      	ldr	r2, [pc, #204]	@ (8006df0 <UART_RxISR_16BIT+0x1b4>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d01f      	beq.n	8006d68 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	685b      	ldr	r3, [r3, #4]
 8006d2e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d018      	beq.n	8006d68 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d3c:	6a3b      	ldr	r3, [r7, #32]
 8006d3e:	e853 3f00 	ldrex	r3, [r3]
 8006d42:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d44:	69fb      	ldr	r3, [r7, #28]
 8006d46:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006d4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	461a      	mov	r2, r3
 8006d52:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d56:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d58:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d5a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d5c:	e841 2300 	strex	r3, r2, [r1]
 8006d60:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d1e6      	bne.n	8006d36 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d6c:	2b01      	cmp	r3, #1
 8006d6e:	d12e      	bne.n	8006dce <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2200      	movs	r2, #0
 8006d74:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	e853 3f00 	ldrex	r3, [r3]
 8006d82:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	f023 0310 	bic.w	r3, r3, #16
 8006d8a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	461a      	mov	r2, r3
 8006d92:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d94:	61bb      	str	r3, [r7, #24]
 8006d96:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d98:	6979      	ldr	r1, [r7, #20]
 8006d9a:	69ba      	ldr	r2, [r7, #24]
 8006d9c:	e841 2300 	strex	r3, r2, [r1]
 8006da0:	613b      	str	r3, [r7, #16]
   return(result);
 8006da2:	693b      	ldr	r3, [r7, #16]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d1e6      	bne.n	8006d76 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	69db      	ldr	r3, [r3, #28]
 8006dae:	f003 0310 	and.w	r3, r3, #16
 8006db2:	2b10      	cmp	r3, #16
 8006db4:	d103      	bne.n	8006dbe <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	2210      	movs	r2, #16
 8006dbc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006dc4:	4619      	mov	r1, r3
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f7fe fe68 	bl	8005a9c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006dcc:	e00b      	b.n	8006de6 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f7f9 fea4 	bl	8000b1c <HAL_UART_RxCpltCallback>
}
 8006dd4:	e007      	b.n	8006de6 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	699a      	ldr	r2, [r3, #24]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f042 0208 	orr.w	r2, r2, #8
 8006de4:	619a      	str	r2, [r3, #24]
}
 8006de6:	bf00      	nop
 8006de8:	3770      	adds	r7, #112	@ 0x70
 8006dea:	46bd      	mov	sp, r7
 8006dec:	bd80      	pop	{r7, pc}
 8006dee:	bf00      	nop
 8006df0:	40008000 	.word	0x40008000

08006df4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b0ac      	sub	sp, #176	@ 0xb0
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006e02:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	69db      	ldr	r3, [r3, #28]
 8006e0c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	689b      	ldr	r3, [r3, #8]
 8006e20:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006e2a:	2b22      	cmp	r3, #34	@ 0x22
 8006e2c:	f040 8182 	bne.w	8007134 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006e36:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006e3a:	e125      	b.n	8007088 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e42:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006e46:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8006e4a:	b2d9      	uxtb	r1, r3
 8006e4c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8006e50:	b2da      	uxtb	r2, r3
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e56:	400a      	ands	r2, r1
 8006e58:	b2d2      	uxtb	r2, r2
 8006e5a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e60:	1c5a      	adds	r2, r3, #1
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006e6c:	b29b      	uxth	r3, r3
 8006e6e:	3b01      	subs	r3, #1
 8006e70:	b29a      	uxth	r2, r3
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	69db      	ldr	r3, [r3, #28]
 8006e7e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006e82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006e86:	f003 0307 	and.w	r3, r3, #7
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d053      	beq.n	8006f36 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006e8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006e92:	f003 0301 	and.w	r3, r3, #1
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d011      	beq.n	8006ebe <UART_RxISR_8BIT_FIFOEN+0xca>
 8006e9a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006e9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d00b      	beq.n	8006ebe <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	2201      	movs	r2, #1
 8006eac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006eb4:	f043 0201 	orr.w	r2, r3, #1
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006ebe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006ec2:	f003 0302 	and.w	r3, r3, #2
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d011      	beq.n	8006eee <UART_RxISR_8BIT_FIFOEN+0xfa>
 8006eca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006ece:	f003 0301 	and.w	r3, r3, #1
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d00b      	beq.n	8006eee <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	2202      	movs	r2, #2
 8006edc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ee4:	f043 0204 	orr.w	r2, r3, #4
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006eee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006ef2:	f003 0304 	and.w	r3, r3, #4
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d011      	beq.n	8006f1e <UART_RxISR_8BIT_FIFOEN+0x12a>
 8006efa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006efe:	f003 0301 	and.w	r3, r3, #1
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d00b      	beq.n	8006f1e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	2204      	movs	r2, #4
 8006f0c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f14:	f043 0202 	orr.w	r2, r3, #2
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d006      	beq.n	8006f36 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006f28:	6878      	ldr	r0, [r7, #4]
 8006f2a:	f7fe fdad 	bl	8005a88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2200      	movs	r2, #0
 8006f32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006f3c:	b29b      	uxth	r3, r3
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	f040 80a2 	bne.w	8007088 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f4a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006f4c:	e853 3f00 	ldrex	r3, [r3]
 8006f50:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8006f52:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f58:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	461a      	mov	r2, r3
 8006f62:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006f66:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006f68:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f6a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8006f6c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006f6e:	e841 2300 	strex	r3, r2, [r1]
 8006f72:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8006f74:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d1e4      	bne.n	8006f44 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	3308      	adds	r3, #8
 8006f80:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f84:	e853 3f00 	ldrex	r3, [r3]
 8006f88:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8006f8a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006f8c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006f90:	f023 0301 	bic.w	r3, r3, #1
 8006f94:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	3308      	adds	r3, #8
 8006f9e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006fa2:	66ba      	str	r2, [r7, #104]	@ 0x68
 8006fa4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fa6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8006fa8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006faa:	e841 2300 	strex	r3, r2, [r1]
 8006fae:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006fb0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d1e1      	bne.n	8006f7a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2220      	movs	r2, #32
 8006fba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	4a5f      	ldr	r2, [pc, #380]	@ (800714c <UART_RxISR_8BIT_FIFOEN+0x358>)
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	d021      	beq.n	8007018 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d01a      	beq.n	8007018 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fe8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006fea:	e853 3f00 	ldrex	r3, [r3]
 8006fee:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006ff0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ff2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006ff6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	461a      	mov	r2, r3
 8007000:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007004:	657b      	str	r3, [r7, #84]	@ 0x54
 8007006:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007008:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800700a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800700c:	e841 2300 	strex	r3, r2, [r1]
 8007010:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007012:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007014:	2b00      	cmp	r3, #0
 8007016:	d1e4      	bne.n	8006fe2 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800701c:	2b01      	cmp	r3, #1
 800701e:	d130      	bne.n	8007082 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2200      	movs	r2, #0
 8007024:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800702c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800702e:	e853 3f00 	ldrex	r3, [r3]
 8007032:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007036:	f023 0310 	bic.w	r3, r3, #16
 800703a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	461a      	mov	r2, r3
 8007044:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007048:	643b      	str	r3, [r7, #64]	@ 0x40
 800704a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800704c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800704e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007050:	e841 2300 	strex	r3, r2, [r1]
 8007054:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007058:	2b00      	cmp	r3, #0
 800705a:	d1e4      	bne.n	8007026 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	69db      	ldr	r3, [r3, #28]
 8007062:	f003 0310 	and.w	r3, r3, #16
 8007066:	2b10      	cmp	r3, #16
 8007068:	d103      	bne.n	8007072 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	2210      	movs	r2, #16
 8007070:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007078:	4619      	mov	r1, r3
 800707a:	6878      	ldr	r0, [r7, #4]
 800707c:	f7fe fd0e 	bl	8005a9c <HAL_UARTEx_RxEventCallback>
 8007080:	e002      	b.n	8007088 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007082:	6878      	ldr	r0, [r7, #4]
 8007084:	f7f9 fd4a 	bl	8000b1c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007088:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800708c:	2b00      	cmp	r3, #0
 800708e:	d006      	beq.n	800709e <UART_RxISR_8BIT_FIFOEN+0x2aa>
 8007090:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007094:	f003 0320 	and.w	r3, r3, #32
 8007098:	2b00      	cmp	r3, #0
 800709a:	f47f aecf 	bne.w	8006e3c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80070a4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80070a8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d049      	beq.n	8007144 <UART_RxISR_8BIT_FIFOEN+0x350>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80070b6:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80070ba:	429a      	cmp	r2, r3
 80070bc:	d242      	bcs.n	8007144 <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	3308      	adds	r3, #8
 80070c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070c6:	6a3b      	ldr	r3, [r7, #32]
 80070c8:	e853 3f00 	ldrex	r3, [r3]
 80070cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80070ce:	69fb      	ldr	r3, [r7, #28]
 80070d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80070d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	3308      	adds	r3, #8
 80070de:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80070e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80070e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80070e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80070ea:	e841 2300 	strex	r3, r2, [r1]
 80070ee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80070f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d1e3      	bne.n	80070be <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	4a15      	ldr	r2, [pc, #84]	@ (8007150 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80070fa:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	e853 3f00 	ldrex	r3, [r3]
 8007108:	60bb      	str	r3, [r7, #8]
   return(result);
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	f043 0320 	orr.w	r3, r3, #32
 8007110:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	461a      	mov	r2, r3
 800711a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800711e:	61bb      	str	r3, [r7, #24]
 8007120:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007122:	6979      	ldr	r1, [r7, #20]
 8007124:	69ba      	ldr	r2, [r7, #24]
 8007126:	e841 2300 	strex	r3, r2, [r1]
 800712a:	613b      	str	r3, [r7, #16]
   return(result);
 800712c:	693b      	ldr	r3, [r7, #16]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d1e4      	bne.n	80070fc <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007132:	e007      	b.n	8007144 <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	699a      	ldr	r2, [r3, #24]
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f042 0208 	orr.w	r2, r2, #8
 8007142:	619a      	str	r2, [r3, #24]
}
 8007144:	bf00      	nop
 8007146:	37b0      	adds	r7, #176	@ 0xb0
 8007148:	46bd      	mov	sp, r7
 800714a:	bd80      	pop	{r7, pc}
 800714c:	40008000 	.word	0x40008000
 8007150:	08006a85 	.word	0x08006a85

08007154 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b0ae      	sub	sp, #184	@ 0xb8
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007162:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	69db      	ldr	r3, [r3, #28]
 800716c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	689b      	ldr	r3, [r3, #8]
 8007180:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800718a:	2b22      	cmp	r3, #34	@ 0x22
 800718c:	f040 8186 	bne.w	800749c <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007196:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800719a:	e129      	b.n	80073f0 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071a2:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80071ae:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80071b2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80071b6:	4013      	ands	r3, r2
 80071b8:	b29a      	uxth	r2, r3
 80071ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80071be:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071c4:	1c9a      	adds	r2, r3, #2
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80071d0:	b29b      	uxth	r3, r3
 80071d2:	3b01      	subs	r3, #1
 80071d4:	b29a      	uxth	r2, r3
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	69db      	ldr	r3, [r3, #28]
 80071e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80071e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80071ea:	f003 0307 	and.w	r3, r3, #7
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d053      	beq.n	800729a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80071f2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80071f6:	f003 0301 	and.w	r3, r3, #1
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d011      	beq.n	8007222 <UART_RxISR_16BIT_FIFOEN+0xce>
 80071fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007202:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007206:	2b00      	cmp	r3, #0
 8007208:	d00b      	beq.n	8007222 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	2201      	movs	r2, #1
 8007210:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007218:	f043 0201 	orr.w	r2, r3, #1
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007222:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007226:	f003 0302 	and.w	r3, r3, #2
 800722a:	2b00      	cmp	r3, #0
 800722c:	d011      	beq.n	8007252 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800722e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007232:	f003 0301 	and.w	r3, r3, #1
 8007236:	2b00      	cmp	r3, #0
 8007238:	d00b      	beq.n	8007252 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	2202      	movs	r2, #2
 8007240:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007248:	f043 0204 	orr.w	r2, r3, #4
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007252:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007256:	f003 0304 	and.w	r3, r3, #4
 800725a:	2b00      	cmp	r3, #0
 800725c:	d011      	beq.n	8007282 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800725e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007262:	f003 0301 	and.w	r3, r3, #1
 8007266:	2b00      	cmp	r3, #0
 8007268:	d00b      	beq.n	8007282 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	2204      	movs	r2, #4
 8007270:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007278:	f043 0202 	orr.w	r2, r3, #2
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007288:	2b00      	cmp	r3, #0
 800728a:	d006      	beq.n	800729a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800728c:	6878      	ldr	r0, [r7, #4]
 800728e:	f7fe fbfb 	bl	8005a88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2200      	movs	r2, #0
 8007296:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80072a0:	b29b      	uxth	r3, r3
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	f040 80a4 	bne.w	80073f0 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80072b0:	e853 3f00 	ldrex	r3, [r3]
 80072b4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80072b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80072b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80072bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	461a      	mov	r2, r3
 80072c6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80072ca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80072ce:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072d0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80072d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80072d6:	e841 2300 	strex	r3, r2, [r1]
 80072da:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80072dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d1e2      	bne.n	80072a8 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	3308      	adds	r3, #8
 80072e8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80072ec:	e853 3f00 	ldrex	r3, [r3]
 80072f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80072f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80072f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80072f8:	f023 0301 	bic.w	r3, r3, #1
 80072fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	3308      	adds	r3, #8
 8007306:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800730a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800730c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800730e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007310:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007312:	e841 2300 	strex	r3, r2, [r1]
 8007316:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007318:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800731a:	2b00      	cmp	r3, #0
 800731c:	d1e1      	bne.n	80072e2 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2220      	movs	r2, #32
 8007322:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2200      	movs	r2, #0
 800732a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2200      	movs	r2, #0
 8007330:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	4a5f      	ldr	r2, [pc, #380]	@ (80074b4 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8007338:	4293      	cmp	r3, r2
 800733a:	d021      	beq.n	8007380 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	685b      	ldr	r3, [r3, #4]
 8007342:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007346:	2b00      	cmp	r3, #0
 8007348:	d01a      	beq.n	8007380 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007350:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007352:	e853 3f00 	ldrex	r3, [r3]
 8007356:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007358:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800735a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800735e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	461a      	mov	r2, r3
 8007368:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800736c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800736e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007370:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007372:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007374:	e841 2300 	strex	r3, r2, [r1]
 8007378:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800737a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800737c:	2b00      	cmp	r3, #0
 800737e:	d1e4      	bne.n	800734a <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007384:	2b01      	cmp	r3, #1
 8007386:	d130      	bne.n	80073ea <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2200      	movs	r2, #0
 800738c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007396:	e853 3f00 	ldrex	r3, [r3]
 800739a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800739c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800739e:	f023 0310 	bic.w	r3, r3, #16
 80073a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	461a      	mov	r2, r3
 80073ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80073b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80073b2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80073b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80073b8:	e841 2300 	strex	r3, r2, [r1]
 80073bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80073be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d1e4      	bne.n	800738e <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	69db      	ldr	r3, [r3, #28]
 80073ca:	f003 0310 	and.w	r3, r3, #16
 80073ce:	2b10      	cmp	r3, #16
 80073d0:	d103      	bne.n	80073da <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	2210      	movs	r2, #16
 80073d8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80073e0:	4619      	mov	r1, r3
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f7fe fb5a 	bl	8005a9c <HAL_UARTEx_RxEventCallback>
 80073e8:	e002      	b.n	80073f0 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f7f9 fb96 	bl	8000b1c <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80073f0:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d006      	beq.n	8007406 <UART_RxISR_16BIT_FIFOEN+0x2b2>
 80073f8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80073fc:	f003 0320 	and.w	r3, r3, #32
 8007400:	2b00      	cmp	r3, #0
 8007402:	f47f aecb 	bne.w	800719c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800740c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007410:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8007414:	2b00      	cmp	r3, #0
 8007416:	d049      	beq.n	80074ac <UART_RxISR_16BIT_FIFOEN+0x358>
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800741e:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8007422:	429a      	cmp	r2, r3
 8007424:	d242      	bcs.n	80074ac <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	3308      	adds	r3, #8
 800742c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800742e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007430:	e853 3f00 	ldrex	r3, [r3]
 8007434:	623b      	str	r3, [r7, #32]
   return(result);
 8007436:	6a3b      	ldr	r3, [r7, #32]
 8007438:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800743c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	3308      	adds	r3, #8
 8007446:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800744a:	633a      	str	r2, [r7, #48]	@ 0x30
 800744c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800744e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007450:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007452:	e841 2300 	strex	r3, r2, [r1]
 8007456:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800745a:	2b00      	cmp	r3, #0
 800745c:	d1e3      	bne.n	8007426 <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	4a15      	ldr	r2, [pc, #84]	@ (80074b8 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8007462:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800746a:	693b      	ldr	r3, [r7, #16]
 800746c:	e853 3f00 	ldrex	r3, [r3]
 8007470:	60fb      	str	r3, [r7, #12]
   return(result);
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	f043 0320 	orr.w	r3, r3, #32
 8007478:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	461a      	mov	r2, r3
 8007482:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007486:	61fb      	str	r3, [r7, #28]
 8007488:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800748a:	69b9      	ldr	r1, [r7, #24]
 800748c:	69fa      	ldr	r2, [r7, #28]
 800748e:	e841 2300 	strex	r3, r2, [r1]
 8007492:	617b      	str	r3, [r7, #20]
   return(result);
 8007494:	697b      	ldr	r3, [r7, #20]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d1e4      	bne.n	8007464 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800749a:	e007      	b.n	80074ac <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	699a      	ldr	r2, [r3, #24]
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f042 0208 	orr.w	r2, r2, #8
 80074aa:	619a      	str	r2, [r3, #24]
}
 80074ac:	bf00      	nop
 80074ae:	37b8      	adds	r7, #184	@ 0xb8
 80074b0:	46bd      	mov	sp, r7
 80074b2:	bd80      	pop	{r7, pc}
 80074b4:	40008000 	.word	0x40008000
 80074b8:	08006c3d 	.word	0x08006c3d

080074bc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80074bc:	b480      	push	{r7}
 80074be:	b083      	sub	sp, #12
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80074c4:	bf00      	nop
 80074c6:	370c      	adds	r7, #12
 80074c8:	46bd      	mov	sp, r7
 80074ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ce:	4770      	bx	lr

080074d0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80074d0:	b480      	push	{r7}
 80074d2:	b083      	sub	sp, #12
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80074d8:	bf00      	nop
 80074da:	370c      	adds	r7, #12
 80074dc:	46bd      	mov	sp, r7
 80074de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e2:	4770      	bx	lr

080074e4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b083      	sub	sp, #12
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80074ec:	bf00      	nop
 80074ee:	370c      	adds	r7, #12
 80074f0:	46bd      	mov	sp, r7
 80074f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f6:	4770      	bx	lr

080074f8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b084      	sub	sp, #16
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1;

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	4a27      	ldr	r2, [pc, #156]	@ (80075a4 <HAL_UARTEx_DisableFifoMode+0xac>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d018      	beq.n	800753c <HAL_UARTEx_DisableFifoMode+0x44>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4a26      	ldr	r2, [pc, #152]	@ (80075a8 <HAL_UARTEx_DisableFifoMode+0xb0>)
 8007510:	4293      	cmp	r3, r2
 8007512:	d013      	beq.n	800753c <HAL_UARTEx_DisableFifoMode+0x44>
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	4a24      	ldr	r2, [pc, #144]	@ (80075ac <HAL_UARTEx_DisableFifoMode+0xb4>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d00e      	beq.n	800753c <HAL_UARTEx_DisableFifoMode+0x44>
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	4a23      	ldr	r2, [pc, #140]	@ (80075b0 <HAL_UARTEx_DisableFifoMode+0xb8>)
 8007524:	4293      	cmp	r3, r2
 8007526:	d009      	beq.n	800753c <HAL_UARTEx_DisableFifoMode+0x44>
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	4a21      	ldr	r2, [pc, #132]	@ (80075b4 <HAL_UARTEx_DisableFifoMode+0xbc>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d004      	beq.n	800753c <HAL_UARTEx_DisableFifoMode+0x44>
 8007532:	f240 2136 	movw	r1, #566	@ 0x236
 8007536:	4820      	ldr	r0, [pc, #128]	@ (80075b8 <HAL_UARTEx_DisableFifoMode+0xc0>)
 8007538:	f7fa f884 	bl	8001644 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(huart);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007542:	2b01      	cmp	r3, #1
 8007544:	d101      	bne.n	800754a <HAL_UARTEx_DisableFifoMode+0x52>
 8007546:	2302      	movs	r3, #2
 8007548:	e027      	b.n	800759a <HAL_UARTEx_DisableFifoMode+0xa2>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2201      	movs	r2, #1
 800754e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2224      	movs	r2, #36	@ 0x24
 8007556:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	681a      	ldr	r2, [r3, #0]
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f022 0201 	bic.w	r2, r2, #1
 8007570:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007578:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2200      	movs	r2, #0
 800757e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	68fa      	ldr	r2, [r7, #12]
 8007586:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2220      	movs	r2, #32
 800758c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2200      	movs	r2, #0
 8007594:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007598:	2300      	movs	r3, #0
}
 800759a:	4618      	mov	r0, r3
 800759c:	3710      	adds	r7, #16
 800759e:	46bd      	mov	sp, r7
 80075a0:	bd80      	pop	{r7, pc}
 80075a2:	bf00      	nop
 80075a4:	40013800 	.word	0x40013800
 80075a8:	40004400 	.word	0x40004400
 80075ac:	40004800 	.word	0x40004800
 80075b0:	40004c00 	.word	0x40004c00
 80075b4:	40008000 	.word	0x40008000
 80075b8:	0800a484 	.word	0x0800a484

080075bc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b084      	sub	sp, #16
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
 80075c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4a38      	ldr	r2, [pc, #224]	@ (80076ac <HAL_UARTEx_SetTxFifoThreshold+0xf0>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d018      	beq.n	8007602 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	4a36      	ldr	r2, [pc, #216]	@ (80076b0 <HAL_UARTEx_SetTxFifoThreshold+0xf4>)
 80075d6:	4293      	cmp	r3, r2
 80075d8:	d013      	beq.n	8007602 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4a35      	ldr	r2, [pc, #212]	@ (80076b4 <HAL_UARTEx_SetTxFifoThreshold+0xf8>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d00e      	beq.n	8007602 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a33      	ldr	r2, [pc, #204]	@ (80076b8 <HAL_UARTEx_SetTxFifoThreshold+0xfc>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d009      	beq.n	8007602 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4a32      	ldr	r2, [pc, #200]	@ (80076bc <HAL_UARTEx_SetTxFifoThreshold+0x100>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d004      	beq.n	8007602 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 80075f8:	f44f 7119 	mov.w	r1, #612	@ 0x264
 80075fc:	4830      	ldr	r0, [pc, #192]	@ (80076c0 <HAL_UARTEx_SetTxFifoThreshold+0x104>)
 80075fe:	f7fa f821 	bl	8001644 <assert_failed>
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d018      	beq.n	800763a <HAL_UARTEx_SetTxFifoThreshold+0x7e>
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800760e:	d014      	beq.n	800763a <HAL_UARTEx_SetTxFifoThreshold+0x7e>
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007616:	d010      	beq.n	800763a <HAL_UARTEx_SetTxFifoThreshold+0x7e>
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 800761e:	d00c      	beq.n	800763a <HAL_UARTEx_SetTxFifoThreshold+0x7e>
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007626:	d008      	beq.n	800763a <HAL_UARTEx_SetTxFifoThreshold+0x7e>
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	f1b3 4f20 	cmp.w	r3, #2684354560	@ 0xa0000000
 800762e:	d004      	beq.n	800763a <HAL_UARTEx_SetTxFifoThreshold+0x7e>
 8007630:	f240 2165 	movw	r1, #613	@ 0x265
 8007634:	4822      	ldr	r0, [pc, #136]	@ (80076c0 <HAL_UARTEx_SetTxFifoThreshold+0x104>)
 8007636:	f7fa f805 	bl	8001644 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(huart);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007640:	2b01      	cmp	r3, #1
 8007642:	d101      	bne.n	8007648 <HAL_UARTEx_SetTxFifoThreshold+0x8c>
 8007644:	2302      	movs	r3, #2
 8007646:	e02d      	b.n	80076a4 <HAL_UARTEx_SetTxFifoThreshold+0xe8>
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2201      	movs	r2, #1
 800764c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2224      	movs	r2, #36	@ 0x24
 8007654:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	681a      	ldr	r2, [r3, #0]
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f022 0201 	bic.w	r2, r2, #1
 800766e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	689b      	ldr	r3, [r3, #8]
 8007676:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	683a      	ldr	r2, [r7, #0]
 8007680:	430a      	orrs	r2, r1
 8007682:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007684:	6878      	ldr	r0, [r7, #4]
 8007686:	f000 f8a1 	bl	80077cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	68fa      	ldr	r2, [r7, #12]
 8007690:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2220      	movs	r2, #32
 8007696:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2200      	movs	r2, #0
 800769e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80076a2:	2300      	movs	r3, #0
}
 80076a4:	4618      	mov	r0, r3
 80076a6:	3710      	adds	r7, #16
 80076a8:	46bd      	mov	sp, r7
 80076aa:	bd80      	pop	{r7, pc}
 80076ac:	40013800 	.word	0x40013800
 80076b0:	40004400 	.word	0x40004400
 80076b4:	40004800 	.word	0x40004800
 80076b8:	40004c00 	.word	0x40004c00
 80076bc:	40008000 	.word	0x40008000
 80076c0:	0800a484 	.word	0x0800a484

080076c4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b084      	sub	sp, #16
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
 80076cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;

  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	4a38      	ldr	r2, [pc, #224]	@ (80077b4 <HAL_UARTEx_SetRxFifoThreshold+0xf0>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d018      	beq.n	800770a <HAL_UARTEx_SetRxFifoThreshold+0x46>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	4a36      	ldr	r2, [pc, #216]	@ (80077b8 <HAL_UARTEx_SetRxFifoThreshold+0xf4>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d013      	beq.n	800770a <HAL_UARTEx_SetRxFifoThreshold+0x46>
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4a35      	ldr	r2, [pc, #212]	@ (80077bc <HAL_UARTEx_SetRxFifoThreshold+0xf8>)
 80076e8:	4293      	cmp	r3, r2
 80076ea:	d00e      	beq.n	800770a <HAL_UARTEx_SetRxFifoThreshold+0x46>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	4a33      	ldr	r2, [pc, #204]	@ (80077c0 <HAL_UARTEx_SetRxFifoThreshold+0xfc>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d009      	beq.n	800770a <HAL_UARTEx_SetRxFifoThreshold+0x46>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	4a32      	ldr	r2, [pc, #200]	@ (80077c4 <HAL_UARTEx_SetRxFifoThreshold+0x100>)
 80076fc:	4293      	cmp	r3, r2
 80076fe:	d004      	beq.n	800770a <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8007700:	f240 2195 	movw	r1, #661	@ 0x295
 8007704:	4830      	ldr	r0, [pc, #192]	@ (80077c8 <HAL_UARTEx_SetRxFifoThreshold+0x104>)
 8007706:	f7f9 ff9d 	bl	8001644 <assert_failed>
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d018      	beq.n	8007742 <HAL_UARTEx_SetRxFifoThreshold+0x7e>
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007716:	d014      	beq.n	8007742 <HAL_UARTEx_SetRxFifoThreshold+0x7e>
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800771e:	d010      	beq.n	8007742 <HAL_UARTEx_SetRxFifoThreshold+0x7e>
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	f1b3 6fc0 	cmp.w	r3, #100663296	@ 0x6000000
 8007726:	d00c      	beq.n	8007742 <HAL_UARTEx_SetRxFifoThreshold+0x7e>
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800772e:	d008      	beq.n	8007742 <HAL_UARTEx_SetRxFifoThreshold+0x7e>
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	f1b3 6f20 	cmp.w	r3, #167772160	@ 0xa000000
 8007736:	d004      	beq.n	8007742 <HAL_UARTEx_SetRxFifoThreshold+0x7e>
 8007738:	f240 2196 	movw	r1, #662	@ 0x296
 800773c:	4822      	ldr	r0, [pc, #136]	@ (80077c8 <HAL_UARTEx_SetRxFifoThreshold+0x104>)
 800773e:	f7f9 ff81 	bl	8001644 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(huart);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007748:	2b01      	cmp	r3, #1
 800774a:	d101      	bne.n	8007750 <HAL_UARTEx_SetRxFifoThreshold+0x8c>
 800774c:	2302      	movs	r3, #2
 800774e:	e02d      	b.n	80077ac <HAL_UARTEx_SetRxFifoThreshold+0xe8>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2201      	movs	r2, #1
 8007754:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2224      	movs	r2, #36	@ 0x24
 800775c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	681a      	ldr	r2, [r3, #0]
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f022 0201 	bic.w	r2, r2, #1
 8007776:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	689b      	ldr	r3, [r3, #8]
 800777e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	683a      	ldr	r2, [r7, #0]
 8007788:	430a      	orrs	r2, r1
 800778a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800778c:	6878      	ldr	r0, [r7, #4]
 800778e:	f000 f81d 	bl	80077cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	68fa      	ldr	r2, [r7, #12]
 8007798:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2220      	movs	r2, #32
 800779e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2200      	movs	r2, #0
 80077a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80077aa:	2300      	movs	r3, #0
}
 80077ac:	4618      	mov	r0, r3
 80077ae:	3710      	adds	r7, #16
 80077b0:	46bd      	mov	sp, r7
 80077b2:	bd80      	pop	{r7, pc}
 80077b4:	40013800 	.word	0x40013800
 80077b8:	40004400 	.word	0x40004400
 80077bc:	40004800 	.word	0x40004800
 80077c0:	40004c00 	.word	0x40004c00
 80077c4:	40008000 	.word	0x40008000
 80077c8:	0800a484 	.word	0x0800a484

080077cc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80077cc:	b480      	push	{r7}
 80077ce:	b085      	sub	sp, #20
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d108      	bne.n	80077ee <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2201      	movs	r2, #1
 80077e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2201      	movs	r2, #1
 80077e8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80077ec:	e031      	b.n	8007852 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80077ee:	2308      	movs	r3, #8
 80077f0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80077f2:	2308      	movs	r3, #8
 80077f4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	689b      	ldr	r3, [r3, #8]
 80077fc:	0e5b      	lsrs	r3, r3, #25
 80077fe:	b2db      	uxtb	r3, r3
 8007800:	f003 0307 	and.w	r3, r3, #7
 8007804:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	689b      	ldr	r3, [r3, #8]
 800780c:	0f5b      	lsrs	r3, r3, #29
 800780e:	b2db      	uxtb	r3, r3
 8007810:	f003 0307 	and.w	r3, r3, #7
 8007814:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007816:	7bbb      	ldrb	r3, [r7, #14]
 8007818:	7b3a      	ldrb	r2, [r7, #12]
 800781a:	4911      	ldr	r1, [pc, #68]	@ (8007860 <UARTEx_SetNbDataToProcess+0x94>)
 800781c:	5c8a      	ldrb	r2, [r1, r2]
 800781e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007822:	7b3a      	ldrb	r2, [r7, #12]
 8007824:	490f      	ldr	r1, [pc, #60]	@ (8007864 <UARTEx_SetNbDataToProcess+0x98>)
 8007826:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007828:	fb93 f3f2 	sdiv	r3, r3, r2
 800782c:	b29a      	uxth	r2, r3
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007834:	7bfb      	ldrb	r3, [r7, #15]
 8007836:	7b7a      	ldrb	r2, [r7, #13]
 8007838:	4909      	ldr	r1, [pc, #36]	@ (8007860 <UARTEx_SetNbDataToProcess+0x94>)
 800783a:	5c8a      	ldrb	r2, [r1, r2]
 800783c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007840:	7b7a      	ldrb	r2, [r7, #13]
 8007842:	4908      	ldr	r1, [pc, #32]	@ (8007864 <UARTEx_SetNbDataToProcess+0x98>)
 8007844:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007846:	fb93 f3f2 	sdiv	r3, r3, r2
 800784a:	b29a      	uxth	r2, r3
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007852:	bf00      	nop
 8007854:	3714      	adds	r7, #20
 8007856:	46bd      	mov	sp, r7
 8007858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785c:	4770      	bx	lr
 800785e:	bf00      	nop
 8007860:	0800aab8 	.word	0x0800aab8
 8007864:	0800aac0 	.word	0x0800aac0

08007868 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007868:	b480      	push	{r7}
 800786a:	b085      	sub	sp, #20
 800786c:	af00      	add	r7, sp, #0
 800786e:	4603      	mov	r3, r0
 8007870:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007872:	2300      	movs	r3, #0
 8007874:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007876:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800787a:	2b84      	cmp	r3, #132	@ 0x84
 800787c:	d005      	beq.n	800788a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800787e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	4413      	add	r3, r2
 8007886:	3303      	adds	r3, #3
 8007888:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800788a:	68fb      	ldr	r3, [r7, #12]
}
 800788c:	4618      	mov	r0, r3
 800788e:	3714      	adds	r7, #20
 8007890:	46bd      	mov	sp, r7
 8007892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007896:	4770      	bx	lr

08007898 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800789c:	f000 fa5c 	bl	8007d58 <vTaskStartScheduler>
  
  return osOK;
 80078a0:	2300      	movs	r3, #0
}
 80078a2:	4618      	mov	r0, r3
 80078a4:	bd80      	pop	{r7, pc}

080078a6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80078a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80078a8:	b087      	sub	sp, #28
 80078aa:	af02      	add	r7, sp, #8
 80078ac:	6078      	str	r0, [r7, #4]
 80078ae:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	685c      	ldr	r4, [r3, #4]
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80078bc:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80078c4:	4618      	mov	r0, r3
 80078c6:	f7ff ffcf 	bl	8007868 <makeFreeRtosPriority>
 80078ca:	4602      	mov	r2, r0
 80078cc:	f107 030c 	add.w	r3, r7, #12
 80078d0:	9301      	str	r3, [sp, #4]
 80078d2:	9200      	str	r2, [sp, #0]
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	4632      	mov	r2, r6
 80078d8:	4629      	mov	r1, r5
 80078da:	4620      	mov	r0, r4
 80078dc:	f000 f8d2 	bl	8007a84 <xTaskCreate>
 80078e0:	4603      	mov	r3, r0
 80078e2:	2b01      	cmp	r3, #1
 80078e4:	d001      	beq.n	80078ea <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 80078e6:	2300      	movs	r3, #0
 80078e8:	e000      	b.n	80078ec <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 80078ea:	68fb      	ldr	r3, [r7, #12]
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	3714      	adds	r7, #20
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080078f4 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b084      	sub	sp, #16
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d001      	beq.n	800790a <osDelay+0x16>
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	e000      	b.n	800790c <osDelay+0x18>
 800790a:	2301      	movs	r3, #1
 800790c:	4618      	mov	r0, r3
 800790e:	f000 f9ed 	bl	8007cec <vTaskDelay>
  
  return osOK;
 8007912:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007914:	4618      	mov	r0, r3
 8007916:	3710      	adds	r7, #16
 8007918:	46bd      	mov	sp, r7
 800791a:	bd80      	pop	{r7, pc}

0800791c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800791c:	b480      	push	{r7}
 800791e:	b083      	sub	sp, #12
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	f103 0208 	add.w	r2, r3, #8
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	f04f 32ff 	mov.w	r2, #4294967295
 8007934:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	f103 0208 	add.w	r2, r3, #8
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	f103 0208 	add.w	r2, r3, #8
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2200      	movs	r2, #0
 800794e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007950:	bf00      	nop
 8007952:	370c      	adds	r7, #12
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr

0800795c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800795c:	b480      	push	{r7}
 800795e:	b083      	sub	sp, #12
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2200      	movs	r2, #0
 8007968:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800796a:	bf00      	nop
 800796c:	370c      	adds	r7, #12
 800796e:	46bd      	mov	sp, r7
 8007970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007974:	4770      	bx	lr

08007976 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007976:	b480      	push	{r7}
 8007978:	b085      	sub	sp, #20
 800797a:	af00      	add	r7, sp, #0
 800797c:	6078      	str	r0, [r7, #4]
 800797e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	685b      	ldr	r3, [r3, #4]
 8007984:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	68fa      	ldr	r2, [r7, #12]
 800798a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	689a      	ldr	r2, [r3, #8]
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	689b      	ldr	r3, [r3, #8]
 8007998:	683a      	ldr	r2, [r7, #0]
 800799a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	683a      	ldr	r2, [r7, #0]
 80079a0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	687a      	ldr	r2, [r7, #4]
 80079a6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	1c5a      	adds	r2, r3, #1
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	601a      	str	r2, [r3, #0]
}
 80079b2:	bf00      	nop
 80079b4:	3714      	adds	r7, #20
 80079b6:	46bd      	mov	sp, r7
 80079b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079bc:	4770      	bx	lr

080079be <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80079be:	b480      	push	{r7}
 80079c0:	b085      	sub	sp, #20
 80079c2:	af00      	add	r7, sp, #0
 80079c4:	6078      	str	r0, [r7, #4]
 80079c6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80079ce:	68bb      	ldr	r3, [r7, #8]
 80079d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079d4:	d103      	bne.n	80079de <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	691b      	ldr	r3, [r3, #16]
 80079da:	60fb      	str	r3, [r7, #12]
 80079dc:	e00c      	b.n	80079f8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	3308      	adds	r3, #8
 80079e2:	60fb      	str	r3, [r7, #12]
 80079e4:	e002      	b.n	80079ec <vListInsert+0x2e>
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	685b      	ldr	r3, [r3, #4]
 80079ea:	60fb      	str	r3, [r7, #12]
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	68ba      	ldr	r2, [r7, #8]
 80079f4:	429a      	cmp	r2, r3
 80079f6:	d2f6      	bcs.n	80079e6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	685a      	ldr	r2, [r3, #4]
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	685b      	ldr	r3, [r3, #4]
 8007a04:	683a      	ldr	r2, [r7, #0]
 8007a06:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	68fa      	ldr	r2, [r7, #12]
 8007a0c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	683a      	ldr	r2, [r7, #0]
 8007a12:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	687a      	ldr	r2, [r7, #4]
 8007a18:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	1c5a      	adds	r2, r3, #1
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	601a      	str	r2, [r3, #0]
}
 8007a24:	bf00      	nop
 8007a26:	3714      	adds	r7, #20
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2e:	4770      	bx	lr

08007a30 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007a30:	b480      	push	{r7}
 8007a32:	b085      	sub	sp, #20
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	691b      	ldr	r3, [r3, #16]
 8007a3c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	685b      	ldr	r3, [r3, #4]
 8007a42:	687a      	ldr	r2, [r7, #4]
 8007a44:	6892      	ldr	r2, [r2, #8]
 8007a46:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	689b      	ldr	r3, [r3, #8]
 8007a4c:	687a      	ldr	r2, [r7, #4]
 8007a4e:	6852      	ldr	r2, [r2, #4]
 8007a50:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	685b      	ldr	r3, [r3, #4]
 8007a56:	687a      	ldr	r2, [r7, #4]
 8007a58:	429a      	cmp	r2, r3
 8007a5a:	d103      	bne.n	8007a64 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	689a      	ldr	r2, [r3, #8]
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2200      	movs	r2, #0
 8007a68:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	1e5a      	subs	r2, r3, #1
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
}
 8007a78:	4618      	mov	r0, r3
 8007a7a:	3714      	adds	r7, #20
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a82:	4770      	bx	lr

08007a84 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b08c      	sub	sp, #48	@ 0x30
 8007a88:	af04      	add	r7, sp, #16
 8007a8a:	60f8      	str	r0, [r7, #12]
 8007a8c:	60b9      	str	r1, [r7, #8]
 8007a8e:	603b      	str	r3, [r7, #0]
 8007a90:	4613      	mov	r3, r2
 8007a92:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007a94:	88fb      	ldrh	r3, [r7, #6]
 8007a96:	009b      	lsls	r3, r3, #2
 8007a98:	4618      	mov	r0, r3
 8007a9a:	f000 fe95 	bl	80087c8 <pvPortMalloc>
 8007a9e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007aa0:	697b      	ldr	r3, [r7, #20]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d00e      	beq.n	8007ac4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007aa6:	2054      	movs	r0, #84	@ 0x54
 8007aa8:	f000 fe8e 	bl	80087c8 <pvPortMalloc>
 8007aac:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007aae:	69fb      	ldr	r3, [r7, #28]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d003      	beq.n	8007abc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007ab4:	69fb      	ldr	r3, [r7, #28]
 8007ab6:	697a      	ldr	r2, [r7, #20]
 8007ab8:	631a      	str	r2, [r3, #48]	@ 0x30
 8007aba:	e005      	b.n	8007ac8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007abc:	6978      	ldr	r0, [r7, #20]
 8007abe:	f000 fe95 	bl	80087ec <vPortFree>
 8007ac2:	e001      	b.n	8007ac8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007ac8:	69fb      	ldr	r3, [r7, #28]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d013      	beq.n	8007af6 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007ace:	88fa      	ldrh	r2, [r7, #6]
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	9303      	str	r3, [sp, #12]
 8007ad4:	69fb      	ldr	r3, [r7, #28]
 8007ad6:	9302      	str	r3, [sp, #8]
 8007ad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ada:	9301      	str	r3, [sp, #4]
 8007adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ade:	9300      	str	r3, [sp, #0]
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	68b9      	ldr	r1, [r7, #8]
 8007ae4:	68f8      	ldr	r0, [r7, #12]
 8007ae6:	f000 f80e 	bl	8007b06 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007aea:	69f8      	ldr	r0, [r7, #28]
 8007aec:	f000 f894 	bl	8007c18 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007af0:	2301      	movs	r3, #1
 8007af2:	61bb      	str	r3, [r7, #24]
 8007af4:	e002      	b.n	8007afc <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007af6:	f04f 33ff 	mov.w	r3, #4294967295
 8007afa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007afc:	69bb      	ldr	r3, [r7, #24]
	}
 8007afe:	4618      	mov	r0, r3
 8007b00:	3720      	adds	r7, #32
 8007b02:	46bd      	mov	sp, r7
 8007b04:	bd80      	pop	{r7, pc}

08007b06 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007b06:	b580      	push	{r7, lr}
 8007b08:	b088      	sub	sp, #32
 8007b0a:	af00      	add	r7, sp, #0
 8007b0c:	60f8      	str	r0, [r7, #12]
 8007b0e:	60b9      	str	r1, [r7, #8]
 8007b10:	607a      	str	r2, [r7, #4]
 8007b12:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b16:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007b1e:	3b01      	subs	r3, #1
 8007b20:	009b      	lsls	r3, r3, #2
 8007b22:	4413      	add	r3, r2
 8007b24:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007b26:	69bb      	ldr	r3, [r7, #24]
 8007b28:	f023 0307 	bic.w	r3, r3, #7
 8007b2c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007b2e:	69bb      	ldr	r3, [r7, #24]
 8007b30:	f003 0307 	and.w	r3, r3, #7
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d00b      	beq.n	8007b50 <prvInitialiseNewTask+0x4a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007b38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b3c:	f383 8811 	msr	BASEPRI, r3
 8007b40:	f3bf 8f6f 	isb	sy
 8007b44:	f3bf 8f4f 	dsb	sy
 8007b48:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007b4a:	bf00      	nop
 8007b4c:	bf00      	nop
 8007b4e:	e7fd      	b.n	8007b4c <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007b50:	68bb      	ldr	r3, [r7, #8]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d01f      	beq.n	8007b96 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007b56:	2300      	movs	r3, #0
 8007b58:	61fb      	str	r3, [r7, #28]
 8007b5a:	e012      	b.n	8007b82 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007b5c:	68ba      	ldr	r2, [r7, #8]
 8007b5e:	69fb      	ldr	r3, [r7, #28]
 8007b60:	4413      	add	r3, r2
 8007b62:	7819      	ldrb	r1, [r3, #0]
 8007b64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b66:	69fb      	ldr	r3, [r7, #28]
 8007b68:	4413      	add	r3, r2
 8007b6a:	3334      	adds	r3, #52	@ 0x34
 8007b6c:	460a      	mov	r2, r1
 8007b6e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007b70:	68ba      	ldr	r2, [r7, #8]
 8007b72:	69fb      	ldr	r3, [r7, #28]
 8007b74:	4413      	add	r3, r2
 8007b76:	781b      	ldrb	r3, [r3, #0]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d006      	beq.n	8007b8a <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007b7c:	69fb      	ldr	r3, [r7, #28]
 8007b7e:	3301      	adds	r3, #1
 8007b80:	61fb      	str	r3, [r7, #28]
 8007b82:	69fb      	ldr	r3, [r7, #28]
 8007b84:	2b0f      	cmp	r3, #15
 8007b86:	d9e9      	bls.n	8007b5c <prvInitialiseNewTask+0x56>
 8007b88:	e000      	b.n	8007b8c <prvInitialiseNewTask+0x86>
			{
				break;
 8007b8a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b8e:	2200      	movs	r2, #0
 8007b90:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007b94:	e003      	b.n	8007b9e <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b98:	2200      	movs	r2, #0
 8007b9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ba0:	2b06      	cmp	r3, #6
 8007ba2:	d901      	bls.n	8007ba8 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007ba4:	2306      	movs	r3, #6
 8007ba6:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007baa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007bac:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bb0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007bb2:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bbc:	3304      	adds	r3, #4
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	f7ff fecc 	bl	800795c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bc6:	3318      	adds	r3, #24
 8007bc8:	4618      	mov	r0, r3
 8007bca:	f7ff fec7 	bl	800795c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bd0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007bd2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007bd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bd6:	f1c3 0207 	rsb	r2, r3, #7
 8007bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bdc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007be0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007be2:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007be6:	2200      	movs	r2, #0
 8007be8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bec:	2200      	movs	r2, #0
 8007bee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007bf2:	683a      	ldr	r2, [r7, #0]
 8007bf4:	68f9      	ldr	r1, [r7, #12]
 8007bf6:	69b8      	ldr	r0, [r7, #24]
 8007bf8:	f000 fbd6 	bl	80083a8 <pxPortInitialiseStack>
 8007bfc:	4602      	mov	r2, r0
 8007bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c00:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007c02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d002      	beq.n	8007c0e <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007c08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c0c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007c0e:	bf00      	nop
 8007c10:	3720      	adds	r7, #32
 8007c12:	46bd      	mov	sp, r7
 8007c14:	bd80      	pop	{r7, pc}
	...

08007c18 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b082      	sub	sp, #8
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007c20:	f000 fcf2 	bl	8008608 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007c24:	4b2a      	ldr	r3, [pc, #168]	@ (8007cd0 <prvAddNewTaskToReadyList+0xb8>)
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	3301      	adds	r3, #1
 8007c2a:	4a29      	ldr	r2, [pc, #164]	@ (8007cd0 <prvAddNewTaskToReadyList+0xb8>)
 8007c2c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007c2e:	4b29      	ldr	r3, [pc, #164]	@ (8007cd4 <prvAddNewTaskToReadyList+0xbc>)
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d109      	bne.n	8007c4a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007c36:	4a27      	ldr	r2, [pc, #156]	@ (8007cd4 <prvAddNewTaskToReadyList+0xbc>)
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007c3c:	4b24      	ldr	r3, [pc, #144]	@ (8007cd0 <prvAddNewTaskToReadyList+0xb8>)
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	2b01      	cmp	r3, #1
 8007c42:	d110      	bne.n	8007c66 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007c44:	f000 faac 	bl	80081a0 <prvInitialiseTaskLists>
 8007c48:	e00d      	b.n	8007c66 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007c4a:	4b23      	ldr	r3, [pc, #140]	@ (8007cd8 <prvAddNewTaskToReadyList+0xc0>)
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d109      	bne.n	8007c66 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007c52:	4b20      	ldr	r3, [pc, #128]	@ (8007cd4 <prvAddNewTaskToReadyList+0xbc>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c5c:	429a      	cmp	r2, r3
 8007c5e:	d802      	bhi.n	8007c66 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007c60:	4a1c      	ldr	r2, [pc, #112]	@ (8007cd4 <prvAddNewTaskToReadyList+0xbc>)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007c66:	4b1d      	ldr	r3, [pc, #116]	@ (8007cdc <prvAddNewTaskToReadyList+0xc4>)
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	3301      	adds	r3, #1
 8007c6c:	4a1b      	ldr	r2, [pc, #108]	@ (8007cdc <prvAddNewTaskToReadyList+0xc4>)
 8007c6e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c74:	2201      	movs	r2, #1
 8007c76:	409a      	lsls	r2, r3
 8007c78:	4b19      	ldr	r3, [pc, #100]	@ (8007ce0 <prvAddNewTaskToReadyList+0xc8>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	4313      	orrs	r3, r2
 8007c7e:	4a18      	ldr	r2, [pc, #96]	@ (8007ce0 <prvAddNewTaskToReadyList+0xc8>)
 8007c80:	6013      	str	r3, [r2, #0]
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c86:	4613      	mov	r3, r2
 8007c88:	009b      	lsls	r3, r3, #2
 8007c8a:	4413      	add	r3, r2
 8007c8c:	009b      	lsls	r3, r3, #2
 8007c8e:	4a15      	ldr	r2, [pc, #84]	@ (8007ce4 <prvAddNewTaskToReadyList+0xcc>)
 8007c90:	441a      	add	r2, r3
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	3304      	adds	r3, #4
 8007c96:	4619      	mov	r1, r3
 8007c98:	4610      	mov	r0, r2
 8007c9a:	f7ff fe6c 	bl	8007976 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007c9e:	f000 fce5 	bl	800866c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007ca2:	4b0d      	ldr	r3, [pc, #52]	@ (8007cd8 <prvAddNewTaskToReadyList+0xc0>)
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d00e      	beq.n	8007cc8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007caa:	4b0a      	ldr	r3, [pc, #40]	@ (8007cd4 <prvAddNewTaskToReadyList+0xbc>)
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cb4:	429a      	cmp	r2, r3
 8007cb6:	d207      	bcs.n	8007cc8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007cb8:	4b0b      	ldr	r3, [pc, #44]	@ (8007ce8 <prvAddNewTaskToReadyList+0xd0>)
 8007cba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007cbe:	601a      	str	r2, [r3, #0]
 8007cc0:	f3bf 8f4f 	dsb	sy
 8007cc4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007cc8:	bf00      	nop
 8007cca:	3708      	adds	r7, #8
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	bd80      	pop	{r7, pc}
 8007cd0:	20000480 	.word	0x20000480
 8007cd4:	20000380 	.word	0x20000380
 8007cd8:	2000048c 	.word	0x2000048c
 8007cdc:	2000049c 	.word	0x2000049c
 8007ce0:	20000488 	.word	0x20000488
 8007ce4:	20000384 	.word	0x20000384
 8007ce8:	e000ed04 	.word	0xe000ed04

08007cec <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b084      	sub	sp, #16
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d018      	beq.n	8007d30 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007cfe:	4b14      	ldr	r3, [pc, #80]	@ (8007d50 <vTaskDelay+0x64>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d00b      	beq.n	8007d1e <vTaskDelay+0x32>
	__asm volatile
 8007d06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d0a:	f383 8811 	msr	BASEPRI, r3
 8007d0e:	f3bf 8f6f 	isb	sy
 8007d12:	f3bf 8f4f 	dsb	sy
 8007d16:	60bb      	str	r3, [r7, #8]
}
 8007d18:	bf00      	nop
 8007d1a:	bf00      	nop
 8007d1c:	e7fd      	b.n	8007d1a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007d1e:	f000 f865 	bl	8007dec <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007d22:	2100      	movs	r1, #0
 8007d24:	6878      	ldr	r0, [r7, #4]
 8007d26:	f000 fad9 	bl	80082dc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007d2a:	f000 f86d 	bl	8007e08 <xTaskResumeAll>
 8007d2e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d107      	bne.n	8007d46 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007d36:	4b07      	ldr	r3, [pc, #28]	@ (8007d54 <vTaskDelay+0x68>)
 8007d38:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d3c:	601a      	str	r2, [r3, #0]
 8007d3e:	f3bf 8f4f 	dsb	sy
 8007d42:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007d46:	bf00      	nop
 8007d48:	3710      	adds	r7, #16
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	bd80      	pop	{r7, pc}
 8007d4e:	bf00      	nop
 8007d50:	200004a8 	.word	0x200004a8
 8007d54:	e000ed04 	.word	0xe000ed04

08007d58 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b086      	sub	sp, #24
 8007d5c:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8007d5e:	4b1d      	ldr	r3, [pc, #116]	@ (8007dd4 <vTaskStartScheduler+0x7c>)
 8007d60:	9301      	str	r3, [sp, #4]
 8007d62:	2300      	movs	r3, #0
 8007d64:	9300      	str	r3, [sp, #0]
 8007d66:	2300      	movs	r3, #0
 8007d68:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007d6c:	491a      	ldr	r1, [pc, #104]	@ (8007dd8 <vTaskStartScheduler+0x80>)
 8007d6e:	481b      	ldr	r0, [pc, #108]	@ (8007ddc <vTaskStartScheduler+0x84>)
 8007d70:	f7ff fe88 	bl	8007a84 <xTaskCreate>
 8007d74:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	2b01      	cmp	r3, #1
 8007d7a:	d116      	bne.n	8007daa <vTaskStartScheduler+0x52>
	__asm volatile
 8007d7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d80:	f383 8811 	msr	BASEPRI, r3
 8007d84:	f3bf 8f6f 	isb	sy
 8007d88:	f3bf 8f4f 	dsb	sy
 8007d8c:	60bb      	str	r3, [r7, #8]
}
 8007d8e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007d90:	4b13      	ldr	r3, [pc, #76]	@ (8007de0 <vTaskStartScheduler+0x88>)
 8007d92:	f04f 32ff 	mov.w	r2, #4294967295
 8007d96:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007d98:	4b12      	ldr	r3, [pc, #72]	@ (8007de4 <vTaskStartScheduler+0x8c>)
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007d9e:	4b12      	ldr	r3, [pc, #72]	@ (8007de8 <vTaskStartScheduler+0x90>)
 8007da0:	2200      	movs	r2, #0
 8007da2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007da4:	f000 fb8c 	bl	80084c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007da8:	e00f      	b.n	8007dca <vTaskStartScheduler+0x72>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007db0:	d10b      	bne.n	8007dca <vTaskStartScheduler+0x72>
	__asm volatile
 8007db2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007db6:	f383 8811 	msr	BASEPRI, r3
 8007dba:	f3bf 8f6f 	isb	sy
 8007dbe:	f3bf 8f4f 	dsb	sy
 8007dc2:	607b      	str	r3, [r7, #4]
}
 8007dc4:	bf00      	nop
 8007dc6:	bf00      	nop
 8007dc8:	e7fd      	b.n	8007dc6 <vTaskStartScheduler+0x6e>
}
 8007dca:	bf00      	nop
 8007dcc:	3710      	adds	r7, #16
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	bd80      	pop	{r7, pc}
 8007dd2:	bf00      	nop
 8007dd4:	200004a4 	.word	0x200004a4
 8007dd8:	0800a4c0 	.word	0x0800a4c0
 8007ddc:	08008171 	.word	0x08008171
 8007de0:	200004a0 	.word	0x200004a0
 8007de4:	2000048c 	.word	0x2000048c
 8007de8:	20000484 	.word	0x20000484

08007dec <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007dec:	b480      	push	{r7}
 8007dee:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007df0:	4b04      	ldr	r3, [pc, #16]	@ (8007e04 <vTaskSuspendAll+0x18>)
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	3301      	adds	r3, #1
 8007df6:	4a03      	ldr	r2, [pc, #12]	@ (8007e04 <vTaskSuspendAll+0x18>)
 8007df8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007dfa:	bf00      	nop
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e02:	4770      	bx	lr
 8007e04:	200004a8 	.word	0x200004a8

08007e08 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b084      	sub	sp, #16
 8007e0c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007e0e:	2300      	movs	r3, #0
 8007e10:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007e12:	2300      	movs	r3, #0
 8007e14:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007e16:	4b42      	ldr	r3, [pc, #264]	@ (8007f20 <xTaskResumeAll+0x118>)
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d10b      	bne.n	8007e36 <xTaskResumeAll+0x2e>
	__asm volatile
 8007e1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e22:	f383 8811 	msr	BASEPRI, r3
 8007e26:	f3bf 8f6f 	isb	sy
 8007e2a:	f3bf 8f4f 	dsb	sy
 8007e2e:	603b      	str	r3, [r7, #0]
}
 8007e30:	bf00      	nop
 8007e32:	bf00      	nop
 8007e34:	e7fd      	b.n	8007e32 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007e36:	f000 fbe7 	bl	8008608 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007e3a:	4b39      	ldr	r3, [pc, #228]	@ (8007f20 <xTaskResumeAll+0x118>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	3b01      	subs	r3, #1
 8007e40:	4a37      	ldr	r2, [pc, #220]	@ (8007f20 <xTaskResumeAll+0x118>)
 8007e42:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e44:	4b36      	ldr	r3, [pc, #216]	@ (8007f20 <xTaskResumeAll+0x118>)
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d161      	bne.n	8007f10 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007e4c:	4b35      	ldr	r3, [pc, #212]	@ (8007f24 <xTaskResumeAll+0x11c>)
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d05d      	beq.n	8007f10 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007e54:	e02e      	b.n	8007eb4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e56:	4b34      	ldr	r3, [pc, #208]	@ (8007f28 <xTaskResumeAll+0x120>)
 8007e58:	68db      	ldr	r3, [r3, #12]
 8007e5a:	68db      	ldr	r3, [r3, #12]
 8007e5c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	3318      	adds	r3, #24
 8007e62:	4618      	mov	r0, r3
 8007e64:	f7ff fde4 	bl	8007a30 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	3304      	adds	r3, #4
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	f7ff fddf 	bl	8007a30 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e76:	2201      	movs	r2, #1
 8007e78:	409a      	lsls	r2, r3
 8007e7a:	4b2c      	ldr	r3, [pc, #176]	@ (8007f2c <xTaskResumeAll+0x124>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	4313      	orrs	r3, r2
 8007e80:	4a2a      	ldr	r2, [pc, #168]	@ (8007f2c <xTaskResumeAll+0x124>)
 8007e82:	6013      	str	r3, [r2, #0]
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e88:	4613      	mov	r3, r2
 8007e8a:	009b      	lsls	r3, r3, #2
 8007e8c:	4413      	add	r3, r2
 8007e8e:	009b      	lsls	r3, r3, #2
 8007e90:	4a27      	ldr	r2, [pc, #156]	@ (8007f30 <xTaskResumeAll+0x128>)
 8007e92:	441a      	add	r2, r3
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	3304      	adds	r3, #4
 8007e98:	4619      	mov	r1, r3
 8007e9a:	4610      	mov	r0, r2
 8007e9c:	f7ff fd6b 	bl	8007976 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ea4:	4b23      	ldr	r3, [pc, #140]	@ (8007f34 <xTaskResumeAll+0x12c>)
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eaa:	429a      	cmp	r2, r3
 8007eac:	d302      	bcc.n	8007eb4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007eae:	4b22      	ldr	r3, [pc, #136]	@ (8007f38 <xTaskResumeAll+0x130>)
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007eb4:	4b1c      	ldr	r3, [pc, #112]	@ (8007f28 <xTaskResumeAll+0x120>)
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d1cc      	bne.n	8007e56 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d001      	beq.n	8007ec6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007ec2:	f000 f9eb 	bl	800829c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007ec6:	4b1d      	ldr	r3, [pc, #116]	@ (8007f3c <xTaskResumeAll+0x134>)
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d010      	beq.n	8007ef4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007ed2:	f000 f837 	bl	8007f44 <xTaskIncrementTick>
 8007ed6:	4603      	mov	r3, r0
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d002      	beq.n	8007ee2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007edc:	4b16      	ldr	r3, [pc, #88]	@ (8007f38 <xTaskResumeAll+0x130>)
 8007ede:	2201      	movs	r2, #1
 8007ee0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	3b01      	subs	r3, #1
 8007ee6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d1f1      	bne.n	8007ed2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007eee:	4b13      	ldr	r3, [pc, #76]	@ (8007f3c <xTaskResumeAll+0x134>)
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007ef4:	4b10      	ldr	r3, [pc, #64]	@ (8007f38 <xTaskResumeAll+0x130>)
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d009      	beq.n	8007f10 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007efc:	2301      	movs	r3, #1
 8007efe:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007f00:	4b0f      	ldr	r3, [pc, #60]	@ (8007f40 <xTaskResumeAll+0x138>)
 8007f02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f06:	601a      	str	r2, [r3, #0]
 8007f08:	f3bf 8f4f 	dsb	sy
 8007f0c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007f10:	f000 fbac 	bl	800866c <vPortExitCritical>

	return xAlreadyYielded;
 8007f14:	68bb      	ldr	r3, [r7, #8]
}
 8007f16:	4618      	mov	r0, r3
 8007f18:	3710      	adds	r7, #16
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	bd80      	pop	{r7, pc}
 8007f1e:	bf00      	nop
 8007f20:	200004a8 	.word	0x200004a8
 8007f24:	20000480 	.word	0x20000480
 8007f28:	20000440 	.word	0x20000440
 8007f2c:	20000488 	.word	0x20000488
 8007f30:	20000384 	.word	0x20000384
 8007f34:	20000380 	.word	0x20000380
 8007f38:	20000494 	.word	0x20000494
 8007f3c:	20000490 	.word	0x20000490
 8007f40:	e000ed04 	.word	0xe000ed04

08007f44 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b086      	sub	sp, #24
 8007f48:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f4e:	4b4f      	ldr	r3, [pc, #316]	@ (800808c <xTaskIncrementTick+0x148>)
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	f040 808f 	bne.w	8008076 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007f58:	4b4d      	ldr	r3, [pc, #308]	@ (8008090 <xTaskIncrementTick+0x14c>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	3301      	adds	r3, #1
 8007f5e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007f60:	4a4b      	ldr	r2, [pc, #300]	@ (8008090 <xTaskIncrementTick+0x14c>)
 8007f62:	693b      	ldr	r3, [r7, #16]
 8007f64:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007f66:	693b      	ldr	r3, [r7, #16]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d121      	bne.n	8007fb0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007f6c:	4b49      	ldr	r3, [pc, #292]	@ (8008094 <xTaskIncrementTick+0x150>)
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d00b      	beq.n	8007f8e <xTaskIncrementTick+0x4a>
	__asm volatile
 8007f76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f7a:	f383 8811 	msr	BASEPRI, r3
 8007f7e:	f3bf 8f6f 	isb	sy
 8007f82:	f3bf 8f4f 	dsb	sy
 8007f86:	603b      	str	r3, [r7, #0]
}
 8007f88:	bf00      	nop
 8007f8a:	bf00      	nop
 8007f8c:	e7fd      	b.n	8007f8a <xTaskIncrementTick+0x46>
 8007f8e:	4b41      	ldr	r3, [pc, #260]	@ (8008094 <xTaskIncrementTick+0x150>)
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	60fb      	str	r3, [r7, #12]
 8007f94:	4b40      	ldr	r3, [pc, #256]	@ (8008098 <xTaskIncrementTick+0x154>)
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	4a3e      	ldr	r2, [pc, #248]	@ (8008094 <xTaskIncrementTick+0x150>)
 8007f9a:	6013      	str	r3, [r2, #0]
 8007f9c:	4a3e      	ldr	r2, [pc, #248]	@ (8008098 <xTaskIncrementTick+0x154>)
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	6013      	str	r3, [r2, #0]
 8007fa2:	4b3e      	ldr	r3, [pc, #248]	@ (800809c <xTaskIncrementTick+0x158>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	3301      	adds	r3, #1
 8007fa8:	4a3c      	ldr	r2, [pc, #240]	@ (800809c <xTaskIncrementTick+0x158>)
 8007faa:	6013      	str	r3, [r2, #0]
 8007fac:	f000 f976 	bl	800829c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007fb0:	4b3b      	ldr	r3, [pc, #236]	@ (80080a0 <xTaskIncrementTick+0x15c>)
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	693a      	ldr	r2, [r7, #16]
 8007fb6:	429a      	cmp	r2, r3
 8007fb8:	d348      	bcc.n	800804c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007fba:	4b36      	ldr	r3, [pc, #216]	@ (8008094 <xTaskIncrementTick+0x150>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d104      	bne.n	8007fce <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007fc4:	4b36      	ldr	r3, [pc, #216]	@ (80080a0 <xTaskIncrementTick+0x15c>)
 8007fc6:	f04f 32ff 	mov.w	r2, #4294967295
 8007fca:	601a      	str	r2, [r3, #0]
					break;
 8007fcc:	e03e      	b.n	800804c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007fce:	4b31      	ldr	r3, [pc, #196]	@ (8008094 <xTaskIncrementTick+0x150>)
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	68db      	ldr	r3, [r3, #12]
 8007fd4:	68db      	ldr	r3, [r3, #12]
 8007fd6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	685b      	ldr	r3, [r3, #4]
 8007fdc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007fde:	693a      	ldr	r2, [r7, #16]
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	429a      	cmp	r2, r3
 8007fe4:	d203      	bcs.n	8007fee <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007fe6:	4a2e      	ldr	r2, [pc, #184]	@ (80080a0 <xTaskIncrementTick+0x15c>)
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007fec:	e02e      	b.n	800804c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	3304      	adds	r3, #4
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	f7ff fd1c 	bl	8007a30 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d004      	beq.n	800800a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008000:	68bb      	ldr	r3, [r7, #8]
 8008002:	3318      	adds	r3, #24
 8008004:	4618      	mov	r0, r3
 8008006:	f7ff fd13 	bl	8007a30 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800800a:	68bb      	ldr	r3, [r7, #8]
 800800c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800800e:	2201      	movs	r2, #1
 8008010:	409a      	lsls	r2, r3
 8008012:	4b24      	ldr	r3, [pc, #144]	@ (80080a4 <xTaskIncrementTick+0x160>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	4313      	orrs	r3, r2
 8008018:	4a22      	ldr	r2, [pc, #136]	@ (80080a4 <xTaskIncrementTick+0x160>)
 800801a:	6013      	str	r3, [r2, #0]
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008020:	4613      	mov	r3, r2
 8008022:	009b      	lsls	r3, r3, #2
 8008024:	4413      	add	r3, r2
 8008026:	009b      	lsls	r3, r3, #2
 8008028:	4a1f      	ldr	r2, [pc, #124]	@ (80080a8 <xTaskIncrementTick+0x164>)
 800802a:	441a      	add	r2, r3
 800802c:	68bb      	ldr	r3, [r7, #8]
 800802e:	3304      	adds	r3, #4
 8008030:	4619      	mov	r1, r3
 8008032:	4610      	mov	r0, r2
 8008034:	f7ff fc9f 	bl	8007976 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800803c:	4b1b      	ldr	r3, [pc, #108]	@ (80080ac <xTaskIncrementTick+0x168>)
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008042:	429a      	cmp	r2, r3
 8008044:	d3b9      	bcc.n	8007fba <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008046:	2301      	movs	r3, #1
 8008048:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800804a:	e7b6      	b.n	8007fba <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800804c:	4b17      	ldr	r3, [pc, #92]	@ (80080ac <xTaskIncrementTick+0x168>)
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008052:	4915      	ldr	r1, [pc, #84]	@ (80080a8 <xTaskIncrementTick+0x164>)
 8008054:	4613      	mov	r3, r2
 8008056:	009b      	lsls	r3, r3, #2
 8008058:	4413      	add	r3, r2
 800805a:	009b      	lsls	r3, r3, #2
 800805c:	440b      	add	r3, r1
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	2b01      	cmp	r3, #1
 8008062:	d901      	bls.n	8008068 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008064:	2301      	movs	r3, #1
 8008066:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008068:	4b11      	ldr	r3, [pc, #68]	@ (80080b0 <xTaskIncrementTick+0x16c>)
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d007      	beq.n	8008080 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008070:	2301      	movs	r3, #1
 8008072:	617b      	str	r3, [r7, #20]
 8008074:	e004      	b.n	8008080 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008076:	4b0f      	ldr	r3, [pc, #60]	@ (80080b4 <xTaskIncrementTick+0x170>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	3301      	adds	r3, #1
 800807c:	4a0d      	ldr	r2, [pc, #52]	@ (80080b4 <xTaskIncrementTick+0x170>)
 800807e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008080:	697b      	ldr	r3, [r7, #20]
}
 8008082:	4618      	mov	r0, r3
 8008084:	3718      	adds	r7, #24
 8008086:	46bd      	mov	sp, r7
 8008088:	bd80      	pop	{r7, pc}
 800808a:	bf00      	nop
 800808c:	200004a8 	.word	0x200004a8
 8008090:	20000484 	.word	0x20000484
 8008094:	20000438 	.word	0x20000438
 8008098:	2000043c 	.word	0x2000043c
 800809c:	20000498 	.word	0x20000498
 80080a0:	200004a0 	.word	0x200004a0
 80080a4:	20000488 	.word	0x20000488
 80080a8:	20000384 	.word	0x20000384
 80080ac:	20000380 	.word	0x20000380
 80080b0:	20000494 	.word	0x20000494
 80080b4:	20000490 	.word	0x20000490

080080b8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80080b8:	b480      	push	{r7}
 80080ba:	b087      	sub	sp, #28
 80080bc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80080be:	4b27      	ldr	r3, [pc, #156]	@ (800815c <vTaskSwitchContext+0xa4>)
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d003      	beq.n	80080ce <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80080c6:	4b26      	ldr	r3, [pc, #152]	@ (8008160 <vTaskSwitchContext+0xa8>)
 80080c8:	2201      	movs	r2, #1
 80080ca:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80080cc:	e040      	b.n	8008150 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80080ce:	4b24      	ldr	r3, [pc, #144]	@ (8008160 <vTaskSwitchContext+0xa8>)
 80080d0:	2200      	movs	r2, #0
 80080d2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080d4:	4b23      	ldr	r3, [pc, #140]	@ (8008164 <vTaskSwitchContext+0xac>)
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	fab3 f383 	clz	r3, r3
 80080e0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80080e2:	7afb      	ldrb	r3, [r7, #11]
 80080e4:	f1c3 031f 	rsb	r3, r3, #31
 80080e8:	617b      	str	r3, [r7, #20]
 80080ea:	491f      	ldr	r1, [pc, #124]	@ (8008168 <vTaskSwitchContext+0xb0>)
 80080ec:	697a      	ldr	r2, [r7, #20]
 80080ee:	4613      	mov	r3, r2
 80080f0:	009b      	lsls	r3, r3, #2
 80080f2:	4413      	add	r3, r2
 80080f4:	009b      	lsls	r3, r3, #2
 80080f6:	440b      	add	r3, r1
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d10b      	bne.n	8008116 <vTaskSwitchContext+0x5e>
	__asm volatile
 80080fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008102:	f383 8811 	msr	BASEPRI, r3
 8008106:	f3bf 8f6f 	isb	sy
 800810a:	f3bf 8f4f 	dsb	sy
 800810e:	607b      	str	r3, [r7, #4]
}
 8008110:	bf00      	nop
 8008112:	bf00      	nop
 8008114:	e7fd      	b.n	8008112 <vTaskSwitchContext+0x5a>
 8008116:	697a      	ldr	r2, [r7, #20]
 8008118:	4613      	mov	r3, r2
 800811a:	009b      	lsls	r3, r3, #2
 800811c:	4413      	add	r3, r2
 800811e:	009b      	lsls	r3, r3, #2
 8008120:	4a11      	ldr	r2, [pc, #68]	@ (8008168 <vTaskSwitchContext+0xb0>)
 8008122:	4413      	add	r3, r2
 8008124:	613b      	str	r3, [r7, #16]
 8008126:	693b      	ldr	r3, [r7, #16]
 8008128:	685b      	ldr	r3, [r3, #4]
 800812a:	685a      	ldr	r2, [r3, #4]
 800812c:	693b      	ldr	r3, [r7, #16]
 800812e:	605a      	str	r2, [r3, #4]
 8008130:	693b      	ldr	r3, [r7, #16]
 8008132:	685a      	ldr	r2, [r3, #4]
 8008134:	693b      	ldr	r3, [r7, #16]
 8008136:	3308      	adds	r3, #8
 8008138:	429a      	cmp	r2, r3
 800813a:	d104      	bne.n	8008146 <vTaskSwitchContext+0x8e>
 800813c:	693b      	ldr	r3, [r7, #16]
 800813e:	685b      	ldr	r3, [r3, #4]
 8008140:	685a      	ldr	r2, [r3, #4]
 8008142:	693b      	ldr	r3, [r7, #16]
 8008144:	605a      	str	r2, [r3, #4]
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	685b      	ldr	r3, [r3, #4]
 800814a:	68db      	ldr	r3, [r3, #12]
 800814c:	4a07      	ldr	r2, [pc, #28]	@ (800816c <vTaskSwitchContext+0xb4>)
 800814e:	6013      	str	r3, [r2, #0]
}
 8008150:	bf00      	nop
 8008152:	371c      	adds	r7, #28
 8008154:	46bd      	mov	sp, r7
 8008156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815a:	4770      	bx	lr
 800815c:	200004a8 	.word	0x200004a8
 8008160:	20000494 	.word	0x20000494
 8008164:	20000488 	.word	0x20000488
 8008168:	20000384 	.word	0x20000384
 800816c:	20000380 	.word	0x20000380

08008170 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008170:	b580      	push	{r7, lr}
 8008172:	b082      	sub	sp, #8
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008178:	f000 f852 	bl	8008220 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800817c:	4b06      	ldr	r3, [pc, #24]	@ (8008198 <prvIdleTask+0x28>)
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	2b01      	cmp	r3, #1
 8008182:	d9f9      	bls.n	8008178 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008184:	4b05      	ldr	r3, [pc, #20]	@ (800819c <prvIdleTask+0x2c>)
 8008186:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800818a:	601a      	str	r2, [r3, #0]
 800818c:	f3bf 8f4f 	dsb	sy
 8008190:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008194:	e7f0      	b.n	8008178 <prvIdleTask+0x8>
 8008196:	bf00      	nop
 8008198:	20000384 	.word	0x20000384
 800819c:	e000ed04 	.word	0xe000ed04

080081a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b082      	sub	sp, #8
 80081a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80081a6:	2300      	movs	r3, #0
 80081a8:	607b      	str	r3, [r7, #4]
 80081aa:	e00c      	b.n	80081c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80081ac:	687a      	ldr	r2, [r7, #4]
 80081ae:	4613      	mov	r3, r2
 80081b0:	009b      	lsls	r3, r3, #2
 80081b2:	4413      	add	r3, r2
 80081b4:	009b      	lsls	r3, r3, #2
 80081b6:	4a12      	ldr	r2, [pc, #72]	@ (8008200 <prvInitialiseTaskLists+0x60>)
 80081b8:	4413      	add	r3, r2
 80081ba:	4618      	mov	r0, r3
 80081bc:	f7ff fbae 	bl	800791c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	3301      	adds	r3, #1
 80081c4:	607b      	str	r3, [r7, #4]
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2b06      	cmp	r3, #6
 80081ca:	d9ef      	bls.n	80081ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80081cc:	480d      	ldr	r0, [pc, #52]	@ (8008204 <prvInitialiseTaskLists+0x64>)
 80081ce:	f7ff fba5 	bl	800791c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80081d2:	480d      	ldr	r0, [pc, #52]	@ (8008208 <prvInitialiseTaskLists+0x68>)
 80081d4:	f7ff fba2 	bl	800791c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80081d8:	480c      	ldr	r0, [pc, #48]	@ (800820c <prvInitialiseTaskLists+0x6c>)
 80081da:	f7ff fb9f 	bl	800791c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80081de:	480c      	ldr	r0, [pc, #48]	@ (8008210 <prvInitialiseTaskLists+0x70>)
 80081e0:	f7ff fb9c 	bl	800791c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80081e4:	480b      	ldr	r0, [pc, #44]	@ (8008214 <prvInitialiseTaskLists+0x74>)
 80081e6:	f7ff fb99 	bl	800791c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80081ea:	4b0b      	ldr	r3, [pc, #44]	@ (8008218 <prvInitialiseTaskLists+0x78>)
 80081ec:	4a05      	ldr	r2, [pc, #20]	@ (8008204 <prvInitialiseTaskLists+0x64>)
 80081ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80081f0:	4b0a      	ldr	r3, [pc, #40]	@ (800821c <prvInitialiseTaskLists+0x7c>)
 80081f2:	4a05      	ldr	r2, [pc, #20]	@ (8008208 <prvInitialiseTaskLists+0x68>)
 80081f4:	601a      	str	r2, [r3, #0]
}
 80081f6:	bf00      	nop
 80081f8:	3708      	adds	r7, #8
 80081fa:	46bd      	mov	sp, r7
 80081fc:	bd80      	pop	{r7, pc}
 80081fe:	bf00      	nop
 8008200:	20000384 	.word	0x20000384
 8008204:	20000410 	.word	0x20000410
 8008208:	20000424 	.word	0x20000424
 800820c:	20000440 	.word	0x20000440
 8008210:	20000454 	.word	0x20000454
 8008214:	2000046c 	.word	0x2000046c
 8008218:	20000438 	.word	0x20000438
 800821c:	2000043c 	.word	0x2000043c

08008220 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b082      	sub	sp, #8
 8008224:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008226:	e019      	b.n	800825c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008228:	f000 f9ee 	bl	8008608 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800822c:	4b10      	ldr	r3, [pc, #64]	@ (8008270 <prvCheckTasksWaitingTermination+0x50>)
 800822e:	68db      	ldr	r3, [r3, #12]
 8008230:	68db      	ldr	r3, [r3, #12]
 8008232:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	3304      	adds	r3, #4
 8008238:	4618      	mov	r0, r3
 800823a:	f7ff fbf9 	bl	8007a30 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800823e:	4b0d      	ldr	r3, [pc, #52]	@ (8008274 <prvCheckTasksWaitingTermination+0x54>)
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	3b01      	subs	r3, #1
 8008244:	4a0b      	ldr	r2, [pc, #44]	@ (8008274 <prvCheckTasksWaitingTermination+0x54>)
 8008246:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008248:	4b0b      	ldr	r3, [pc, #44]	@ (8008278 <prvCheckTasksWaitingTermination+0x58>)
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	3b01      	subs	r3, #1
 800824e:	4a0a      	ldr	r2, [pc, #40]	@ (8008278 <prvCheckTasksWaitingTermination+0x58>)
 8008250:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008252:	f000 fa0b 	bl	800866c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008256:	6878      	ldr	r0, [r7, #4]
 8008258:	f000 f810 	bl	800827c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800825c:	4b06      	ldr	r3, [pc, #24]	@ (8008278 <prvCheckTasksWaitingTermination+0x58>)
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d1e1      	bne.n	8008228 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008264:	bf00      	nop
 8008266:	bf00      	nop
 8008268:	3708      	adds	r7, #8
 800826a:	46bd      	mov	sp, r7
 800826c:	bd80      	pop	{r7, pc}
 800826e:	bf00      	nop
 8008270:	20000454 	.word	0x20000454
 8008274:	20000480 	.word	0x20000480
 8008278:	20000468 	.word	0x20000468

0800827c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800827c:	b580      	push	{r7, lr}
 800827e:	b082      	sub	sp, #8
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008288:	4618      	mov	r0, r3
 800828a:	f000 faaf 	bl	80087ec <vPortFree>
			vPortFree( pxTCB );
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f000 faac 	bl	80087ec <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008294:	bf00      	nop
 8008296:	3708      	adds	r7, #8
 8008298:	46bd      	mov	sp, r7
 800829a:	bd80      	pop	{r7, pc}

0800829c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800829c:	b480      	push	{r7}
 800829e:	b083      	sub	sp, #12
 80082a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80082a2:	4b0c      	ldr	r3, [pc, #48]	@ (80082d4 <prvResetNextTaskUnblockTime+0x38>)
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d104      	bne.n	80082b6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80082ac:	4b0a      	ldr	r3, [pc, #40]	@ (80082d8 <prvResetNextTaskUnblockTime+0x3c>)
 80082ae:	f04f 32ff 	mov.w	r2, #4294967295
 80082b2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80082b4:	e008      	b.n	80082c8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082b6:	4b07      	ldr	r3, [pc, #28]	@ (80082d4 <prvResetNextTaskUnblockTime+0x38>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	68db      	ldr	r3, [r3, #12]
 80082bc:	68db      	ldr	r3, [r3, #12]
 80082be:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	685b      	ldr	r3, [r3, #4]
 80082c4:	4a04      	ldr	r2, [pc, #16]	@ (80082d8 <prvResetNextTaskUnblockTime+0x3c>)
 80082c6:	6013      	str	r3, [r2, #0]
}
 80082c8:	bf00      	nop
 80082ca:	370c      	adds	r7, #12
 80082cc:	46bd      	mov	sp, r7
 80082ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d2:	4770      	bx	lr
 80082d4:	20000438 	.word	0x20000438
 80082d8:	200004a0 	.word	0x200004a0

080082dc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80082dc:	b580      	push	{r7, lr}
 80082de:	b084      	sub	sp, #16
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
 80082e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80082e6:	4b29      	ldr	r3, [pc, #164]	@ (800838c <prvAddCurrentTaskToDelayedList+0xb0>)
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80082ec:	4b28      	ldr	r3, [pc, #160]	@ (8008390 <prvAddCurrentTaskToDelayedList+0xb4>)
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	3304      	adds	r3, #4
 80082f2:	4618      	mov	r0, r3
 80082f4:	f7ff fb9c 	bl	8007a30 <uxListRemove>
 80082f8:	4603      	mov	r3, r0
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d10b      	bne.n	8008316 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80082fe:	4b24      	ldr	r3, [pc, #144]	@ (8008390 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008304:	2201      	movs	r2, #1
 8008306:	fa02 f303 	lsl.w	r3, r2, r3
 800830a:	43da      	mvns	r2, r3
 800830c:	4b21      	ldr	r3, [pc, #132]	@ (8008394 <prvAddCurrentTaskToDelayedList+0xb8>)
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	4013      	ands	r3, r2
 8008312:	4a20      	ldr	r2, [pc, #128]	@ (8008394 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008314:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800831c:	d10a      	bne.n	8008334 <prvAddCurrentTaskToDelayedList+0x58>
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d007      	beq.n	8008334 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008324:	4b1a      	ldr	r3, [pc, #104]	@ (8008390 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	3304      	adds	r3, #4
 800832a:	4619      	mov	r1, r3
 800832c:	481a      	ldr	r0, [pc, #104]	@ (8008398 <prvAddCurrentTaskToDelayedList+0xbc>)
 800832e:	f7ff fb22 	bl	8007976 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008332:	e026      	b.n	8008382 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008334:	68fa      	ldr	r2, [r7, #12]
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	4413      	add	r3, r2
 800833a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800833c:	4b14      	ldr	r3, [pc, #80]	@ (8008390 <prvAddCurrentTaskToDelayedList+0xb4>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	68ba      	ldr	r2, [r7, #8]
 8008342:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008344:	68ba      	ldr	r2, [r7, #8]
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	429a      	cmp	r2, r3
 800834a:	d209      	bcs.n	8008360 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800834c:	4b13      	ldr	r3, [pc, #76]	@ (800839c <prvAddCurrentTaskToDelayedList+0xc0>)
 800834e:	681a      	ldr	r2, [r3, #0]
 8008350:	4b0f      	ldr	r3, [pc, #60]	@ (8008390 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	3304      	adds	r3, #4
 8008356:	4619      	mov	r1, r3
 8008358:	4610      	mov	r0, r2
 800835a:	f7ff fb30 	bl	80079be <vListInsert>
}
 800835e:	e010      	b.n	8008382 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008360:	4b0f      	ldr	r3, [pc, #60]	@ (80083a0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008362:	681a      	ldr	r2, [r3, #0]
 8008364:	4b0a      	ldr	r3, [pc, #40]	@ (8008390 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	3304      	adds	r3, #4
 800836a:	4619      	mov	r1, r3
 800836c:	4610      	mov	r0, r2
 800836e:	f7ff fb26 	bl	80079be <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008372:	4b0c      	ldr	r3, [pc, #48]	@ (80083a4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	68ba      	ldr	r2, [r7, #8]
 8008378:	429a      	cmp	r2, r3
 800837a:	d202      	bcs.n	8008382 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800837c:	4a09      	ldr	r2, [pc, #36]	@ (80083a4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800837e:	68bb      	ldr	r3, [r7, #8]
 8008380:	6013      	str	r3, [r2, #0]
}
 8008382:	bf00      	nop
 8008384:	3710      	adds	r7, #16
 8008386:	46bd      	mov	sp, r7
 8008388:	bd80      	pop	{r7, pc}
 800838a:	bf00      	nop
 800838c:	20000484 	.word	0x20000484
 8008390:	20000380 	.word	0x20000380
 8008394:	20000488 	.word	0x20000488
 8008398:	2000046c 	.word	0x2000046c
 800839c:	2000043c 	.word	0x2000043c
 80083a0:	20000438 	.word	0x20000438
 80083a4:	200004a0 	.word	0x200004a0

080083a8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80083a8:	b480      	push	{r7}
 80083aa:	b085      	sub	sp, #20
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	60f8      	str	r0, [r7, #12]
 80083b0:	60b9      	str	r1, [r7, #8]
 80083b2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	3b04      	subs	r3, #4
 80083b8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80083c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	3b04      	subs	r3, #4
 80083c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	f023 0201 	bic.w	r2, r3, #1
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	3b04      	subs	r3, #4
 80083d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80083d8:	4a0c      	ldr	r2, [pc, #48]	@ (800840c <pxPortInitialiseStack+0x64>)
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	3b14      	subs	r3, #20
 80083e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80083e4:	687a      	ldr	r2, [r7, #4]
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	3b04      	subs	r3, #4
 80083ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	f06f 0202 	mvn.w	r2, #2
 80083f6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	3b20      	subs	r3, #32
 80083fc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80083fe:	68fb      	ldr	r3, [r7, #12]
}
 8008400:	4618      	mov	r0, r3
 8008402:	3714      	adds	r7, #20
 8008404:	46bd      	mov	sp, r7
 8008406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840a:	4770      	bx	lr
 800840c:	08008411 	.word	0x08008411

08008410 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008410:	b480      	push	{r7}
 8008412:	b085      	sub	sp, #20
 8008414:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008416:	2300      	movs	r3, #0
 8008418:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800841a:	4b13      	ldr	r3, [pc, #76]	@ (8008468 <prvTaskExitError+0x58>)
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008422:	d00b      	beq.n	800843c <prvTaskExitError+0x2c>
	__asm volatile
 8008424:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008428:	f383 8811 	msr	BASEPRI, r3
 800842c:	f3bf 8f6f 	isb	sy
 8008430:	f3bf 8f4f 	dsb	sy
 8008434:	60fb      	str	r3, [r7, #12]
}
 8008436:	bf00      	nop
 8008438:	bf00      	nop
 800843a:	e7fd      	b.n	8008438 <prvTaskExitError+0x28>
	__asm volatile
 800843c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008440:	f383 8811 	msr	BASEPRI, r3
 8008444:	f3bf 8f6f 	isb	sy
 8008448:	f3bf 8f4f 	dsb	sy
 800844c:	60bb      	str	r3, [r7, #8]
}
 800844e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008450:	bf00      	nop
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d0fc      	beq.n	8008452 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008458:	bf00      	nop
 800845a:	bf00      	nop
 800845c:	3714      	adds	r7, #20
 800845e:	46bd      	mov	sp, r7
 8008460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008464:	4770      	bx	lr
 8008466:	bf00      	nop
 8008468:	20000030 	.word	0x20000030
 800846c:	00000000 	.word	0x00000000

08008470 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008470:	4b07      	ldr	r3, [pc, #28]	@ (8008490 <pxCurrentTCBConst2>)
 8008472:	6819      	ldr	r1, [r3, #0]
 8008474:	6808      	ldr	r0, [r1, #0]
 8008476:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800847a:	f380 8809 	msr	PSP, r0
 800847e:	f3bf 8f6f 	isb	sy
 8008482:	f04f 0000 	mov.w	r0, #0
 8008486:	f380 8811 	msr	BASEPRI, r0
 800848a:	4770      	bx	lr
 800848c:	f3af 8000 	nop.w

08008490 <pxCurrentTCBConst2>:
 8008490:	20000380 	.word	0x20000380
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008494:	bf00      	nop
 8008496:	bf00      	nop

08008498 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008498:	4808      	ldr	r0, [pc, #32]	@ (80084bc <prvPortStartFirstTask+0x24>)
 800849a:	6800      	ldr	r0, [r0, #0]
 800849c:	6800      	ldr	r0, [r0, #0]
 800849e:	f380 8808 	msr	MSP, r0
 80084a2:	f04f 0000 	mov.w	r0, #0
 80084a6:	f380 8814 	msr	CONTROL, r0
 80084aa:	b662      	cpsie	i
 80084ac:	b661      	cpsie	f
 80084ae:	f3bf 8f4f 	dsb	sy
 80084b2:	f3bf 8f6f 	isb	sy
 80084b6:	df00      	svc	0
 80084b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80084ba:	bf00      	nop
 80084bc:	e000ed08 	.word	0xe000ed08

080084c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b086      	sub	sp, #24
 80084c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80084c6:	4b47      	ldr	r3, [pc, #284]	@ (80085e4 <xPortStartScheduler+0x124>)
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	4a47      	ldr	r2, [pc, #284]	@ (80085e8 <xPortStartScheduler+0x128>)
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d10b      	bne.n	80084e8 <xPortStartScheduler+0x28>
	__asm volatile
 80084d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084d4:	f383 8811 	msr	BASEPRI, r3
 80084d8:	f3bf 8f6f 	isb	sy
 80084dc:	f3bf 8f4f 	dsb	sy
 80084e0:	613b      	str	r3, [r7, #16]
}
 80084e2:	bf00      	nop
 80084e4:	bf00      	nop
 80084e6:	e7fd      	b.n	80084e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80084e8:	4b3e      	ldr	r3, [pc, #248]	@ (80085e4 <xPortStartScheduler+0x124>)
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4a3f      	ldr	r2, [pc, #252]	@ (80085ec <xPortStartScheduler+0x12c>)
 80084ee:	4293      	cmp	r3, r2
 80084f0:	d10b      	bne.n	800850a <xPortStartScheduler+0x4a>
	__asm volatile
 80084f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084f6:	f383 8811 	msr	BASEPRI, r3
 80084fa:	f3bf 8f6f 	isb	sy
 80084fe:	f3bf 8f4f 	dsb	sy
 8008502:	60fb      	str	r3, [r7, #12]
}
 8008504:	bf00      	nop
 8008506:	bf00      	nop
 8008508:	e7fd      	b.n	8008506 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800850a:	4b39      	ldr	r3, [pc, #228]	@ (80085f0 <xPortStartScheduler+0x130>)
 800850c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800850e:	697b      	ldr	r3, [r7, #20]
 8008510:	781b      	ldrb	r3, [r3, #0]
 8008512:	b2db      	uxtb	r3, r3
 8008514:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	22ff      	movs	r2, #255	@ 0xff
 800851a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800851c:	697b      	ldr	r3, [r7, #20]
 800851e:	781b      	ldrb	r3, [r3, #0]
 8008520:	b2db      	uxtb	r3, r3
 8008522:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008524:	78fb      	ldrb	r3, [r7, #3]
 8008526:	b2db      	uxtb	r3, r3
 8008528:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800852c:	b2da      	uxtb	r2, r3
 800852e:	4b31      	ldr	r3, [pc, #196]	@ (80085f4 <xPortStartScheduler+0x134>)
 8008530:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008532:	4b31      	ldr	r3, [pc, #196]	@ (80085f8 <xPortStartScheduler+0x138>)
 8008534:	2207      	movs	r2, #7
 8008536:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008538:	e009      	b.n	800854e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800853a:	4b2f      	ldr	r3, [pc, #188]	@ (80085f8 <xPortStartScheduler+0x138>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	3b01      	subs	r3, #1
 8008540:	4a2d      	ldr	r2, [pc, #180]	@ (80085f8 <xPortStartScheduler+0x138>)
 8008542:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008544:	78fb      	ldrb	r3, [r7, #3]
 8008546:	b2db      	uxtb	r3, r3
 8008548:	005b      	lsls	r3, r3, #1
 800854a:	b2db      	uxtb	r3, r3
 800854c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800854e:	78fb      	ldrb	r3, [r7, #3]
 8008550:	b2db      	uxtb	r3, r3
 8008552:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008556:	2b80      	cmp	r3, #128	@ 0x80
 8008558:	d0ef      	beq.n	800853a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800855a:	4b27      	ldr	r3, [pc, #156]	@ (80085f8 <xPortStartScheduler+0x138>)
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	f1c3 0307 	rsb	r3, r3, #7
 8008562:	2b04      	cmp	r3, #4
 8008564:	d00b      	beq.n	800857e <xPortStartScheduler+0xbe>
	__asm volatile
 8008566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800856a:	f383 8811 	msr	BASEPRI, r3
 800856e:	f3bf 8f6f 	isb	sy
 8008572:	f3bf 8f4f 	dsb	sy
 8008576:	60bb      	str	r3, [r7, #8]
}
 8008578:	bf00      	nop
 800857a:	bf00      	nop
 800857c:	e7fd      	b.n	800857a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800857e:	4b1e      	ldr	r3, [pc, #120]	@ (80085f8 <xPortStartScheduler+0x138>)
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	021b      	lsls	r3, r3, #8
 8008584:	4a1c      	ldr	r2, [pc, #112]	@ (80085f8 <xPortStartScheduler+0x138>)
 8008586:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008588:	4b1b      	ldr	r3, [pc, #108]	@ (80085f8 <xPortStartScheduler+0x138>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008590:	4a19      	ldr	r2, [pc, #100]	@ (80085f8 <xPortStartScheduler+0x138>)
 8008592:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	b2da      	uxtb	r2, r3
 8008598:	697b      	ldr	r3, [r7, #20]
 800859a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800859c:	4b17      	ldr	r3, [pc, #92]	@ (80085fc <xPortStartScheduler+0x13c>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	4a16      	ldr	r2, [pc, #88]	@ (80085fc <xPortStartScheduler+0x13c>)
 80085a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80085a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80085a8:	4b14      	ldr	r3, [pc, #80]	@ (80085fc <xPortStartScheduler+0x13c>)
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	4a13      	ldr	r2, [pc, #76]	@ (80085fc <xPortStartScheduler+0x13c>)
 80085ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80085b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80085b4:	f000 f8da 	bl	800876c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80085b8:	4b11      	ldr	r3, [pc, #68]	@ (8008600 <xPortStartScheduler+0x140>)
 80085ba:	2200      	movs	r2, #0
 80085bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80085be:	f000 f8f9 	bl	80087b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80085c2:	4b10      	ldr	r3, [pc, #64]	@ (8008604 <xPortStartScheduler+0x144>)
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	4a0f      	ldr	r2, [pc, #60]	@ (8008604 <xPortStartScheduler+0x144>)
 80085c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80085cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80085ce:	f7ff ff63 	bl	8008498 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80085d2:	f7ff fd71 	bl	80080b8 <vTaskSwitchContext>
	prvTaskExitError();
 80085d6:	f7ff ff1b 	bl	8008410 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80085da:	2300      	movs	r3, #0
}
 80085dc:	4618      	mov	r0, r3
 80085de:	3718      	adds	r7, #24
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bd80      	pop	{r7, pc}
 80085e4:	e000ed00 	.word	0xe000ed00
 80085e8:	410fc271 	.word	0x410fc271
 80085ec:	410fc270 	.word	0x410fc270
 80085f0:	e000e400 	.word	0xe000e400
 80085f4:	200004ac 	.word	0x200004ac
 80085f8:	200004b0 	.word	0x200004b0
 80085fc:	e000ed20 	.word	0xe000ed20
 8008600:	20000030 	.word	0x20000030
 8008604:	e000ef34 	.word	0xe000ef34

08008608 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008608:	b480      	push	{r7}
 800860a:	b083      	sub	sp, #12
 800860c:	af00      	add	r7, sp, #0
	__asm volatile
 800860e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008612:	f383 8811 	msr	BASEPRI, r3
 8008616:	f3bf 8f6f 	isb	sy
 800861a:	f3bf 8f4f 	dsb	sy
 800861e:	607b      	str	r3, [r7, #4]
}
 8008620:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008622:	4b10      	ldr	r3, [pc, #64]	@ (8008664 <vPortEnterCritical+0x5c>)
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	3301      	adds	r3, #1
 8008628:	4a0e      	ldr	r2, [pc, #56]	@ (8008664 <vPortEnterCritical+0x5c>)
 800862a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800862c:	4b0d      	ldr	r3, [pc, #52]	@ (8008664 <vPortEnterCritical+0x5c>)
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	2b01      	cmp	r3, #1
 8008632:	d110      	bne.n	8008656 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008634:	4b0c      	ldr	r3, [pc, #48]	@ (8008668 <vPortEnterCritical+0x60>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	b2db      	uxtb	r3, r3
 800863a:	2b00      	cmp	r3, #0
 800863c:	d00b      	beq.n	8008656 <vPortEnterCritical+0x4e>
	__asm volatile
 800863e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008642:	f383 8811 	msr	BASEPRI, r3
 8008646:	f3bf 8f6f 	isb	sy
 800864a:	f3bf 8f4f 	dsb	sy
 800864e:	603b      	str	r3, [r7, #0]
}
 8008650:	bf00      	nop
 8008652:	bf00      	nop
 8008654:	e7fd      	b.n	8008652 <vPortEnterCritical+0x4a>
	}
}
 8008656:	bf00      	nop
 8008658:	370c      	adds	r7, #12
 800865a:	46bd      	mov	sp, r7
 800865c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008660:	4770      	bx	lr
 8008662:	bf00      	nop
 8008664:	20000030 	.word	0x20000030
 8008668:	e000ed04 	.word	0xe000ed04

0800866c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800866c:	b480      	push	{r7}
 800866e:	b083      	sub	sp, #12
 8008670:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008672:	4b12      	ldr	r3, [pc, #72]	@ (80086bc <vPortExitCritical+0x50>)
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d10b      	bne.n	8008692 <vPortExitCritical+0x26>
	__asm volatile
 800867a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800867e:	f383 8811 	msr	BASEPRI, r3
 8008682:	f3bf 8f6f 	isb	sy
 8008686:	f3bf 8f4f 	dsb	sy
 800868a:	607b      	str	r3, [r7, #4]
}
 800868c:	bf00      	nop
 800868e:	bf00      	nop
 8008690:	e7fd      	b.n	800868e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008692:	4b0a      	ldr	r3, [pc, #40]	@ (80086bc <vPortExitCritical+0x50>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	3b01      	subs	r3, #1
 8008698:	4a08      	ldr	r2, [pc, #32]	@ (80086bc <vPortExitCritical+0x50>)
 800869a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800869c:	4b07      	ldr	r3, [pc, #28]	@ (80086bc <vPortExitCritical+0x50>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d105      	bne.n	80086b0 <vPortExitCritical+0x44>
 80086a4:	2300      	movs	r3, #0
 80086a6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80086ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80086b0:	bf00      	nop
 80086b2:	370c      	adds	r7, #12
 80086b4:	46bd      	mov	sp, r7
 80086b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ba:	4770      	bx	lr
 80086bc:	20000030 	.word	0x20000030

080086c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80086c0:	f3ef 8009 	mrs	r0, PSP
 80086c4:	f3bf 8f6f 	isb	sy
 80086c8:	4b15      	ldr	r3, [pc, #84]	@ (8008720 <pxCurrentTCBConst>)
 80086ca:	681a      	ldr	r2, [r3, #0]
 80086cc:	f01e 0f10 	tst.w	lr, #16
 80086d0:	bf08      	it	eq
 80086d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80086d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086da:	6010      	str	r0, [r2, #0]
 80086dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80086e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80086e4:	f380 8811 	msr	BASEPRI, r0
 80086e8:	f3bf 8f4f 	dsb	sy
 80086ec:	f3bf 8f6f 	isb	sy
 80086f0:	f7ff fce2 	bl	80080b8 <vTaskSwitchContext>
 80086f4:	f04f 0000 	mov.w	r0, #0
 80086f8:	f380 8811 	msr	BASEPRI, r0
 80086fc:	bc09      	pop	{r0, r3}
 80086fe:	6819      	ldr	r1, [r3, #0]
 8008700:	6808      	ldr	r0, [r1, #0]
 8008702:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008706:	f01e 0f10 	tst.w	lr, #16
 800870a:	bf08      	it	eq
 800870c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008710:	f380 8809 	msr	PSP, r0
 8008714:	f3bf 8f6f 	isb	sy
 8008718:	4770      	bx	lr
 800871a:	bf00      	nop
 800871c:	f3af 8000 	nop.w

08008720 <pxCurrentTCBConst>:
 8008720:	20000380 	.word	0x20000380
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008724:	bf00      	nop
 8008726:	bf00      	nop

08008728 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008728:	b580      	push	{r7, lr}
 800872a:	b082      	sub	sp, #8
 800872c:	af00      	add	r7, sp, #0
	__asm volatile
 800872e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008732:	f383 8811 	msr	BASEPRI, r3
 8008736:	f3bf 8f6f 	isb	sy
 800873a:	f3bf 8f4f 	dsb	sy
 800873e:	607b      	str	r3, [r7, #4]
}
 8008740:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008742:	f7ff fbff 	bl	8007f44 <xTaskIncrementTick>
 8008746:	4603      	mov	r3, r0
 8008748:	2b00      	cmp	r3, #0
 800874a:	d003      	beq.n	8008754 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800874c:	4b06      	ldr	r3, [pc, #24]	@ (8008768 <SysTick_Handler+0x40>)
 800874e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008752:	601a      	str	r2, [r3, #0]
 8008754:	2300      	movs	r3, #0
 8008756:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	f383 8811 	msr	BASEPRI, r3
}
 800875e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008760:	bf00      	nop
 8008762:	3708      	adds	r7, #8
 8008764:	46bd      	mov	sp, r7
 8008766:	bd80      	pop	{r7, pc}
 8008768:	e000ed04 	.word	0xe000ed04

0800876c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800876c:	b480      	push	{r7}
 800876e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008770:	4b0b      	ldr	r3, [pc, #44]	@ (80087a0 <vPortSetupTimerInterrupt+0x34>)
 8008772:	2200      	movs	r2, #0
 8008774:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008776:	4b0b      	ldr	r3, [pc, #44]	@ (80087a4 <vPortSetupTimerInterrupt+0x38>)
 8008778:	2200      	movs	r2, #0
 800877a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800877c:	4b0a      	ldr	r3, [pc, #40]	@ (80087a8 <vPortSetupTimerInterrupt+0x3c>)
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	4a0a      	ldr	r2, [pc, #40]	@ (80087ac <vPortSetupTimerInterrupt+0x40>)
 8008782:	fba2 2303 	umull	r2, r3, r2, r3
 8008786:	099b      	lsrs	r3, r3, #6
 8008788:	4a09      	ldr	r2, [pc, #36]	@ (80087b0 <vPortSetupTimerInterrupt+0x44>)
 800878a:	3b01      	subs	r3, #1
 800878c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800878e:	4b04      	ldr	r3, [pc, #16]	@ (80087a0 <vPortSetupTimerInterrupt+0x34>)
 8008790:	2207      	movs	r2, #7
 8008792:	601a      	str	r2, [r3, #0]
}
 8008794:	bf00      	nop
 8008796:	46bd      	mov	sp, r7
 8008798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879c:	4770      	bx	lr
 800879e:	bf00      	nop
 80087a0:	e000e010 	.word	0xe000e010
 80087a4:	e000e018 	.word	0xe000e018
 80087a8:	20000004 	.word	0x20000004
 80087ac:	10624dd3 	.word	0x10624dd3
 80087b0:	e000e014 	.word	0xe000e014

080087b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80087b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80087c4 <vPortEnableVFP+0x10>
 80087b8:	6801      	ldr	r1, [r0, #0]
 80087ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80087be:	6001      	str	r1, [r0, #0]
 80087c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80087c2:	bf00      	nop
 80087c4:	e000ed88 	.word	0xe000ed88

080087c8 <pvPortMalloc>:
#endif

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80087c8:	b580      	push	{r7, lr}
 80087ca:	b084      	sub	sp, #16
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	6078      	str	r0, [r7, #4]
void *pvReturn;

	vTaskSuspendAll();
 80087d0:	f7ff fb0c 	bl	8007dec <vTaskSuspendAll>
	{
		pvReturn = malloc( xWantedSize );
 80087d4:	6878      	ldr	r0, [r7, #4]
 80087d6:	f000 f81f 	bl	8008818 <malloc>
 80087da:	4603      	mov	r3, r0
 80087dc:	60fb      	str	r3, [r7, #12]
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80087de:	f7ff fb13 	bl	8007e08 <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
 80087e2:	68fb      	ldr	r3, [r7, #12]
}
 80087e4:	4618      	mov	r0, r3
 80087e6:	3710      	adds	r7, #16
 80087e8:	46bd      	mov	sp, r7
 80087ea:	bd80      	pop	{r7, pc}

080087ec <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b082      	sub	sp, #8
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
	if( pv )
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d006      	beq.n	8008808 <vPortFree+0x1c>
	{
		vTaskSuspendAll();
 80087fa:	f7ff faf7 	bl	8007dec <vTaskSuspendAll>
		{
			free( pv );
 80087fe:	6878      	ldr	r0, [r7, #4]
 8008800:	f000 f812 	bl	8008828 <free>
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
 8008804:	f7ff fb00 	bl	8007e08 <xTaskResumeAll>
	}
}
 8008808:	bf00      	nop
 800880a:	3708      	adds	r7, #8
 800880c:	46bd      	mov	sp, r7
 800880e:	bd80      	pop	{r7, pc}

08008810 <atoi>:
 8008810:	220a      	movs	r2, #10
 8008812:	2100      	movs	r1, #0
 8008814:	f000 b938 	b.w	8008a88 <strtol>

08008818 <malloc>:
 8008818:	4b02      	ldr	r3, [pc, #8]	@ (8008824 <malloc+0xc>)
 800881a:	4601      	mov	r1, r0
 800881c:	6818      	ldr	r0, [r3, #0]
 800881e:	f000 b82d 	b.w	800887c <_malloc_r>
 8008822:	bf00      	nop
 8008824:	20000040 	.word	0x20000040

08008828 <free>:
 8008828:	4b02      	ldr	r3, [pc, #8]	@ (8008834 <free+0xc>)
 800882a:	4601      	mov	r1, r0
 800882c:	6818      	ldr	r0, [r3, #0]
 800882e:	f000 bd09 	b.w	8009244 <_free_r>
 8008832:	bf00      	nop
 8008834:	20000040 	.word	0x20000040

08008838 <sbrk_aligned>:
 8008838:	b570      	push	{r4, r5, r6, lr}
 800883a:	4e0f      	ldr	r6, [pc, #60]	@ (8008878 <sbrk_aligned+0x40>)
 800883c:	460c      	mov	r4, r1
 800883e:	6831      	ldr	r1, [r6, #0]
 8008840:	4605      	mov	r5, r0
 8008842:	b911      	cbnz	r1, 800884a <sbrk_aligned+0x12>
 8008844:	f000 fc88 	bl	8009158 <_sbrk_r>
 8008848:	6030      	str	r0, [r6, #0]
 800884a:	4621      	mov	r1, r4
 800884c:	4628      	mov	r0, r5
 800884e:	f000 fc83 	bl	8009158 <_sbrk_r>
 8008852:	1c43      	adds	r3, r0, #1
 8008854:	d103      	bne.n	800885e <sbrk_aligned+0x26>
 8008856:	f04f 34ff 	mov.w	r4, #4294967295
 800885a:	4620      	mov	r0, r4
 800885c:	bd70      	pop	{r4, r5, r6, pc}
 800885e:	1cc4      	adds	r4, r0, #3
 8008860:	f024 0403 	bic.w	r4, r4, #3
 8008864:	42a0      	cmp	r0, r4
 8008866:	d0f8      	beq.n	800885a <sbrk_aligned+0x22>
 8008868:	1a21      	subs	r1, r4, r0
 800886a:	4628      	mov	r0, r5
 800886c:	f000 fc74 	bl	8009158 <_sbrk_r>
 8008870:	3001      	adds	r0, #1
 8008872:	d1f2      	bne.n	800885a <sbrk_aligned+0x22>
 8008874:	e7ef      	b.n	8008856 <sbrk_aligned+0x1e>
 8008876:	bf00      	nop
 8008878:	200004b4 	.word	0x200004b4

0800887c <_malloc_r>:
 800887c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008880:	1ccd      	adds	r5, r1, #3
 8008882:	f025 0503 	bic.w	r5, r5, #3
 8008886:	3508      	adds	r5, #8
 8008888:	2d0c      	cmp	r5, #12
 800888a:	bf38      	it	cc
 800888c:	250c      	movcc	r5, #12
 800888e:	2d00      	cmp	r5, #0
 8008890:	4606      	mov	r6, r0
 8008892:	db01      	blt.n	8008898 <_malloc_r+0x1c>
 8008894:	42a9      	cmp	r1, r5
 8008896:	d904      	bls.n	80088a2 <_malloc_r+0x26>
 8008898:	230c      	movs	r3, #12
 800889a:	6033      	str	r3, [r6, #0]
 800889c:	2000      	movs	r0, #0
 800889e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088a2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008978 <_malloc_r+0xfc>
 80088a6:	f000 f869 	bl	800897c <__malloc_lock>
 80088aa:	f8d8 3000 	ldr.w	r3, [r8]
 80088ae:	461c      	mov	r4, r3
 80088b0:	bb44      	cbnz	r4, 8008904 <_malloc_r+0x88>
 80088b2:	4629      	mov	r1, r5
 80088b4:	4630      	mov	r0, r6
 80088b6:	f7ff ffbf 	bl	8008838 <sbrk_aligned>
 80088ba:	1c43      	adds	r3, r0, #1
 80088bc:	4604      	mov	r4, r0
 80088be:	d158      	bne.n	8008972 <_malloc_r+0xf6>
 80088c0:	f8d8 4000 	ldr.w	r4, [r8]
 80088c4:	4627      	mov	r7, r4
 80088c6:	2f00      	cmp	r7, #0
 80088c8:	d143      	bne.n	8008952 <_malloc_r+0xd6>
 80088ca:	2c00      	cmp	r4, #0
 80088cc:	d04b      	beq.n	8008966 <_malloc_r+0xea>
 80088ce:	6823      	ldr	r3, [r4, #0]
 80088d0:	4639      	mov	r1, r7
 80088d2:	4630      	mov	r0, r6
 80088d4:	eb04 0903 	add.w	r9, r4, r3
 80088d8:	f000 fc3e 	bl	8009158 <_sbrk_r>
 80088dc:	4581      	cmp	r9, r0
 80088de:	d142      	bne.n	8008966 <_malloc_r+0xea>
 80088e0:	6821      	ldr	r1, [r4, #0]
 80088e2:	1a6d      	subs	r5, r5, r1
 80088e4:	4629      	mov	r1, r5
 80088e6:	4630      	mov	r0, r6
 80088e8:	f7ff ffa6 	bl	8008838 <sbrk_aligned>
 80088ec:	3001      	adds	r0, #1
 80088ee:	d03a      	beq.n	8008966 <_malloc_r+0xea>
 80088f0:	6823      	ldr	r3, [r4, #0]
 80088f2:	442b      	add	r3, r5
 80088f4:	6023      	str	r3, [r4, #0]
 80088f6:	f8d8 3000 	ldr.w	r3, [r8]
 80088fa:	685a      	ldr	r2, [r3, #4]
 80088fc:	bb62      	cbnz	r2, 8008958 <_malloc_r+0xdc>
 80088fe:	f8c8 7000 	str.w	r7, [r8]
 8008902:	e00f      	b.n	8008924 <_malloc_r+0xa8>
 8008904:	6822      	ldr	r2, [r4, #0]
 8008906:	1b52      	subs	r2, r2, r5
 8008908:	d420      	bmi.n	800894c <_malloc_r+0xd0>
 800890a:	2a0b      	cmp	r2, #11
 800890c:	d917      	bls.n	800893e <_malloc_r+0xc2>
 800890e:	1961      	adds	r1, r4, r5
 8008910:	42a3      	cmp	r3, r4
 8008912:	6025      	str	r5, [r4, #0]
 8008914:	bf18      	it	ne
 8008916:	6059      	strne	r1, [r3, #4]
 8008918:	6863      	ldr	r3, [r4, #4]
 800891a:	bf08      	it	eq
 800891c:	f8c8 1000 	streq.w	r1, [r8]
 8008920:	5162      	str	r2, [r4, r5]
 8008922:	604b      	str	r3, [r1, #4]
 8008924:	4630      	mov	r0, r6
 8008926:	f000 f82f 	bl	8008988 <__malloc_unlock>
 800892a:	f104 000b 	add.w	r0, r4, #11
 800892e:	1d23      	adds	r3, r4, #4
 8008930:	f020 0007 	bic.w	r0, r0, #7
 8008934:	1ac2      	subs	r2, r0, r3
 8008936:	bf1c      	itt	ne
 8008938:	1a1b      	subne	r3, r3, r0
 800893a:	50a3      	strne	r3, [r4, r2]
 800893c:	e7af      	b.n	800889e <_malloc_r+0x22>
 800893e:	6862      	ldr	r2, [r4, #4]
 8008940:	42a3      	cmp	r3, r4
 8008942:	bf0c      	ite	eq
 8008944:	f8c8 2000 	streq.w	r2, [r8]
 8008948:	605a      	strne	r2, [r3, #4]
 800894a:	e7eb      	b.n	8008924 <_malloc_r+0xa8>
 800894c:	4623      	mov	r3, r4
 800894e:	6864      	ldr	r4, [r4, #4]
 8008950:	e7ae      	b.n	80088b0 <_malloc_r+0x34>
 8008952:	463c      	mov	r4, r7
 8008954:	687f      	ldr	r7, [r7, #4]
 8008956:	e7b6      	b.n	80088c6 <_malloc_r+0x4a>
 8008958:	461a      	mov	r2, r3
 800895a:	685b      	ldr	r3, [r3, #4]
 800895c:	42a3      	cmp	r3, r4
 800895e:	d1fb      	bne.n	8008958 <_malloc_r+0xdc>
 8008960:	2300      	movs	r3, #0
 8008962:	6053      	str	r3, [r2, #4]
 8008964:	e7de      	b.n	8008924 <_malloc_r+0xa8>
 8008966:	230c      	movs	r3, #12
 8008968:	6033      	str	r3, [r6, #0]
 800896a:	4630      	mov	r0, r6
 800896c:	f000 f80c 	bl	8008988 <__malloc_unlock>
 8008970:	e794      	b.n	800889c <_malloc_r+0x20>
 8008972:	6005      	str	r5, [r0, #0]
 8008974:	e7d6      	b.n	8008924 <_malloc_r+0xa8>
 8008976:	bf00      	nop
 8008978:	200004b8 	.word	0x200004b8

0800897c <__malloc_lock>:
 800897c:	4801      	ldr	r0, [pc, #4]	@ (8008984 <__malloc_lock+0x8>)
 800897e:	f000 bc38 	b.w	80091f2 <__retarget_lock_acquire_recursive>
 8008982:	bf00      	nop
 8008984:	200005fc 	.word	0x200005fc

08008988 <__malloc_unlock>:
 8008988:	4801      	ldr	r0, [pc, #4]	@ (8008990 <__malloc_unlock+0x8>)
 800898a:	f000 bc33 	b.w	80091f4 <__retarget_lock_release_recursive>
 800898e:	bf00      	nop
 8008990:	200005fc 	.word	0x200005fc

08008994 <_strtol_l.constprop.0>:
 8008994:	2b24      	cmp	r3, #36	@ 0x24
 8008996:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800899a:	4686      	mov	lr, r0
 800899c:	4690      	mov	r8, r2
 800899e:	d801      	bhi.n	80089a4 <_strtol_l.constprop.0+0x10>
 80089a0:	2b01      	cmp	r3, #1
 80089a2:	d106      	bne.n	80089b2 <_strtol_l.constprop.0+0x1e>
 80089a4:	f000 fbfa 	bl	800919c <__errno>
 80089a8:	2316      	movs	r3, #22
 80089aa:	6003      	str	r3, [r0, #0]
 80089ac:	2000      	movs	r0, #0
 80089ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089b2:	4834      	ldr	r0, [pc, #208]	@ (8008a84 <_strtol_l.constprop.0+0xf0>)
 80089b4:	460d      	mov	r5, r1
 80089b6:	462a      	mov	r2, r5
 80089b8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80089bc:	5d06      	ldrb	r6, [r0, r4]
 80089be:	f016 0608 	ands.w	r6, r6, #8
 80089c2:	d1f8      	bne.n	80089b6 <_strtol_l.constprop.0+0x22>
 80089c4:	2c2d      	cmp	r4, #45	@ 0x2d
 80089c6:	d12d      	bne.n	8008a24 <_strtol_l.constprop.0+0x90>
 80089c8:	782c      	ldrb	r4, [r5, #0]
 80089ca:	2601      	movs	r6, #1
 80089cc:	1c95      	adds	r5, r2, #2
 80089ce:	f033 0210 	bics.w	r2, r3, #16
 80089d2:	d109      	bne.n	80089e8 <_strtol_l.constprop.0+0x54>
 80089d4:	2c30      	cmp	r4, #48	@ 0x30
 80089d6:	d12a      	bne.n	8008a2e <_strtol_l.constprop.0+0x9a>
 80089d8:	782a      	ldrb	r2, [r5, #0]
 80089da:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80089de:	2a58      	cmp	r2, #88	@ 0x58
 80089e0:	d125      	bne.n	8008a2e <_strtol_l.constprop.0+0x9a>
 80089e2:	786c      	ldrb	r4, [r5, #1]
 80089e4:	2310      	movs	r3, #16
 80089e6:	3502      	adds	r5, #2
 80089e8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80089ec:	f10c 3cff 	add.w	ip, ip, #4294967295
 80089f0:	2200      	movs	r2, #0
 80089f2:	fbbc f9f3 	udiv	r9, ip, r3
 80089f6:	4610      	mov	r0, r2
 80089f8:	fb03 ca19 	mls	sl, r3, r9, ip
 80089fc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008a00:	2f09      	cmp	r7, #9
 8008a02:	d81b      	bhi.n	8008a3c <_strtol_l.constprop.0+0xa8>
 8008a04:	463c      	mov	r4, r7
 8008a06:	42a3      	cmp	r3, r4
 8008a08:	dd27      	ble.n	8008a5a <_strtol_l.constprop.0+0xc6>
 8008a0a:	1c57      	adds	r7, r2, #1
 8008a0c:	d007      	beq.n	8008a1e <_strtol_l.constprop.0+0x8a>
 8008a0e:	4581      	cmp	r9, r0
 8008a10:	d320      	bcc.n	8008a54 <_strtol_l.constprop.0+0xc0>
 8008a12:	d101      	bne.n	8008a18 <_strtol_l.constprop.0+0x84>
 8008a14:	45a2      	cmp	sl, r4
 8008a16:	db1d      	blt.n	8008a54 <_strtol_l.constprop.0+0xc0>
 8008a18:	fb00 4003 	mla	r0, r0, r3, r4
 8008a1c:	2201      	movs	r2, #1
 8008a1e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008a22:	e7eb      	b.n	80089fc <_strtol_l.constprop.0+0x68>
 8008a24:	2c2b      	cmp	r4, #43	@ 0x2b
 8008a26:	bf04      	itt	eq
 8008a28:	782c      	ldrbeq	r4, [r5, #0]
 8008a2a:	1c95      	addeq	r5, r2, #2
 8008a2c:	e7cf      	b.n	80089ce <_strtol_l.constprop.0+0x3a>
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d1da      	bne.n	80089e8 <_strtol_l.constprop.0+0x54>
 8008a32:	2c30      	cmp	r4, #48	@ 0x30
 8008a34:	bf0c      	ite	eq
 8008a36:	2308      	moveq	r3, #8
 8008a38:	230a      	movne	r3, #10
 8008a3a:	e7d5      	b.n	80089e8 <_strtol_l.constprop.0+0x54>
 8008a3c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008a40:	2f19      	cmp	r7, #25
 8008a42:	d801      	bhi.n	8008a48 <_strtol_l.constprop.0+0xb4>
 8008a44:	3c37      	subs	r4, #55	@ 0x37
 8008a46:	e7de      	b.n	8008a06 <_strtol_l.constprop.0+0x72>
 8008a48:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008a4c:	2f19      	cmp	r7, #25
 8008a4e:	d804      	bhi.n	8008a5a <_strtol_l.constprop.0+0xc6>
 8008a50:	3c57      	subs	r4, #87	@ 0x57
 8008a52:	e7d8      	b.n	8008a06 <_strtol_l.constprop.0+0x72>
 8008a54:	f04f 32ff 	mov.w	r2, #4294967295
 8008a58:	e7e1      	b.n	8008a1e <_strtol_l.constprop.0+0x8a>
 8008a5a:	1c53      	adds	r3, r2, #1
 8008a5c:	d108      	bne.n	8008a70 <_strtol_l.constprop.0+0xdc>
 8008a5e:	2322      	movs	r3, #34	@ 0x22
 8008a60:	f8ce 3000 	str.w	r3, [lr]
 8008a64:	4660      	mov	r0, ip
 8008a66:	f1b8 0f00 	cmp.w	r8, #0
 8008a6a:	d0a0      	beq.n	80089ae <_strtol_l.constprop.0+0x1a>
 8008a6c:	1e69      	subs	r1, r5, #1
 8008a6e:	e006      	b.n	8008a7e <_strtol_l.constprop.0+0xea>
 8008a70:	b106      	cbz	r6, 8008a74 <_strtol_l.constprop.0+0xe0>
 8008a72:	4240      	negs	r0, r0
 8008a74:	f1b8 0f00 	cmp.w	r8, #0
 8008a78:	d099      	beq.n	80089ae <_strtol_l.constprop.0+0x1a>
 8008a7a:	2a00      	cmp	r2, #0
 8008a7c:	d1f6      	bne.n	8008a6c <_strtol_l.constprop.0+0xd8>
 8008a7e:	f8c8 1000 	str.w	r1, [r8]
 8008a82:	e794      	b.n	80089ae <_strtol_l.constprop.0+0x1a>
 8008a84:	0800aac9 	.word	0x0800aac9

08008a88 <strtol>:
 8008a88:	4613      	mov	r3, r2
 8008a8a:	460a      	mov	r2, r1
 8008a8c:	4601      	mov	r1, r0
 8008a8e:	4802      	ldr	r0, [pc, #8]	@ (8008a98 <strtol+0x10>)
 8008a90:	6800      	ldr	r0, [r0, #0]
 8008a92:	f7ff bf7f 	b.w	8008994 <_strtol_l.constprop.0>
 8008a96:	bf00      	nop
 8008a98:	20000040 	.word	0x20000040

08008a9c <std>:
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	b510      	push	{r4, lr}
 8008aa0:	4604      	mov	r4, r0
 8008aa2:	e9c0 3300 	strd	r3, r3, [r0]
 8008aa6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008aaa:	6083      	str	r3, [r0, #8]
 8008aac:	8181      	strh	r1, [r0, #12]
 8008aae:	6643      	str	r3, [r0, #100]	@ 0x64
 8008ab0:	81c2      	strh	r2, [r0, #14]
 8008ab2:	6183      	str	r3, [r0, #24]
 8008ab4:	4619      	mov	r1, r3
 8008ab6:	2208      	movs	r2, #8
 8008ab8:	305c      	adds	r0, #92	@ 0x5c
 8008aba:	f000 fab5 	bl	8009028 <memset>
 8008abe:	4b0d      	ldr	r3, [pc, #52]	@ (8008af4 <std+0x58>)
 8008ac0:	6263      	str	r3, [r4, #36]	@ 0x24
 8008ac2:	4b0d      	ldr	r3, [pc, #52]	@ (8008af8 <std+0x5c>)
 8008ac4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008ac6:	4b0d      	ldr	r3, [pc, #52]	@ (8008afc <std+0x60>)
 8008ac8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008aca:	4b0d      	ldr	r3, [pc, #52]	@ (8008b00 <std+0x64>)
 8008acc:	6323      	str	r3, [r4, #48]	@ 0x30
 8008ace:	4b0d      	ldr	r3, [pc, #52]	@ (8008b04 <std+0x68>)
 8008ad0:	6224      	str	r4, [r4, #32]
 8008ad2:	429c      	cmp	r4, r3
 8008ad4:	d006      	beq.n	8008ae4 <std+0x48>
 8008ad6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008ada:	4294      	cmp	r4, r2
 8008adc:	d002      	beq.n	8008ae4 <std+0x48>
 8008ade:	33d0      	adds	r3, #208	@ 0xd0
 8008ae0:	429c      	cmp	r4, r3
 8008ae2:	d105      	bne.n	8008af0 <std+0x54>
 8008ae4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008ae8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008aec:	f000 bb80 	b.w	80091f0 <__retarget_lock_init_recursive>
 8008af0:	bd10      	pop	{r4, pc}
 8008af2:	bf00      	nop
 8008af4:	08008e79 	.word	0x08008e79
 8008af8:	08008e9b 	.word	0x08008e9b
 8008afc:	08008ed3 	.word	0x08008ed3
 8008b00:	08008ef7 	.word	0x08008ef7
 8008b04:	200004bc 	.word	0x200004bc

08008b08 <stdio_exit_handler>:
 8008b08:	4a02      	ldr	r2, [pc, #8]	@ (8008b14 <stdio_exit_handler+0xc>)
 8008b0a:	4903      	ldr	r1, [pc, #12]	@ (8008b18 <stdio_exit_handler+0x10>)
 8008b0c:	4803      	ldr	r0, [pc, #12]	@ (8008b1c <stdio_exit_handler+0x14>)
 8008b0e:	f000 b869 	b.w	8008be4 <_fwalk_sglue>
 8008b12:	bf00      	nop
 8008b14:	20000034 	.word	0x20000034
 8008b18:	08009981 	.word	0x08009981
 8008b1c:	20000044 	.word	0x20000044

08008b20 <cleanup_stdio>:
 8008b20:	6841      	ldr	r1, [r0, #4]
 8008b22:	4b0c      	ldr	r3, [pc, #48]	@ (8008b54 <cleanup_stdio+0x34>)
 8008b24:	4299      	cmp	r1, r3
 8008b26:	b510      	push	{r4, lr}
 8008b28:	4604      	mov	r4, r0
 8008b2a:	d001      	beq.n	8008b30 <cleanup_stdio+0x10>
 8008b2c:	f000 ff28 	bl	8009980 <_fflush_r>
 8008b30:	68a1      	ldr	r1, [r4, #8]
 8008b32:	4b09      	ldr	r3, [pc, #36]	@ (8008b58 <cleanup_stdio+0x38>)
 8008b34:	4299      	cmp	r1, r3
 8008b36:	d002      	beq.n	8008b3e <cleanup_stdio+0x1e>
 8008b38:	4620      	mov	r0, r4
 8008b3a:	f000 ff21 	bl	8009980 <_fflush_r>
 8008b3e:	68e1      	ldr	r1, [r4, #12]
 8008b40:	4b06      	ldr	r3, [pc, #24]	@ (8008b5c <cleanup_stdio+0x3c>)
 8008b42:	4299      	cmp	r1, r3
 8008b44:	d004      	beq.n	8008b50 <cleanup_stdio+0x30>
 8008b46:	4620      	mov	r0, r4
 8008b48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b4c:	f000 bf18 	b.w	8009980 <_fflush_r>
 8008b50:	bd10      	pop	{r4, pc}
 8008b52:	bf00      	nop
 8008b54:	200004bc 	.word	0x200004bc
 8008b58:	20000524 	.word	0x20000524
 8008b5c:	2000058c 	.word	0x2000058c

08008b60 <global_stdio_init.part.0>:
 8008b60:	b510      	push	{r4, lr}
 8008b62:	4b0b      	ldr	r3, [pc, #44]	@ (8008b90 <global_stdio_init.part.0+0x30>)
 8008b64:	4c0b      	ldr	r4, [pc, #44]	@ (8008b94 <global_stdio_init.part.0+0x34>)
 8008b66:	4a0c      	ldr	r2, [pc, #48]	@ (8008b98 <global_stdio_init.part.0+0x38>)
 8008b68:	601a      	str	r2, [r3, #0]
 8008b6a:	4620      	mov	r0, r4
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	2104      	movs	r1, #4
 8008b70:	f7ff ff94 	bl	8008a9c <std>
 8008b74:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008b78:	2201      	movs	r2, #1
 8008b7a:	2109      	movs	r1, #9
 8008b7c:	f7ff ff8e 	bl	8008a9c <std>
 8008b80:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008b84:	2202      	movs	r2, #2
 8008b86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b8a:	2112      	movs	r1, #18
 8008b8c:	f7ff bf86 	b.w	8008a9c <std>
 8008b90:	200005f4 	.word	0x200005f4
 8008b94:	200004bc 	.word	0x200004bc
 8008b98:	08008b09 	.word	0x08008b09

08008b9c <__sfp_lock_acquire>:
 8008b9c:	4801      	ldr	r0, [pc, #4]	@ (8008ba4 <__sfp_lock_acquire+0x8>)
 8008b9e:	f000 bb28 	b.w	80091f2 <__retarget_lock_acquire_recursive>
 8008ba2:	bf00      	nop
 8008ba4:	200005fd 	.word	0x200005fd

08008ba8 <__sfp_lock_release>:
 8008ba8:	4801      	ldr	r0, [pc, #4]	@ (8008bb0 <__sfp_lock_release+0x8>)
 8008baa:	f000 bb23 	b.w	80091f4 <__retarget_lock_release_recursive>
 8008bae:	bf00      	nop
 8008bb0:	200005fd 	.word	0x200005fd

08008bb4 <__sinit>:
 8008bb4:	b510      	push	{r4, lr}
 8008bb6:	4604      	mov	r4, r0
 8008bb8:	f7ff fff0 	bl	8008b9c <__sfp_lock_acquire>
 8008bbc:	6a23      	ldr	r3, [r4, #32]
 8008bbe:	b11b      	cbz	r3, 8008bc8 <__sinit+0x14>
 8008bc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008bc4:	f7ff bff0 	b.w	8008ba8 <__sfp_lock_release>
 8008bc8:	4b04      	ldr	r3, [pc, #16]	@ (8008bdc <__sinit+0x28>)
 8008bca:	6223      	str	r3, [r4, #32]
 8008bcc:	4b04      	ldr	r3, [pc, #16]	@ (8008be0 <__sinit+0x2c>)
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d1f5      	bne.n	8008bc0 <__sinit+0xc>
 8008bd4:	f7ff ffc4 	bl	8008b60 <global_stdio_init.part.0>
 8008bd8:	e7f2      	b.n	8008bc0 <__sinit+0xc>
 8008bda:	bf00      	nop
 8008bdc:	08008b21 	.word	0x08008b21
 8008be0:	200005f4 	.word	0x200005f4

08008be4 <_fwalk_sglue>:
 8008be4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008be8:	4607      	mov	r7, r0
 8008bea:	4688      	mov	r8, r1
 8008bec:	4614      	mov	r4, r2
 8008bee:	2600      	movs	r6, #0
 8008bf0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008bf4:	f1b9 0901 	subs.w	r9, r9, #1
 8008bf8:	d505      	bpl.n	8008c06 <_fwalk_sglue+0x22>
 8008bfa:	6824      	ldr	r4, [r4, #0]
 8008bfc:	2c00      	cmp	r4, #0
 8008bfe:	d1f7      	bne.n	8008bf0 <_fwalk_sglue+0xc>
 8008c00:	4630      	mov	r0, r6
 8008c02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c06:	89ab      	ldrh	r3, [r5, #12]
 8008c08:	2b01      	cmp	r3, #1
 8008c0a:	d907      	bls.n	8008c1c <_fwalk_sglue+0x38>
 8008c0c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008c10:	3301      	adds	r3, #1
 8008c12:	d003      	beq.n	8008c1c <_fwalk_sglue+0x38>
 8008c14:	4629      	mov	r1, r5
 8008c16:	4638      	mov	r0, r7
 8008c18:	47c0      	blx	r8
 8008c1a:	4306      	orrs	r6, r0
 8008c1c:	3568      	adds	r5, #104	@ 0x68
 8008c1e:	e7e9      	b.n	8008bf4 <_fwalk_sglue+0x10>

08008c20 <iprintf>:
 8008c20:	b40f      	push	{r0, r1, r2, r3}
 8008c22:	b507      	push	{r0, r1, r2, lr}
 8008c24:	4906      	ldr	r1, [pc, #24]	@ (8008c40 <iprintf+0x20>)
 8008c26:	ab04      	add	r3, sp, #16
 8008c28:	6808      	ldr	r0, [r1, #0]
 8008c2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c2e:	6881      	ldr	r1, [r0, #8]
 8008c30:	9301      	str	r3, [sp, #4]
 8008c32:	f000 fb7b 	bl	800932c <_vfiprintf_r>
 8008c36:	b003      	add	sp, #12
 8008c38:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c3c:	b004      	add	sp, #16
 8008c3e:	4770      	bx	lr
 8008c40:	20000040 	.word	0x20000040

08008c44 <_puts_r>:
 8008c44:	6a03      	ldr	r3, [r0, #32]
 8008c46:	b570      	push	{r4, r5, r6, lr}
 8008c48:	6884      	ldr	r4, [r0, #8]
 8008c4a:	4605      	mov	r5, r0
 8008c4c:	460e      	mov	r6, r1
 8008c4e:	b90b      	cbnz	r3, 8008c54 <_puts_r+0x10>
 8008c50:	f7ff ffb0 	bl	8008bb4 <__sinit>
 8008c54:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008c56:	07db      	lsls	r3, r3, #31
 8008c58:	d405      	bmi.n	8008c66 <_puts_r+0x22>
 8008c5a:	89a3      	ldrh	r3, [r4, #12]
 8008c5c:	0598      	lsls	r0, r3, #22
 8008c5e:	d402      	bmi.n	8008c66 <_puts_r+0x22>
 8008c60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c62:	f000 fac6 	bl	80091f2 <__retarget_lock_acquire_recursive>
 8008c66:	89a3      	ldrh	r3, [r4, #12]
 8008c68:	0719      	lsls	r1, r3, #28
 8008c6a:	d502      	bpl.n	8008c72 <_puts_r+0x2e>
 8008c6c:	6923      	ldr	r3, [r4, #16]
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d135      	bne.n	8008cde <_puts_r+0x9a>
 8008c72:	4621      	mov	r1, r4
 8008c74:	4628      	mov	r0, r5
 8008c76:	f000 f981 	bl	8008f7c <__swsetup_r>
 8008c7a:	b380      	cbz	r0, 8008cde <_puts_r+0x9a>
 8008c7c:	f04f 35ff 	mov.w	r5, #4294967295
 8008c80:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008c82:	07da      	lsls	r2, r3, #31
 8008c84:	d405      	bmi.n	8008c92 <_puts_r+0x4e>
 8008c86:	89a3      	ldrh	r3, [r4, #12]
 8008c88:	059b      	lsls	r3, r3, #22
 8008c8a:	d402      	bmi.n	8008c92 <_puts_r+0x4e>
 8008c8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c8e:	f000 fab1 	bl	80091f4 <__retarget_lock_release_recursive>
 8008c92:	4628      	mov	r0, r5
 8008c94:	bd70      	pop	{r4, r5, r6, pc}
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	da04      	bge.n	8008ca4 <_puts_r+0x60>
 8008c9a:	69a2      	ldr	r2, [r4, #24]
 8008c9c:	429a      	cmp	r2, r3
 8008c9e:	dc17      	bgt.n	8008cd0 <_puts_r+0x8c>
 8008ca0:	290a      	cmp	r1, #10
 8008ca2:	d015      	beq.n	8008cd0 <_puts_r+0x8c>
 8008ca4:	6823      	ldr	r3, [r4, #0]
 8008ca6:	1c5a      	adds	r2, r3, #1
 8008ca8:	6022      	str	r2, [r4, #0]
 8008caa:	7019      	strb	r1, [r3, #0]
 8008cac:	68a3      	ldr	r3, [r4, #8]
 8008cae:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008cb2:	3b01      	subs	r3, #1
 8008cb4:	60a3      	str	r3, [r4, #8]
 8008cb6:	2900      	cmp	r1, #0
 8008cb8:	d1ed      	bne.n	8008c96 <_puts_r+0x52>
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	da11      	bge.n	8008ce2 <_puts_r+0x9e>
 8008cbe:	4622      	mov	r2, r4
 8008cc0:	210a      	movs	r1, #10
 8008cc2:	4628      	mov	r0, r5
 8008cc4:	f000 f91b 	bl	8008efe <__swbuf_r>
 8008cc8:	3001      	adds	r0, #1
 8008cca:	d0d7      	beq.n	8008c7c <_puts_r+0x38>
 8008ccc:	250a      	movs	r5, #10
 8008cce:	e7d7      	b.n	8008c80 <_puts_r+0x3c>
 8008cd0:	4622      	mov	r2, r4
 8008cd2:	4628      	mov	r0, r5
 8008cd4:	f000 f913 	bl	8008efe <__swbuf_r>
 8008cd8:	3001      	adds	r0, #1
 8008cda:	d1e7      	bne.n	8008cac <_puts_r+0x68>
 8008cdc:	e7ce      	b.n	8008c7c <_puts_r+0x38>
 8008cde:	3e01      	subs	r6, #1
 8008ce0:	e7e4      	b.n	8008cac <_puts_r+0x68>
 8008ce2:	6823      	ldr	r3, [r4, #0]
 8008ce4:	1c5a      	adds	r2, r3, #1
 8008ce6:	6022      	str	r2, [r4, #0]
 8008ce8:	220a      	movs	r2, #10
 8008cea:	701a      	strb	r2, [r3, #0]
 8008cec:	e7ee      	b.n	8008ccc <_puts_r+0x88>
	...

08008cf0 <puts>:
 8008cf0:	4b02      	ldr	r3, [pc, #8]	@ (8008cfc <puts+0xc>)
 8008cf2:	4601      	mov	r1, r0
 8008cf4:	6818      	ldr	r0, [r3, #0]
 8008cf6:	f7ff bfa5 	b.w	8008c44 <_puts_r>
 8008cfa:	bf00      	nop
 8008cfc:	20000040 	.word	0x20000040

08008d00 <setbuf>:
 8008d00:	fab1 f281 	clz	r2, r1
 8008d04:	0952      	lsrs	r2, r2, #5
 8008d06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008d0a:	0052      	lsls	r2, r2, #1
 8008d0c:	f000 b800 	b.w	8008d10 <setvbuf>

08008d10 <setvbuf>:
 8008d10:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008d14:	461d      	mov	r5, r3
 8008d16:	4b57      	ldr	r3, [pc, #348]	@ (8008e74 <setvbuf+0x164>)
 8008d18:	681f      	ldr	r7, [r3, #0]
 8008d1a:	4604      	mov	r4, r0
 8008d1c:	460e      	mov	r6, r1
 8008d1e:	4690      	mov	r8, r2
 8008d20:	b127      	cbz	r7, 8008d2c <setvbuf+0x1c>
 8008d22:	6a3b      	ldr	r3, [r7, #32]
 8008d24:	b913      	cbnz	r3, 8008d2c <setvbuf+0x1c>
 8008d26:	4638      	mov	r0, r7
 8008d28:	f7ff ff44 	bl	8008bb4 <__sinit>
 8008d2c:	f1b8 0f02 	cmp.w	r8, #2
 8008d30:	d006      	beq.n	8008d40 <setvbuf+0x30>
 8008d32:	f1b8 0f01 	cmp.w	r8, #1
 8008d36:	f200 809a 	bhi.w	8008e6e <setvbuf+0x15e>
 8008d3a:	2d00      	cmp	r5, #0
 8008d3c:	f2c0 8097 	blt.w	8008e6e <setvbuf+0x15e>
 8008d40:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008d42:	07d9      	lsls	r1, r3, #31
 8008d44:	d405      	bmi.n	8008d52 <setvbuf+0x42>
 8008d46:	89a3      	ldrh	r3, [r4, #12]
 8008d48:	059a      	lsls	r2, r3, #22
 8008d4a:	d402      	bmi.n	8008d52 <setvbuf+0x42>
 8008d4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008d4e:	f000 fa50 	bl	80091f2 <__retarget_lock_acquire_recursive>
 8008d52:	4621      	mov	r1, r4
 8008d54:	4638      	mov	r0, r7
 8008d56:	f000 fe13 	bl	8009980 <_fflush_r>
 8008d5a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008d5c:	b141      	cbz	r1, 8008d70 <setvbuf+0x60>
 8008d5e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008d62:	4299      	cmp	r1, r3
 8008d64:	d002      	beq.n	8008d6c <setvbuf+0x5c>
 8008d66:	4638      	mov	r0, r7
 8008d68:	f000 fa6c 	bl	8009244 <_free_r>
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	6363      	str	r3, [r4, #52]	@ 0x34
 8008d70:	2300      	movs	r3, #0
 8008d72:	61a3      	str	r3, [r4, #24]
 8008d74:	6063      	str	r3, [r4, #4]
 8008d76:	89a3      	ldrh	r3, [r4, #12]
 8008d78:	061b      	lsls	r3, r3, #24
 8008d7a:	d503      	bpl.n	8008d84 <setvbuf+0x74>
 8008d7c:	6921      	ldr	r1, [r4, #16]
 8008d7e:	4638      	mov	r0, r7
 8008d80:	f000 fa60 	bl	8009244 <_free_r>
 8008d84:	89a3      	ldrh	r3, [r4, #12]
 8008d86:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8008d8a:	f023 0303 	bic.w	r3, r3, #3
 8008d8e:	f1b8 0f02 	cmp.w	r8, #2
 8008d92:	81a3      	strh	r3, [r4, #12]
 8008d94:	d061      	beq.n	8008e5a <setvbuf+0x14a>
 8008d96:	ab01      	add	r3, sp, #4
 8008d98:	466a      	mov	r2, sp
 8008d9a:	4621      	mov	r1, r4
 8008d9c:	4638      	mov	r0, r7
 8008d9e:	f000 fe29 	bl	80099f4 <__swhatbuf_r>
 8008da2:	89a3      	ldrh	r3, [r4, #12]
 8008da4:	4318      	orrs	r0, r3
 8008da6:	81a0      	strh	r0, [r4, #12]
 8008da8:	bb2d      	cbnz	r5, 8008df6 <setvbuf+0xe6>
 8008daa:	9d00      	ldr	r5, [sp, #0]
 8008dac:	4628      	mov	r0, r5
 8008dae:	f7ff fd33 	bl	8008818 <malloc>
 8008db2:	4606      	mov	r6, r0
 8008db4:	2800      	cmp	r0, #0
 8008db6:	d152      	bne.n	8008e5e <setvbuf+0x14e>
 8008db8:	f8dd 9000 	ldr.w	r9, [sp]
 8008dbc:	45a9      	cmp	r9, r5
 8008dbe:	d140      	bne.n	8008e42 <setvbuf+0x132>
 8008dc0:	f04f 35ff 	mov.w	r5, #4294967295
 8008dc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008dc8:	f043 0202 	orr.w	r2, r3, #2
 8008dcc:	81a2      	strh	r2, [r4, #12]
 8008dce:	2200      	movs	r2, #0
 8008dd0:	60a2      	str	r2, [r4, #8]
 8008dd2:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8008dd6:	6022      	str	r2, [r4, #0]
 8008dd8:	6122      	str	r2, [r4, #16]
 8008dda:	2201      	movs	r2, #1
 8008ddc:	6162      	str	r2, [r4, #20]
 8008dde:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008de0:	07d6      	lsls	r6, r2, #31
 8008de2:	d404      	bmi.n	8008dee <setvbuf+0xde>
 8008de4:	0598      	lsls	r0, r3, #22
 8008de6:	d402      	bmi.n	8008dee <setvbuf+0xde>
 8008de8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008dea:	f000 fa03 	bl	80091f4 <__retarget_lock_release_recursive>
 8008dee:	4628      	mov	r0, r5
 8008df0:	b003      	add	sp, #12
 8008df2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008df6:	2e00      	cmp	r6, #0
 8008df8:	d0d8      	beq.n	8008dac <setvbuf+0x9c>
 8008dfa:	6a3b      	ldr	r3, [r7, #32]
 8008dfc:	b913      	cbnz	r3, 8008e04 <setvbuf+0xf4>
 8008dfe:	4638      	mov	r0, r7
 8008e00:	f7ff fed8 	bl	8008bb4 <__sinit>
 8008e04:	f1b8 0f01 	cmp.w	r8, #1
 8008e08:	bf08      	it	eq
 8008e0a:	89a3      	ldrheq	r3, [r4, #12]
 8008e0c:	6026      	str	r6, [r4, #0]
 8008e0e:	bf04      	itt	eq
 8008e10:	f043 0301 	orreq.w	r3, r3, #1
 8008e14:	81a3      	strheq	r3, [r4, #12]
 8008e16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e1a:	f013 0208 	ands.w	r2, r3, #8
 8008e1e:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8008e22:	d01e      	beq.n	8008e62 <setvbuf+0x152>
 8008e24:	07d9      	lsls	r1, r3, #31
 8008e26:	bf41      	itttt	mi
 8008e28:	2200      	movmi	r2, #0
 8008e2a:	426d      	negmi	r5, r5
 8008e2c:	60a2      	strmi	r2, [r4, #8]
 8008e2e:	61a5      	strmi	r5, [r4, #24]
 8008e30:	bf58      	it	pl
 8008e32:	60a5      	strpl	r5, [r4, #8]
 8008e34:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008e36:	07d2      	lsls	r2, r2, #31
 8008e38:	d401      	bmi.n	8008e3e <setvbuf+0x12e>
 8008e3a:	059b      	lsls	r3, r3, #22
 8008e3c:	d513      	bpl.n	8008e66 <setvbuf+0x156>
 8008e3e:	2500      	movs	r5, #0
 8008e40:	e7d5      	b.n	8008dee <setvbuf+0xde>
 8008e42:	4648      	mov	r0, r9
 8008e44:	f7ff fce8 	bl	8008818 <malloc>
 8008e48:	4606      	mov	r6, r0
 8008e4a:	2800      	cmp	r0, #0
 8008e4c:	d0b8      	beq.n	8008dc0 <setvbuf+0xb0>
 8008e4e:	89a3      	ldrh	r3, [r4, #12]
 8008e50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e54:	81a3      	strh	r3, [r4, #12]
 8008e56:	464d      	mov	r5, r9
 8008e58:	e7cf      	b.n	8008dfa <setvbuf+0xea>
 8008e5a:	2500      	movs	r5, #0
 8008e5c:	e7b2      	b.n	8008dc4 <setvbuf+0xb4>
 8008e5e:	46a9      	mov	r9, r5
 8008e60:	e7f5      	b.n	8008e4e <setvbuf+0x13e>
 8008e62:	60a2      	str	r2, [r4, #8]
 8008e64:	e7e6      	b.n	8008e34 <setvbuf+0x124>
 8008e66:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008e68:	f000 f9c4 	bl	80091f4 <__retarget_lock_release_recursive>
 8008e6c:	e7e7      	b.n	8008e3e <setvbuf+0x12e>
 8008e6e:	f04f 35ff 	mov.w	r5, #4294967295
 8008e72:	e7bc      	b.n	8008dee <setvbuf+0xde>
 8008e74:	20000040 	.word	0x20000040

08008e78 <__sread>:
 8008e78:	b510      	push	{r4, lr}
 8008e7a:	460c      	mov	r4, r1
 8008e7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e80:	f000 f958 	bl	8009134 <_read_r>
 8008e84:	2800      	cmp	r0, #0
 8008e86:	bfab      	itete	ge
 8008e88:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008e8a:	89a3      	ldrhlt	r3, [r4, #12]
 8008e8c:	181b      	addge	r3, r3, r0
 8008e8e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008e92:	bfac      	ite	ge
 8008e94:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008e96:	81a3      	strhlt	r3, [r4, #12]
 8008e98:	bd10      	pop	{r4, pc}

08008e9a <__swrite>:
 8008e9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e9e:	461f      	mov	r7, r3
 8008ea0:	898b      	ldrh	r3, [r1, #12]
 8008ea2:	05db      	lsls	r3, r3, #23
 8008ea4:	4605      	mov	r5, r0
 8008ea6:	460c      	mov	r4, r1
 8008ea8:	4616      	mov	r6, r2
 8008eaa:	d505      	bpl.n	8008eb8 <__swrite+0x1e>
 8008eac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008eb0:	2302      	movs	r3, #2
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	f000 f92c 	bl	8009110 <_lseek_r>
 8008eb8:	89a3      	ldrh	r3, [r4, #12]
 8008eba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ebe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008ec2:	81a3      	strh	r3, [r4, #12]
 8008ec4:	4632      	mov	r2, r6
 8008ec6:	463b      	mov	r3, r7
 8008ec8:	4628      	mov	r0, r5
 8008eca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008ece:	f000 b953 	b.w	8009178 <_write_r>

08008ed2 <__sseek>:
 8008ed2:	b510      	push	{r4, lr}
 8008ed4:	460c      	mov	r4, r1
 8008ed6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008eda:	f000 f919 	bl	8009110 <_lseek_r>
 8008ede:	1c43      	adds	r3, r0, #1
 8008ee0:	89a3      	ldrh	r3, [r4, #12]
 8008ee2:	bf15      	itete	ne
 8008ee4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008ee6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008eea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008eee:	81a3      	strheq	r3, [r4, #12]
 8008ef0:	bf18      	it	ne
 8008ef2:	81a3      	strhne	r3, [r4, #12]
 8008ef4:	bd10      	pop	{r4, pc}

08008ef6 <__sclose>:
 8008ef6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008efa:	f000 b8f9 	b.w	80090f0 <_close_r>

08008efe <__swbuf_r>:
 8008efe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f00:	460e      	mov	r6, r1
 8008f02:	4614      	mov	r4, r2
 8008f04:	4605      	mov	r5, r0
 8008f06:	b118      	cbz	r0, 8008f10 <__swbuf_r+0x12>
 8008f08:	6a03      	ldr	r3, [r0, #32]
 8008f0a:	b90b      	cbnz	r3, 8008f10 <__swbuf_r+0x12>
 8008f0c:	f7ff fe52 	bl	8008bb4 <__sinit>
 8008f10:	69a3      	ldr	r3, [r4, #24]
 8008f12:	60a3      	str	r3, [r4, #8]
 8008f14:	89a3      	ldrh	r3, [r4, #12]
 8008f16:	071a      	lsls	r2, r3, #28
 8008f18:	d501      	bpl.n	8008f1e <__swbuf_r+0x20>
 8008f1a:	6923      	ldr	r3, [r4, #16]
 8008f1c:	b943      	cbnz	r3, 8008f30 <__swbuf_r+0x32>
 8008f1e:	4621      	mov	r1, r4
 8008f20:	4628      	mov	r0, r5
 8008f22:	f000 f82b 	bl	8008f7c <__swsetup_r>
 8008f26:	b118      	cbz	r0, 8008f30 <__swbuf_r+0x32>
 8008f28:	f04f 37ff 	mov.w	r7, #4294967295
 8008f2c:	4638      	mov	r0, r7
 8008f2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f30:	6823      	ldr	r3, [r4, #0]
 8008f32:	6922      	ldr	r2, [r4, #16]
 8008f34:	1a98      	subs	r0, r3, r2
 8008f36:	6963      	ldr	r3, [r4, #20]
 8008f38:	b2f6      	uxtb	r6, r6
 8008f3a:	4283      	cmp	r3, r0
 8008f3c:	4637      	mov	r7, r6
 8008f3e:	dc05      	bgt.n	8008f4c <__swbuf_r+0x4e>
 8008f40:	4621      	mov	r1, r4
 8008f42:	4628      	mov	r0, r5
 8008f44:	f000 fd1c 	bl	8009980 <_fflush_r>
 8008f48:	2800      	cmp	r0, #0
 8008f4a:	d1ed      	bne.n	8008f28 <__swbuf_r+0x2a>
 8008f4c:	68a3      	ldr	r3, [r4, #8]
 8008f4e:	3b01      	subs	r3, #1
 8008f50:	60a3      	str	r3, [r4, #8]
 8008f52:	6823      	ldr	r3, [r4, #0]
 8008f54:	1c5a      	adds	r2, r3, #1
 8008f56:	6022      	str	r2, [r4, #0]
 8008f58:	701e      	strb	r6, [r3, #0]
 8008f5a:	6962      	ldr	r2, [r4, #20]
 8008f5c:	1c43      	adds	r3, r0, #1
 8008f5e:	429a      	cmp	r2, r3
 8008f60:	d004      	beq.n	8008f6c <__swbuf_r+0x6e>
 8008f62:	89a3      	ldrh	r3, [r4, #12]
 8008f64:	07db      	lsls	r3, r3, #31
 8008f66:	d5e1      	bpl.n	8008f2c <__swbuf_r+0x2e>
 8008f68:	2e0a      	cmp	r6, #10
 8008f6a:	d1df      	bne.n	8008f2c <__swbuf_r+0x2e>
 8008f6c:	4621      	mov	r1, r4
 8008f6e:	4628      	mov	r0, r5
 8008f70:	f000 fd06 	bl	8009980 <_fflush_r>
 8008f74:	2800      	cmp	r0, #0
 8008f76:	d0d9      	beq.n	8008f2c <__swbuf_r+0x2e>
 8008f78:	e7d6      	b.n	8008f28 <__swbuf_r+0x2a>
	...

08008f7c <__swsetup_r>:
 8008f7c:	b538      	push	{r3, r4, r5, lr}
 8008f7e:	4b29      	ldr	r3, [pc, #164]	@ (8009024 <__swsetup_r+0xa8>)
 8008f80:	4605      	mov	r5, r0
 8008f82:	6818      	ldr	r0, [r3, #0]
 8008f84:	460c      	mov	r4, r1
 8008f86:	b118      	cbz	r0, 8008f90 <__swsetup_r+0x14>
 8008f88:	6a03      	ldr	r3, [r0, #32]
 8008f8a:	b90b      	cbnz	r3, 8008f90 <__swsetup_r+0x14>
 8008f8c:	f7ff fe12 	bl	8008bb4 <__sinit>
 8008f90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f94:	0719      	lsls	r1, r3, #28
 8008f96:	d422      	bmi.n	8008fde <__swsetup_r+0x62>
 8008f98:	06da      	lsls	r2, r3, #27
 8008f9a:	d407      	bmi.n	8008fac <__swsetup_r+0x30>
 8008f9c:	2209      	movs	r2, #9
 8008f9e:	602a      	str	r2, [r5, #0]
 8008fa0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008fa4:	81a3      	strh	r3, [r4, #12]
 8008fa6:	f04f 30ff 	mov.w	r0, #4294967295
 8008faa:	e033      	b.n	8009014 <__swsetup_r+0x98>
 8008fac:	0758      	lsls	r0, r3, #29
 8008fae:	d512      	bpl.n	8008fd6 <__swsetup_r+0x5a>
 8008fb0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008fb2:	b141      	cbz	r1, 8008fc6 <__swsetup_r+0x4a>
 8008fb4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008fb8:	4299      	cmp	r1, r3
 8008fba:	d002      	beq.n	8008fc2 <__swsetup_r+0x46>
 8008fbc:	4628      	mov	r0, r5
 8008fbe:	f000 f941 	bl	8009244 <_free_r>
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	6363      	str	r3, [r4, #52]	@ 0x34
 8008fc6:	89a3      	ldrh	r3, [r4, #12]
 8008fc8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008fcc:	81a3      	strh	r3, [r4, #12]
 8008fce:	2300      	movs	r3, #0
 8008fd0:	6063      	str	r3, [r4, #4]
 8008fd2:	6923      	ldr	r3, [r4, #16]
 8008fd4:	6023      	str	r3, [r4, #0]
 8008fd6:	89a3      	ldrh	r3, [r4, #12]
 8008fd8:	f043 0308 	orr.w	r3, r3, #8
 8008fdc:	81a3      	strh	r3, [r4, #12]
 8008fde:	6923      	ldr	r3, [r4, #16]
 8008fe0:	b94b      	cbnz	r3, 8008ff6 <__swsetup_r+0x7a>
 8008fe2:	89a3      	ldrh	r3, [r4, #12]
 8008fe4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008fe8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008fec:	d003      	beq.n	8008ff6 <__swsetup_r+0x7a>
 8008fee:	4621      	mov	r1, r4
 8008ff0:	4628      	mov	r0, r5
 8008ff2:	f000 fd25 	bl	8009a40 <__smakebuf_r>
 8008ff6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ffa:	f013 0201 	ands.w	r2, r3, #1
 8008ffe:	d00a      	beq.n	8009016 <__swsetup_r+0x9a>
 8009000:	2200      	movs	r2, #0
 8009002:	60a2      	str	r2, [r4, #8]
 8009004:	6962      	ldr	r2, [r4, #20]
 8009006:	4252      	negs	r2, r2
 8009008:	61a2      	str	r2, [r4, #24]
 800900a:	6922      	ldr	r2, [r4, #16]
 800900c:	b942      	cbnz	r2, 8009020 <__swsetup_r+0xa4>
 800900e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009012:	d1c5      	bne.n	8008fa0 <__swsetup_r+0x24>
 8009014:	bd38      	pop	{r3, r4, r5, pc}
 8009016:	0799      	lsls	r1, r3, #30
 8009018:	bf58      	it	pl
 800901a:	6962      	ldrpl	r2, [r4, #20]
 800901c:	60a2      	str	r2, [r4, #8]
 800901e:	e7f4      	b.n	800900a <__swsetup_r+0x8e>
 8009020:	2000      	movs	r0, #0
 8009022:	e7f7      	b.n	8009014 <__swsetup_r+0x98>
 8009024:	20000040 	.word	0x20000040

08009028 <memset>:
 8009028:	4402      	add	r2, r0
 800902a:	4603      	mov	r3, r0
 800902c:	4293      	cmp	r3, r2
 800902e:	d100      	bne.n	8009032 <memset+0xa>
 8009030:	4770      	bx	lr
 8009032:	f803 1b01 	strb.w	r1, [r3], #1
 8009036:	e7f9      	b.n	800902c <memset+0x4>

08009038 <strtok>:
 8009038:	4b16      	ldr	r3, [pc, #88]	@ (8009094 <strtok+0x5c>)
 800903a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800903e:	681f      	ldr	r7, [r3, #0]
 8009040:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8009042:	4605      	mov	r5, r0
 8009044:	460e      	mov	r6, r1
 8009046:	b9ec      	cbnz	r4, 8009084 <strtok+0x4c>
 8009048:	2050      	movs	r0, #80	@ 0x50
 800904a:	f7ff fbe5 	bl	8008818 <malloc>
 800904e:	4602      	mov	r2, r0
 8009050:	6478      	str	r0, [r7, #68]	@ 0x44
 8009052:	b920      	cbnz	r0, 800905e <strtok+0x26>
 8009054:	4b10      	ldr	r3, [pc, #64]	@ (8009098 <strtok+0x60>)
 8009056:	4811      	ldr	r0, [pc, #68]	@ (800909c <strtok+0x64>)
 8009058:	215b      	movs	r1, #91	@ 0x5b
 800905a:	f000 f8d5 	bl	8009208 <__assert_func>
 800905e:	e9c0 4400 	strd	r4, r4, [r0]
 8009062:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8009066:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800906a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800906e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8009072:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8009076:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800907a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800907e:	6184      	str	r4, [r0, #24]
 8009080:	7704      	strb	r4, [r0, #28]
 8009082:	6244      	str	r4, [r0, #36]	@ 0x24
 8009084:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009086:	4631      	mov	r1, r6
 8009088:	4628      	mov	r0, r5
 800908a:	2301      	movs	r3, #1
 800908c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009090:	f000 b806 	b.w	80090a0 <__strtok_r>
 8009094:	20000040 	.word	0x20000040
 8009098:	0800abc9 	.word	0x0800abc9
 800909c:	0800abe0 	.word	0x0800abe0

080090a0 <__strtok_r>:
 80090a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80090a2:	4604      	mov	r4, r0
 80090a4:	b908      	cbnz	r0, 80090aa <__strtok_r+0xa>
 80090a6:	6814      	ldr	r4, [r2, #0]
 80090a8:	b144      	cbz	r4, 80090bc <__strtok_r+0x1c>
 80090aa:	4620      	mov	r0, r4
 80090ac:	f814 5b01 	ldrb.w	r5, [r4], #1
 80090b0:	460f      	mov	r7, r1
 80090b2:	f817 6b01 	ldrb.w	r6, [r7], #1
 80090b6:	b91e      	cbnz	r6, 80090c0 <__strtok_r+0x20>
 80090b8:	b965      	cbnz	r5, 80090d4 <__strtok_r+0x34>
 80090ba:	6015      	str	r5, [r2, #0]
 80090bc:	2000      	movs	r0, #0
 80090be:	e005      	b.n	80090cc <__strtok_r+0x2c>
 80090c0:	42b5      	cmp	r5, r6
 80090c2:	d1f6      	bne.n	80090b2 <__strtok_r+0x12>
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d1f0      	bne.n	80090aa <__strtok_r+0xa>
 80090c8:	6014      	str	r4, [r2, #0]
 80090ca:	7003      	strb	r3, [r0, #0]
 80090cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090ce:	461c      	mov	r4, r3
 80090d0:	e00c      	b.n	80090ec <__strtok_r+0x4c>
 80090d2:	b915      	cbnz	r5, 80090da <__strtok_r+0x3a>
 80090d4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80090d8:	460e      	mov	r6, r1
 80090da:	f816 5b01 	ldrb.w	r5, [r6], #1
 80090de:	42ab      	cmp	r3, r5
 80090e0:	d1f7      	bne.n	80090d2 <__strtok_r+0x32>
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d0f3      	beq.n	80090ce <__strtok_r+0x2e>
 80090e6:	2300      	movs	r3, #0
 80090e8:	f804 3c01 	strb.w	r3, [r4, #-1]
 80090ec:	6014      	str	r4, [r2, #0]
 80090ee:	e7ed      	b.n	80090cc <__strtok_r+0x2c>

080090f0 <_close_r>:
 80090f0:	b538      	push	{r3, r4, r5, lr}
 80090f2:	4d06      	ldr	r5, [pc, #24]	@ (800910c <_close_r+0x1c>)
 80090f4:	2300      	movs	r3, #0
 80090f6:	4604      	mov	r4, r0
 80090f8:	4608      	mov	r0, r1
 80090fa:	602b      	str	r3, [r5, #0]
 80090fc:	f7f8 fbc8 	bl	8001890 <_close>
 8009100:	1c43      	adds	r3, r0, #1
 8009102:	d102      	bne.n	800910a <_close_r+0x1a>
 8009104:	682b      	ldr	r3, [r5, #0]
 8009106:	b103      	cbz	r3, 800910a <_close_r+0x1a>
 8009108:	6023      	str	r3, [r4, #0]
 800910a:	bd38      	pop	{r3, r4, r5, pc}
 800910c:	200005f8 	.word	0x200005f8

08009110 <_lseek_r>:
 8009110:	b538      	push	{r3, r4, r5, lr}
 8009112:	4d07      	ldr	r5, [pc, #28]	@ (8009130 <_lseek_r+0x20>)
 8009114:	4604      	mov	r4, r0
 8009116:	4608      	mov	r0, r1
 8009118:	4611      	mov	r1, r2
 800911a:	2200      	movs	r2, #0
 800911c:	602a      	str	r2, [r5, #0]
 800911e:	461a      	mov	r2, r3
 8009120:	f7f8 fbdd 	bl	80018de <_lseek>
 8009124:	1c43      	adds	r3, r0, #1
 8009126:	d102      	bne.n	800912e <_lseek_r+0x1e>
 8009128:	682b      	ldr	r3, [r5, #0]
 800912a:	b103      	cbz	r3, 800912e <_lseek_r+0x1e>
 800912c:	6023      	str	r3, [r4, #0]
 800912e:	bd38      	pop	{r3, r4, r5, pc}
 8009130:	200005f8 	.word	0x200005f8

08009134 <_read_r>:
 8009134:	b538      	push	{r3, r4, r5, lr}
 8009136:	4d07      	ldr	r5, [pc, #28]	@ (8009154 <_read_r+0x20>)
 8009138:	4604      	mov	r4, r0
 800913a:	4608      	mov	r0, r1
 800913c:	4611      	mov	r1, r2
 800913e:	2200      	movs	r2, #0
 8009140:	602a      	str	r2, [r5, #0]
 8009142:	461a      	mov	r2, r3
 8009144:	f7f8 fb87 	bl	8001856 <_read>
 8009148:	1c43      	adds	r3, r0, #1
 800914a:	d102      	bne.n	8009152 <_read_r+0x1e>
 800914c:	682b      	ldr	r3, [r5, #0]
 800914e:	b103      	cbz	r3, 8009152 <_read_r+0x1e>
 8009150:	6023      	str	r3, [r4, #0]
 8009152:	bd38      	pop	{r3, r4, r5, pc}
 8009154:	200005f8 	.word	0x200005f8

08009158 <_sbrk_r>:
 8009158:	b538      	push	{r3, r4, r5, lr}
 800915a:	4d06      	ldr	r5, [pc, #24]	@ (8009174 <_sbrk_r+0x1c>)
 800915c:	2300      	movs	r3, #0
 800915e:	4604      	mov	r4, r0
 8009160:	4608      	mov	r0, r1
 8009162:	602b      	str	r3, [r5, #0]
 8009164:	f7f8 fbc8 	bl	80018f8 <_sbrk>
 8009168:	1c43      	adds	r3, r0, #1
 800916a:	d102      	bne.n	8009172 <_sbrk_r+0x1a>
 800916c:	682b      	ldr	r3, [r5, #0]
 800916e:	b103      	cbz	r3, 8009172 <_sbrk_r+0x1a>
 8009170:	6023      	str	r3, [r4, #0]
 8009172:	bd38      	pop	{r3, r4, r5, pc}
 8009174:	200005f8 	.word	0x200005f8

08009178 <_write_r>:
 8009178:	b538      	push	{r3, r4, r5, lr}
 800917a:	4d07      	ldr	r5, [pc, #28]	@ (8009198 <_write_r+0x20>)
 800917c:	4604      	mov	r4, r0
 800917e:	4608      	mov	r0, r1
 8009180:	4611      	mov	r1, r2
 8009182:	2200      	movs	r2, #0
 8009184:	602a      	str	r2, [r5, #0]
 8009186:	461a      	mov	r2, r3
 8009188:	f7f7 fc96 	bl	8000ab8 <_write>
 800918c:	1c43      	adds	r3, r0, #1
 800918e:	d102      	bne.n	8009196 <_write_r+0x1e>
 8009190:	682b      	ldr	r3, [r5, #0]
 8009192:	b103      	cbz	r3, 8009196 <_write_r+0x1e>
 8009194:	6023      	str	r3, [r4, #0]
 8009196:	bd38      	pop	{r3, r4, r5, pc}
 8009198:	200005f8 	.word	0x200005f8

0800919c <__errno>:
 800919c:	4b01      	ldr	r3, [pc, #4]	@ (80091a4 <__errno+0x8>)
 800919e:	6818      	ldr	r0, [r3, #0]
 80091a0:	4770      	bx	lr
 80091a2:	bf00      	nop
 80091a4:	20000040 	.word	0x20000040

080091a8 <__libc_init_array>:
 80091a8:	b570      	push	{r4, r5, r6, lr}
 80091aa:	4d0d      	ldr	r5, [pc, #52]	@ (80091e0 <__libc_init_array+0x38>)
 80091ac:	4c0d      	ldr	r4, [pc, #52]	@ (80091e4 <__libc_init_array+0x3c>)
 80091ae:	1b64      	subs	r4, r4, r5
 80091b0:	10a4      	asrs	r4, r4, #2
 80091b2:	2600      	movs	r6, #0
 80091b4:	42a6      	cmp	r6, r4
 80091b6:	d109      	bne.n	80091cc <__libc_init_array+0x24>
 80091b8:	4d0b      	ldr	r5, [pc, #44]	@ (80091e8 <__libc_init_array+0x40>)
 80091ba:	4c0c      	ldr	r4, [pc, #48]	@ (80091ec <__libc_init_array+0x44>)
 80091bc:	f000 fcea 	bl	8009b94 <_init>
 80091c0:	1b64      	subs	r4, r4, r5
 80091c2:	10a4      	asrs	r4, r4, #2
 80091c4:	2600      	movs	r6, #0
 80091c6:	42a6      	cmp	r6, r4
 80091c8:	d105      	bne.n	80091d6 <__libc_init_array+0x2e>
 80091ca:	bd70      	pop	{r4, r5, r6, pc}
 80091cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80091d0:	4798      	blx	r3
 80091d2:	3601      	adds	r6, #1
 80091d4:	e7ee      	b.n	80091b4 <__libc_init_array+0xc>
 80091d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80091da:	4798      	blx	r3
 80091dc:	3601      	adds	r6, #1
 80091de:	e7f2      	b.n	80091c6 <__libc_init_array+0x1e>
 80091e0:	0800acb4 	.word	0x0800acb4
 80091e4:	0800acb4 	.word	0x0800acb4
 80091e8:	0800acb4 	.word	0x0800acb4
 80091ec:	0800acb8 	.word	0x0800acb8

080091f0 <__retarget_lock_init_recursive>:
 80091f0:	4770      	bx	lr

080091f2 <__retarget_lock_acquire_recursive>:
 80091f2:	4770      	bx	lr

080091f4 <__retarget_lock_release_recursive>:
 80091f4:	4770      	bx	lr

080091f6 <strcpy>:
 80091f6:	4603      	mov	r3, r0
 80091f8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80091fc:	f803 2b01 	strb.w	r2, [r3], #1
 8009200:	2a00      	cmp	r2, #0
 8009202:	d1f9      	bne.n	80091f8 <strcpy+0x2>
 8009204:	4770      	bx	lr
	...

08009208 <__assert_func>:
 8009208:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800920a:	4614      	mov	r4, r2
 800920c:	461a      	mov	r2, r3
 800920e:	4b09      	ldr	r3, [pc, #36]	@ (8009234 <__assert_func+0x2c>)
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	4605      	mov	r5, r0
 8009214:	68d8      	ldr	r0, [r3, #12]
 8009216:	b954      	cbnz	r4, 800922e <__assert_func+0x26>
 8009218:	4b07      	ldr	r3, [pc, #28]	@ (8009238 <__assert_func+0x30>)
 800921a:	461c      	mov	r4, r3
 800921c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009220:	9100      	str	r1, [sp, #0]
 8009222:	462b      	mov	r3, r5
 8009224:	4905      	ldr	r1, [pc, #20]	@ (800923c <__assert_func+0x34>)
 8009226:	f000 fbd3 	bl	80099d0 <fiprintf>
 800922a:	f000 fc67 	bl	8009afc <abort>
 800922e:	4b04      	ldr	r3, [pc, #16]	@ (8009240 <__assert_func+0x38>)
 8009230:	e7f4      	b.n	800921c <__assert_func+0x14>
 8009232:	bf00      	nop
 8009234:	20000040 	.word	0x20000040
 8009238:	0800ac75 	.word	0x0800ac75
 800923c:	0800ac47 	.word	0x0800ac47
 8009240:	0800ac3a 	.word	0x0800ac3a

08009244 <_free_r>:
 8009244:	b538      	push	{r3, r4, r5, lr}
 8009246:	4605      	mov	r5, r0
 8009248:	2900      	cmp	r1, #0
 800924a:	d041      	beq.n	80092d0 <_free_r+0x8c>
 800924c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009250:	1f0c      	subs	r4, r1, #4
 8009252:	2b00      	cmp	r3, #0
 8009254:	bfb8      	it	lt
 8009256:	18e4      	addlt	r4, r4, r3
 8009258:	f7ff fb90 	bl	800897c <__malloc_lock>
 800925c:	4a1d      	ldr	r2, [pc, #116]	@ (80092d4 <_free_r+0x90>)
 800925e:	6813      	ldr	r3, [r2, #0]
 8009260:	b933      	cbnz	r3, 8009270 <_free_r+0x2c>
 8009262:	6063      	str	r3, [r4, #4]
 8009264:	6014      	str	r4, [r2, #0]
 8009266:	4628      	mov	r0, r5
 8009268:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800926c:	f7ff bb8c 	b.w	8008988 <__malloc_unlock>
 8009270:	42a3      	cmp	r3, r4
 8009272:	d908      	bls.n	8009286 <_free_r+0x42>
 8009274:	6820      	ldr	r0, [r4, #0]
 8009276:	1821      	adds	r1, r4, r0
 8009278:	428b      	cmp	r3, r1
 800927a:	bf01      	itttt	eq
 800927c:	6819      	ldreq	r1, [r3, #0]
 800927e:	685b      	ldreq	r3, [r3, #4]
 8009280:	1809      	addeq	r1, r1, r0
 8009282:	6021      	streq	r1, [r4, #0]
 8009284:	e7ed      	b.n	8009262 <_free_r+0x1e>
 8009286:	461a      	mov	r2, r3
 8009288:	685b      	ldr	r3, [r3, #4]
 800928a:	b10b      	cbz	r3, 8009290 <_free_r+0x4c>
 800928c:	42a3      	cmp	r3, r4
 800928e:	d9fa      	bls.n	8009286 <_free_r+0x42>
 8009290:	6811      	ldr	r1, [r2, #0]
 8009292:	1850      	adds	r0, r2, r1
 8009294:	42a0      	cmp	r0, r4
 8009296:	d10b      	bne.n	80092b0 <_free_r+0x6c>
 8009298:	6820      	ldr	r0, [r4, #0]
 800929a:	4401      	add	r1, r0
 800929c:	1850      	adds	r0, r2, r1
 800929e:	4283      	cmp	r3, r0
 80092a0:	6011      	str	r1, [r2, #0]
 80092a2:	d1e0      	bne.n	8009266 <_free_r+0x22>
 80092a4:	6818      	ldr	r0, [r3, #0]
 80092a6:	685b      	ldr	r3, [r3, #4]
 80092a8:	6053      	str	r3, [r2, #4]
 80092aa:	4408      	add	r0, r1
 80092ac:	6010      	str	r0, [r2, #0]
 80092ae:	e7da      	b.n	8009266 <_free_r+0x22>
 80092b0:	d902      	bls.n	80092b8 <_free_r+0x74>
 80092b2:	230c      	movs	r3, #12
 80092b4:	602b      	str	r3, [r5, #0]
 80092b6:	e7d6      	b.n	8009266 <_free_r+0x22>
 80092b8:	6820      	ldr	r0, [r4, #0]
 80092ba:	1821      	adds	r1, r4, r0
 80092bc:	428b      	cmp	r3, r1
 80092be:	bf04      	itt	eq
 80092c0:	6819      	ldreq	r1, [r3, #0]
 80092c2:	685b      	ldreq	r3, [r3, #4]
 80092c4:	6063      	str	r3, [r4, #4]
 80092c6:	bf04      	itt	eq
 80092c8:	1809      	addeq	r1, r1, r0
 80092ca:	6021      	streq	r1, [r4, #0]
 80092cc:	6054      	str	r4, [r2, #4]
 80092ce:	e7ca      	b.n	8009266 <_free_r+0x22>
 80092d0:	bd38      	pop	{r3, r4, r5, pc}
 80092d2:	bf00      	nop
 80092d4:	200004b8 	.word	0x200004b8

080092d8 <__sfputc_r>:
 80092d8:	6893      	ldr	r3, [r2, #8]
 80092da:	3b01      	subs	r3, #1
 80092dc:	2b00      	cmp	r3, #0
 80092de:	b410      	push	{r4}
 80092e0:	6093      	str	r3, [r2, #8]
 80092e2:	da08      	bge.n	80092f6 <__sfputc_r+0x1e>
 80092e4:	6994      	ldr	r4, [r2, #24]
 80092e6:	42a3      	cmp	r3, r4
 80092e8:	db01      	blt.n	80092ee <__sfputc_r+0x16>
 80092ea:	290a      	cmp	r1, #10
 80092ec:	d103      	bne.n	80092f6 <__sfputc_r+0x1e>
 80092ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092f2:	f7ff be04 	b.w	8008efe <__swbuf_r>
 80092f6:	6813      	ldr	r3, [r2, #0]
 80092f8:	1c58      	adds	r0, r3, #1
 80092fa:	6010      	str	r0, [r2, #0]
 80092fc:	7019      	strb	r1, [r3, #0]
 80092fe:	4608      	mov	r0, r1
 8009300:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009304:	4770      	bx	lr

08009306 <__sfputs_r>:
 8009306:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009308:	4606      	mov	r6, r0
 800930a:	460f      	mov	r7, r1
 800930c:	4614      	mov	r4, r2
 800930e:	18d5      	adds	r5, r2, r3
 8009310:	42ac      	cmp	r4, r5
 8009312:	d101      	bne.n	8009318 <__sfputs_r+0x12>
 8009314:	2000      	movs	r0, #0
 8009316:	e007      	b.n	8009328 <__sfputs_r+0x22>
 8009318:	f814 1b01 	ldrb.w	r1, [r4], #1
 800931c:	463a      	mov	r2, r7
 800931e:	4630      	mov	r0, r6
 8009320:	f7ff ffda 	bl	80092d8 <__sfputc_r>
 8009324:	1c43      	adds	r3, r0, #1
 8009326:	d1f3      	bne.n	8009310 <__sfputs_r+0xa>
 8009328:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800932c <_vfiprintf_r>:
 800932c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009330:	460d      	mov	r5, r1
 8009332:	b09d      	sub	sp, #116	@ 0x74
 8009334:	4614      	mov	r4, r2
 8009336:	4698      	mov	r8, r3
 8009338:	4606      	mov	r6, r0
 800933a:	b118      	cbz	r0, 8009344 <_vfiprintf_r+0x18>
 800933c:	6a03      	ldr	r3, [r0, #32]
 800933e:	b90b      	cbnz	r3, 8009344 <_vfiprintf_r+0x18>
 8009340:	f7ff fc38 	bl	8008bb4 <__sinit>
 8009344:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009346:	07d9      	lsls	r1, r3, #31
 8009348:	d405      	bmi.n	8009356 <_vfiprintf_r+0x2a>
 800934a:	89ab      	ldrh	r3, [r5, #12]
 800934c:	059a      	lsls	r2, r3, #22
 800934e:	d402      	bmi.n	8009356 <_vfiprintf_r+0x2a>
 8009350:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009352:	f7ff ff4e 	bl	80091f2 <__retarget_lock_acquire_recursive>
 8009356:	89ab      	ldrh	r3, [r5, #12]
 8009358:	071b      	lsls	r3, r3, #28
 800935a:	d501      	bpl.n	8009360 <_vfiprintf_r+0x34>
 800935c:	692b      	ldr	r3, [r5, #16]
 800935e:	b99b      	cbnz	r3, 8009388 <_vfiprintf_r+0x5c>
 8009360:	4629      	mov	r1, r5
 8009362:	4630      	mov	r0, r6
 8009364:	f7ff fe0a 	bl	8008f7c <__swsetup_r>
 8009368:	b170      	cbz	r0, 8009388 <_vfiprintf_r+0x5c>
 800936a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800936c:	07dc      	lsls	r4, r3, #31
 800936e:	d504      	bpl.n	800937a <_vfiprintf_r+0x4e>
 8009370:	f04f 30ff 	mov.w	r0, #4294967295
 8009374:	b01d      	add	sp, #116	@ 0x74
 8009376:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800937a:	89ab      	ldrh	r3, [r5, #12]
 800937c:	0598      	lsls	r0, r3, #22
 800937e:	d4f7      	bmi.n	8009370 <_vfiprintf_r+0x44>
 8009380:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009382:	f7ff ff37 	bl	80091f4 <__retarget_lock_release_recursive>
 8009386:	e7f3      	b.n	8009370 <_vfiprintf_r+0x44>
 8009388:	2300      	movs	r3, #0
 800938a:	9309      	str	r3, [sp, #36]	@ 0x24
 800938c:	2320      	movs	r3, #32
 800938e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009392:	f8cd 800c 	str.w	r8, [sp, #12]
 8009396:	2330      	movs	r3, #48	@ 0x30
 8009398:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009548 <_vfiprintf_r+0x21c>
 800939c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80093a0:	f04f 0901 	mov.w	r9, #1
 80093a4:	4623      	mov	r3, r4
 80093a6:	469a      	mov	sl, r3
 80093a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093ac:	b10a      	cbz	r2, 80093b2 <_vfiprintf_r+0x86>
 80093ae:	2a25      	cmp	r2, #37	@ 0x25
 80093b0:	d1f9      	bne.n	80093a6 <_vfiprintf_r+0x7a>
 80093b2:	ebba 0b04 	subs.w	fp, sl, r4
 80093b6:	d00b      	beq.n	80093d0 <_vfiprintf_r+0xa4>
 80093b8:	465b      	mov	r3, fp
 80093ba:	4622      	mov	r2, r4
 80093bc:	4629      	mov	r1, r5
 80093be:	4630      	mov	r0, r6
 80093c0:	f7ff ffa1 	bl	8009306 <__sfputs_r>
 80093c4:	3001      	adds	r0, #1
 80093c6:	f000 80a7 	beq.w	8009518 <_vfiprintf_r+0x1ec>
 80093ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80093cc:	445a      	add	r2, fp
 80093ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80093d0:	f89a 3000 	ldrb.w	r3, [sl]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	f000 809f 	beq.w	8009518 <_vfiprintf_r+0x1ec>
 80093da:	2300      	movs	r3, #0
 80093dc:	f04f 32ff 	mov.w	r2, #4294967295
 80093e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093e4:	f10a 0a01 	add.w	sl, sl, #1
 80093e8:	9304      	str	r3, [sp, #16]
 80093ea:	9307      	str	r3, [sp, #28]
 80093ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80093f0:	931a      	str	r3, [sp, #104]	@ 0x68
 80093f2:	4654      	mov	r4, sl
 80093f4:	2205      	movs	r2, #5
 80093f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093fa:	4853      	ldr	r0, [pc, #332]	@ (8009548 <_vfiprintf_r+0x21c>)
 80093fc:	f7f6 ff28 	bl	8000250 <memchr>
 8009400:	9a04      	ldr	r2, [sp, #16]
 8009402:	b9d8      	cbnz	r0, 800943c <_vfiprintf_r+0x110>
 8009404:	06d1      	lsls	r1, r2, #27
 8009406:	bf44      	itt	mi
 8009408:	2320      	movmi	r3, #32
 800940a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800940e:	0713      	lsls	r3, r2, #28
 8009410:	bf44      	itt	mi
 8009412:	232b      	movmi	r3, #43	@ 0x2b
 8009414:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009418:	f89a 3000 	ldrb.w	r3, [sl]
 800941c:	2b2a      	cmp	r3, #42	@ 0x2a
 800941e:	d015      	beq.n	800944c <_vfiprintf_r+0x120>
 8009420:	9a07      	ldr	r2, [sp, #28]
 8009422:	4654      	mov	r4, sl
 8009424:	2000      	movs	r0, #0
 8009426:	f04f 0c0a 	mov.w	ip, #10
 800942a:	4621      	mov	r1, r4
 800942c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009430:	3b30      	subs	r3, #48	@ 0x30
 8009432:	2b09      	cmp	r3, #9
 8009434:	d94b      	bls.n	80094ce <_vfiprintf_r+0x1a2>
 8009436:	b1b0      	cbz	r0, 8009466 <_vfiprintf_r+0x13a>
 8009438:	9207      	str	r2, [sp, #28]
 800943a:	e014      	b.n	8009466 <_vfiprintf_r+0x13a>
 800943c:	eba0 0308 	sub.w	r3, r0, r8
 8009440:	fa09 f303 	lsl.w	r3, r9, r3
 8009444:	4313      	orrs	r3, r2
 8009446:	9304      	str	r3, [sp, #16]
 8009448:	46a2      	mov	sl, r4
 800944a:	e7d2      	b.n	80093f2 <_vfiprintf_r+0xc6>
 800944c:	9b03      	ldr	r3, [sp, #12]
 800944e:	1d19      	adds	r1, r3, #4
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	9103      	str	r1, [sp, #12]
 8009454:	2b00      	cmp	r3, #0
 8009456:	bfbb      	ittet	lt
 8009458:	425b      	neglt	r3, r3
 800945a:	f042 0202 	orrlt.w	r2, r2, #2
 800945e:	9307      	strge	r3, [sp, #28]
 8009460:	9307      	strlt	r3, [sp, #28]
 8009462:	bfb8      	it	lt
 8009464:	9204      	strlt	r2, [sp, #16]
 8009466:	7823      	ldrb	r3, [r4, #0]
 8009468:	2b2e      	cmp	r3, #46	@ 0x2e
 800946a:	d10a      	bne.n	8009482 <_vfiprintf_r+0x156>
 800946c:	7863      	ldrb	r3, [r4, #1]
 800946e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009470:	d132      	bne.n	80094d8 <_vfiprintf_r+0x1ac>
 8009472:	9b03      	ldr	r3, [sp, #12]
 8009474:	1d1a      	adds	r2, r3, #4
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	9203      	str	r2, [sp, #12]
 800947a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800947e:	3402      	adds	r4, #2
 8009480:	9305      	str	r3, [sp, #20]
 8009482:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009558 <_vfiprintf_r+0x22c>
 8009486:	7821      	ldrb	r1, [r4, #0]
 8009488:	2203      	movs	r2, #3
 800948a:	4650      	mov	r0, sl
 800948c:	f7f6 fee0 	bl	8000250 <memchr>
 8009490:	b138      	cbz	r0, 80094a2 <_vfiprintf_r+0x176>
 8009492:	9b04      	ldr	r3, [sp, #16]
 8009494:	eba0 000a 	sub.w	r0, r0, sl
 8009498:	2240      	movs	r2, #64	@ 0x40
 800949a:	4082      	lsls	r2, r0
 800949c:	4313      	orrs	r3, r2
 800949e:	3401      	adds	r4, #1
 80094a0:	9304      	str	r3, [sp, #16]
 80094a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094a6:	4829      	ldr	r0, [pc, #164]	@ (800954c <_vfiprintf_r+0x220>)
 80094a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80094ac:	2206      	movs	r2, #6
 80094ae:	f7f6 fecf 	bl	8000250 <memchr>
 80094b2:	2800      	cmp	r0, #0
 80094b4:	d03f      	beq.n	8009536 <_vfiprintf_r+0x20a>
 80094b6:	4b26      	ldr	r3, [pc, #152]	@ (8009550 <_vfiprintf_r+0x224>)
 80094b8:	bb1b      	cbnz	r3, 8009502 <_vfiprintf_r+0x1d6>
 80094ba:	9b03      	ldr	r3, [sp, #12]
 80094bc:	3307      	adds	r3, #7
 80094be:	f023 0307 	bic.w	r3, r3, #7
 80094c2:	3308      	adds	r3, #8
 80094c4:	9303      	str	r3, [sp, #12]
 80094c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094c8:	443b      	add	r3, r7
 80094ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80094cc:	e76a      	b.n	80093a4 <_vfiprintf_r+0x78>
 80094ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80094d2:	460c      	mov	r4, r1
 80094d4:	2001      	movs	r0, #1
 80094d6:	e7a8      	b.n	800942a <_vfiprintf_r+0xfe>
 80094d8:	2300      	movs	r3, #0
 80094da:	3401      	adds	r4, #1
 80094dc:	9305      	str	r3, [sp, #20]
 80094de:	4619      	mov	r1, r3
 80094e0:	f04f 0c0a 	mov.w	ip, #10
 80094e4:	4620      	mov	r0, r4
 80094e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094ea:	3a30      	subs	r2, #48	@ 0x30
 80094ec:	2a09      	cmp	r2, #9
 80094ee:	d903      	bls.n	80094f8 <_vfiprintf_r+0x1cc>
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d0c6      	beq.n	8009482 <_vfiprintf_r+0x156>
 80094f4:	9105      	str	r1, [sp, #20]
 80094f6:	e7c4      	b.n	8009482 <_vfiprintf_r+0x156>
 80094f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80094fc:	4604      	mov	r4, r0
 80094fe:	2301      	movs	r3, #1
 8009500:	e7f0      	b.n	80094e4 <_vfiprintf_r+0x1b8>
 8009502:	ab03      	add	r3, sp, #12
 8009504:	9300      	str	r3, [sp, #0]
 8009506:	462a      	mov	r2, r5
 8009508:	4b12      	ldr	r3, [pc, #72]	@ (8009554 <_vfiprintf_r+0x228>)
 800950a:	a904      	add	r1, sp, #16
 800950c:	4630      	mov	r0, r6
 800950e:	f3af 8000 	nop.w
 8009512:	4607      	mov	r7, r0
 8009514:	1c78      	adds	r0, r7, #1
 8009516:	d1d6      	bne.n	80094c6 <_vfiprintf_r+0x19a>
 8009518:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800951a:	07d9      	lsls	r1, r3, #31
 800951c:	d405      	bmi.n	800952a <_vfiprintf_r+0x1fe>
 800951e:	89ab      	ldrh	r3, [r5, #12]
 8009520:	059a      	lsls	r2, r3, #22
 8009522:	d402      	bmi.n	800952a <_vfiprintf_r+0x1fe>
 8009524:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009526:	f7ff fe65 	bl	80091f4 <__retarget_lock_release_recursive>
 800952a:	89ab      	ldrh	r3, [r5, #12]
 800952c:	065b      	lsls	r3, r3, #25
 800952e:	f53f af1f 	bmi.w	8009370 <_vfiprintf_r+0x44>
 8009532:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009534:	e71e      	b.n	8009374 <_vfiprintf_r+0x48>
 8009536:	ab03      	add	r3, sp, #12
 8009538:	9300      	str	r3, [sp, #0]
 800953a:	462a      	mov	r2, r5
 800953c:	4b05      	ldr	r3, [pc, #20]	@ (8009554 <_vfiprintf_r+0x228>)
 800953e:	a904      	add	r1, sp, #16
 8009540:	4630      	mov	r0, r6
 8009542:	f000 f879 	bl	8009638 <_printf_i>
 8009546:	e7e4      	b.n	8009512 <_vfiprintf_r+0x1e6>
 8009548:	0800ac76 	.word	0x0800ac76
 800954c:	0800ac80 	.word	0x0800ac80
 8009550:	00000000 	.word	0x00000000
 8009554:	08009307 	.word	0x08009307
 8009558:	0800ac7c 	.word	0x0800ac7c

0800955c <_printf_common>:
 800955c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009560:	4616      	mov	r6, r2
 8009562:	4698      	mov	r8, r3
 8009564:	688a      	ldr	r2, [r1, #8]
 8009566:	690b      	ldr	r3, [r1, #16]
 8009568:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800956c:	4293      	cmp	r3, r2
 800956e:	bfb8      	it	lt
 8009570:	4613      	movlt	r3, r2
 8009572:	6033      	str	r3, [r6, #0]
 8009574:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009578:	4607      	mov	r7, r0
 800957a:	460c      	mov	r4, r1
 800957c:	b10a      	cbz	r2, 8009582 <_printf_common+0x26>
 800957e:	3301      	adds	r3, #1
 8009580:	6033      	str	r3, [r6, #0]
 8009582:	6823      	ldr	r3, [r4, #0]
 8009584:	0699      	lsls	r1, r3, #26
 8009586:	bf42      	ittt	mi
 8009588:	6833      	ldrmi	r3, [r6, #0]
 800958a:	3302      	addmi	r3, #2
 800958c:	6033      	strmi	r3, [r6, #0]
 800958e:	6825      	ldr	r5, [r4, #0]
 8009590:	f015 0506 	ands.w	r5, r5, #6
 8009594:	d106      	bne.n	80095a4 <_printf_common+0x48>
 8009596:	f104 0a19 	add.w	sl, r4, #25
 800959a:	68e3      	ldr	r3, [r4, #12]
 800959c:	6832      	ldr	r2, [r6, #0]
 800959e:	1a9b      	subs	r3, r3, r2
 80095a0:	42ab      	cmp	r3, r5
 80095a2:	dc26      	bgt.n	80095f2 <_printf_common+0x96>
 80095a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80095a8:	6822      	ldr	r2, [r4, #0]
 80095aa:	3b00      	subs	r3, #0
 80095ac:	bf18      	it	ne
 80095ae:	2301      	movne	r3, #1
 80095b0:	0692      	lsls	r2, r2, #26
 80095b2:	d42b      	bmi.n	800960c <_printf_common+0xb0>
 80095b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80095b8:	4641      	mov	r1, r8
 80095ba:	4638      	mov	r0, r7
 80095bc:	47c8      	blx	r9
 80095be:	3001      	adds	r0, #1
 80095c0:	d01e      	beq.n	8009600 <_printf_common+0xa4>
 80095c2:	6823      	ldr	r3, [r4, #0]
 80095c4:	6922      	ldr	r2, [r4, #16]
 80095c6:	f003 0306 	and.w	r3, r3, #6
 80095ca:	2b04      	cmp	r3, #4
 80095cc:	bf02      	ittt	eq
 80095ce:	68e5      	ldreq	r5, [r4, #12]
 80095d0:	6833      	ldreq	r3, [r6, #0]
 80095d2:	1aed      	subeq	r5, r5, r3
 80095d4:	68a3      	ldr	r3, [r4, #8]
 80095d6:	bf0c      	ite	eq
 80095d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80095dc:	2500      	movne	r5, #0
 80095de:	4293      	cmp	r3, r2
 80095e0:	bfc4      	itt	gt
 80095e2:	1a9b      	subgt	r3, r3, r2
 80095e4:	18ed      	addgt	r5, r5, r3
 80095e6:	2600      	movs	r6, #0
 80095e8:	341a      	adds	r4, #26
 80095ea:	42b5      	cmp	r5, r6
 80095ec:	d11a      	bne.n	8009624 <_printf_common+0xc8>
 80095ee:	2000      	movs	r0, #0
 80095f0:	e008      	b.n	8009604 <_printf_common+0xa8>
 80095f2:	2301      	movs	r3, #1
 80095f4:	4652      	mov	r2, sl
 80095f6:	4641      	mov	r1, r8
 80095f8:	4638      	mov	r0, r7
 80095fa:	47c8      	blx	r9
 80095fc:	3001      	adds	r0, #1
 80095fe:	d103      	bne.n	8009608 <_printf_common+0xac>
 8009600:	f04f 30ff 	mov.w	r0, #4294967295
 8009604:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009608:	3501      	adds	r5, #1
 800960a:	e7c6      	b.n	800959a <_printf_common+0x3e>
 800960c:	18e1      	adds	r1, r4, r3
 800960e:	1c5a      	adds	r2, r3, #1
 8009610:	2030      	movs	r0, #48	@ 0x30
 8009612:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009616:	4422      	add	r2, r4
 8009618:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800961c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009620:	3302      	adds	r3, #2
 8009622:	e7c7      	b.n	80095b4 <_printf_common+0x58>
 8009624:	2301      	movs	r3, #1
 8009626:	4622      	mov	r2, r4
 8009628:	4641      	mov	r1, r8
 800962a:	4638      	mov	r0, r7
 800962c:	47c8      	blx	r9
 800962e:	3001      	adds	r0, #1
 8009630:	d0e6      	beq.n	8009600 <_printf_common+0xa4>
 8009632:	3601      	adds	r6, #1
 8009634:	e7d9      	b.n	80095ea <_printf_common+0x8e>
	...

08009638 <_printf_i>:
 8009638:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800963c:	7e0f      	ldrb	r7, [r1, #24]
 800963e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009640:	2f78      	cmp	r7, #120	@ 0x78
 8009642:	4691      	mov	r9, r2
 8009644:	4680      	mov	r8, r0
 8009646:	460c      	mov	r4, r1
 8009648:	469a      	mov	sl, r3
 800964a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800964e:	d807      	bhi.n	8009660 <_printf_i+0x28>
 8009650:	2f62      	cmp	r7, #98	@ 0x62
 8009652:	d80a      	bhi.n	800966a <_printf_i+0x32>
 8009654:	2f00      	cmp	r7, #0
 8009656:	f000 80d2 	beq.w	80097fe <_printf_i+0x1c6>
 800965a:	2f58      	cmp	r7, #88	@ 0x58
 800965c:	f000 80b9 	beq.w	80097d2 <_printf_i+0x19a>
 8009660:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009664:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009668:	e03a      	b.n	80096e0 <_printf_i+0xa8>
 800966a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800966e:	2b15      	cmp	r3, #21
 8009670:	d8f6      	bhi.n	8009660 <_printf_i+0x28>
 8009672:	a101      	add	r1, pc, #4	@ (adr r1, 8009678 <_printf_i+0x40>)
 8009674:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009678:	080096d1 	.word	0x080096d1
 800967c:	080096e5 	.word	0x080096e5
 8009680:	08009661 	.word	0x08009661
 8009684:	08009661 	.word	0x08009661
 8009688:	08009661 	.word	0x08009661
 800968c:	08009661 	.word	0x08009661
 8009690:	080096e5 	.word	0x080096e5
 8009694:	08009661 	.word	0x08009661
 8009698:	08009661 	.word	0x08009661
 800969c:	08009661 	.word	0x08009661
 80096a0:	08009661 	.word	0x08009661
 80096a4:	080097e5 	.word	0x080097e5
 80096a8:	0800970f 	.word	0x0800970f
 80096ac:	0800979f 	.word	0x0800979f
 80096b0:	08009661 	.word	0x08009661
 80096b4:	08009661 	.word	0x08009661
 80096b8:	08009807 	.word	0x08009807
 80096bc:	08009661 	.word	0x08009661
 80096c0:	0800970f 	.word	0x0800970f
 80096c4:	08009661 	.word	0x08009661
 80096c8:	08009661 	.word	0x08009661
 80096cc:	080097a7 	.word	0x080097a7
 80096d0:	6833      	ldr	r3, [r6, #0]
 80096d2:	1d1a      	adds	r2, r3, #4
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	6032      	str	r2, [r6, #0]
 80096d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80096dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80096e0:	2301      	movs	r3, #1
 80096e2:	e09d      	b.n	8009820 <_printf_i+0x1e8>
 80096e4:	6833      	ldr	r3, [r6, #0]
 80096e6:	6820      	ldr	r0, [r4, #0]
 80096e8:	1d19      	adds	r1, r3, #4
 80096ea:	6031      	str	r1, [r6, #0]
 80096ec:	0606      	lsls	r6, r0, #24
 80096ee:	d501      	bpl.n	80096f4 <_printf_i+0xbc>
 80096f0:	681d      	ldr	r5, [r3, #0]
 80096f2:	e003      	b.n	80096fc <_printf_i+0xc4>
 80096f4:	0645      	lsls	r5, r0, #25
 80096f6:	d5fb      	bpl.n	80096f0 <_printf_i+0xb8>
 80096f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80096fc:	2d00      	cmp	r5, #0
 80096fe:	da03      	bge.n	8009708 <_printf_i+0xd0>
 8009700:	232d      	movs	r3, #45	@ 0x2d
 8009702:	426d      	negs	r5, r5
 8009704:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009708:	4859      	ldr	r0, [pc, #356]	@ (8009870 <_printf_i+0x238>)
 800970a:	230a      	movs	r3, #10
 800970c:	e011      	b.n	8009732 <_printf_i+0xfa>
 800970e:	6821      	ldr	r1, [r4, #0]
 8009710:	6833      	ldr	r3, [r6, #0]
 8009712:	0608      	lsls	r0, r1, #24
 8009714:	f853 5b04 	ldr.w	r5, [r3], #4
 8009718:	d402      	bmi.n	8009720 <_printf_i+0xe8>
 800971a:	0649      	lsls	r1, r1, #25
 800971c:	bf48      	it	mi
 800971e:	b2ad      	uxthmi	r5, r5
 8009720:	2f6f      	cmp	r7, #111	@ 0x6f
 8009722:	4853      	ldr	r0, [pc, #332]	@ (8009870 <_printf_i+0x238>)
 8009724:	6033      	str	r3, [r6, #0]
 8009726:	bf14      	ite	ne
 8009728:	230a      	movne	r3, #10
 800972a:	2308      	moveq	r3, #8
 800972c:	2100      	movs	r1, #0
 800972e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009732:	6866      	ldr	r6, [r4, #4]
 8009734:	60a6      	str	r6, [r4, #8]
 8009736:	2e00      	cmp	r6, #0
 8009738:	bfa2      	ittt	ge
 800973a:	6821      	ldrge	r1, [r4, #0]
 800973c:	f021 0104 	bicge.w	r1, r1, #4
 8009740:	6021      	strge	r1, [r4, #0]
 8009742:	b90d      	cbnz	r5, 8009748 <_printf_i+0x110>
 8009744:	2e00      	cmp	r6, #0
 8009746:	d04b      	beq.n	80097e0 <_printf_i+0x1a8>
 8009748:	4616      	mov	r6, r2
 800974a:	fbb5 f1f3 	udiv	r1, r5, r3
 800974e:	fb03 5711 	mls	r7, r3, r1, r5
 8009752:	5dc7      	ldrb	r7, [r0, r7]
 8009754:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009758:	462f      	mov	r7, r5
 800975a:	42bb      	cmp	r3, r7
 800975c:	460d      	mov	r5, r1
 800975e:	d9f4      	bls.n	800974a <_printf_i+0x112>
 8009760:	2b08      	cmp	r3, #8
 8009762:	d10b      	bne.n	800977c <_printf_i+0x144>
 8009764:	6823      	ldr	r3, [r4, #0]
 8009766:	07df      	lsls	r7, r3, #31
 8009768:	d508      	bpl.n	800977c <_printf_i+0x144>
 800976a:	6923      	ldr	r3, [r4, #16]
 800976c:	6861      	ldr	r1, [r4, #4]
 800976e:	4299      	cmp	r1, r3
 8009770:	bfde      	ittt	le
 8009772:	2330      	movle	r3, #48	@ 0x30
 8009774:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009778:	f106 36ff 	addle.w	r6, r6, #4294967295
 800977c:	1b92      	subs	r2, r2, r6
 800977e:	6122      	str	r2, [r4, #16]
 8009780:	f8cd a000 	str.w	sl, [sp]
 8009784:	464b      	mov	r3, r9
 8009786:	aa03      	add	r2, sp, #12
 8009788:	4621      	mov	r1, r4
 800978a:	4640      	mov	r0, r8
 800978c:	f7ff fee6 	bl	800955c <_printf_common>
 8009790:	3001      	adds	r0, #1
 8009792:	d14a      	bne.n	800982a <_printf_i+0x1f2>
 8009794:	f04f 30ff 	mov.w	r0, #4294967295
 8009798:	b004      	add	sp, #16
 800979a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800979e:	6823      	ldr	r3, [r4, #0]
 80097a0:	f043 0320 	orr.w	r3, r3, #32
 80097a4:	6023      	str	r3, [r4, #0]
 80097a6:	4833      	ldr	r0, [pc, #204]	@ (8009874 <_printf_i+0x23c>)
 80097a8:	2778      	movs	r7, #120	@ 0x78
 80097aa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80097ae:	6823      	ldr	r3, [r4, #0]
 80097b0:	6831      	ldr	r1, [r6, #0]
 80097b2:	061f      	lsls	r7, r3, #24
 80097b4:	f851 5b04 	ldr.w	r5, [r1], #4
 80097b8:	d402      	bmi.n	80097c0 <_printf_i+0x188>
 80097ba:	065f      	lsls	r7, r3, #25
 80097bc:	bf48      	it	mi
 80097be:	b2ad      	uxthmi	r5, r5
 80097c0:	6031      	str	r1, [r6, #0]
 80097c2:	07d9      	lsls	r1, r3, #31
 80097c4:	bf44      	itt	mi
 80097c6:	f043 0320 	orrmi.w	r3, r3, #32
 80097ca:	6023      	strmi	r3, [r4, #0]
 80097cc:	b11d      	cbz	r5, 80097d6 <_printf_i+0x19e>
 80097ce:	2310      	movs	r3, #16
 80097d0:	e7ac      	b.n	800972c <_printf_i+0xf4>
 80097d2:	4827      	ldr	r0, [pc, #156]	@ (8009870 <_printf_i+0x238>)
 80097d4:	e7e9      	b.n	80097aa <_printf_i+0x172>
 80097d6:	6823      	ldr	r3, [r4, #0]
 80097d8:	f023 0320 	bic.w	r3, r3, #32
 80097dc:	6023      	str	r3, [r4, #0]
 80097de:	e7f6      	b.n	80097ce <_printf_i+0x196>
 80097e0:	4616      	mov	r6, r2
 80097e2:	e7bd      	b.n	8009760 <_printf_i+0x128>
 80097e4:	6833      	ldr	r3, [r6, #0]
 80097e6:	6825      	ldr	r5, [r4, #0]
 80097e8:	6961      	ldr	r1, [r4, #20]
 80097ea:	1d18      	adds	r0, r3, #4
 80097ec:	6030      	str	r0, [r6, #0]
 80097ee:	062e      	lsls	r6, r5, #24
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	d501      	bpl.n	80097f8 <_printf_i+0x1c0>
 80097f4:	6019      	str	r1, [r3, #0]
 80097f6:	e002      	b.n	80097fe <_printf_i+0x1c6>
 80097f8:	0668      	lsls	r0, r5, #25
 80097fa:	d5fb      	bpl.n	80097f4 <_printf_i+0x1bc>
 80097fc:	8019      	strh	r1, [r3, #0]
 80097fe:	2300      	movs	r3, #0
 8009800:	6123      	str	r3, [r4, #16]
 8009802:	4616      	mov	r6, r2
 8009804:	e7bc      	b.n	8009780 <_printf_i+0x148>
 8009806:	6833      	ldr	r3, [r6, #0]
 8009808:	1d1a      	adds	r2, r3, #4
 800980a:	6032      	str	r2, [r6, #0]
 800980c:	681e      	ldr	r6, [r3, #0]
 800980e:	6862      	ldr	r2, [r4, #4]
 8009810:	2100      	movs	r1, #0
 8009812:	4630      	mov	r0, r6
 8009814:	f7f6 fd1c 	bl	8000250 <memchr>
 8009818:	b108      	cbz	r0, 800981e <_printf_i+0x1e6>
 800981a:	1b80      	subs	r0, r0, r6
 800981c:	6060      	str	r0, [r4, #4]
 800981e:	6863      	ldr	r3, [r4, #4]
 8009820:	6123      	str	r3, [r4, #16]
 8009822:	2300      	movs	r3, #0
 8009824:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009828:	e7aa      	b.n	8009780 <_printf_i+0x148>
 800982a:	6923      	ldr	r3, [r4, #16]
 800982c:	4632      	mov	r2, r6
 800982e:	4649      	mov	r1, r9
 8009830:	4640      	mov	r0, r8
 8009832:	47d0      	blx	sl
 8009834:	3001      	adds	r0, #1
 8009836:	d0ad      	beq.n	8009794 <_printf_i+0x15c>
 8009838:	6823      	ldr	r3, [r4, #0]
 800983a:	079b      	lsls	r3, r3, #30
 800983c:	d413      	bmi.n	8009866 <_printf_i+0x22e>
 800983e:	68e0      	ldr	r0, [r4, #12]
 8009840:	9b03      	ldr	r3, [sp, #12]
 8009842:	4298      	cmp	r0, r3
 8009844:	bfb8      	it	lt
 8009846:	4618      	movlt	r0, r3
 8009848:	e7a6      	b.n	8009798 <_printf_i+0x160>
 800984a:	2301      	movs	r3, #1
 800984c:	4632      	mov	r2, r6
 800984e:	4649      	mov	r1, r9
 8009850:	4640      	mov	r0, r8
 8009852:	47d0      	blx	sl
 8009854:	3001      	adds	r0, #1
 8009856:	d09d      	beq.n	8009794 <_printf_i+0x15c>
 8009858:	3501      	adds	r5, #1
 800985a:	68e3      	ldr	r3, [r4, #12]
 800985c:	9903      	ldr	r1, [sp, #12]
 800985e:	1a5b      	subs	r3, r3, r1
 8009860:	42ab      	cmp	r3, r5
 8009862:	dcf2      	bgt.n	800984a <_printf_i+0x212>
 8009864:	e7eb      	b.n	800983e <_printf_i+0x206>
 8009866:	2500      	movs	r5, #0
 8009868:	f104 0619 	add.w	r6, r4, #25
 800986c:	e7f5      	b.n	800985a <_printf_i+0x222>
 800986e:	bf00      	nop
 8009870:	0800ac87 	.word	0x0800ac87
 8009874:	0800ac98 	.word	0x0800ac98

08009878 <__sflush_r>:
 8009878:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800987c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009880:	0716      	lsls	r6, r2, #28
 8009882:	4605      	mov	r5, r0
 8009884:	460c      	mov	r4, r1
 8009886:	d454      	bmi.n	8009932 <__sflush_r+0xba>
 8009888:	684b      	ldr	r3, [r1, #4]
 800988a:	2b00      	cmp	r3, #0
 800988c:	dc02      	bgt.n	8009894 <__sflush_r+0x1c>
 800988e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009890:	2b00      	cmp	r3, #0
 8009892:	dd48      	ble.n	8009926 <__sflush_r+0xae>
 8009894:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009896:	2e00      	cmp	r6, #0
 8009898:	d045      	beq.n	8009926 <__sflush_r+0xae>
 800989a:	2300      	movs	r3, #0
 800989c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80098a0:	682f      	ldr	r7, [r5, #0]
 80098a2:	6a21      	ldr	r1, [r4, #32]
 80098a4:	602b      	str	r3, [r5, #0]
 80098a6:	d030      	beq.n	800990a <__sflush_r+0x92>
 80098a8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80098aa:	89a3      	ldrh	r3, [r4, #12]
 80098ac:	0759      	lsls	r1, r3, #29
 80098ae:	d505      	bpl.n	80098bc <__sflush_r+0x44>
 80098b0:	6863      	ldr	r3, [r4, #4]
 80098b2:	1ad2      	subs	r2, r2, r3
 80098b4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80098b6:	b10b      	cbz	r3, 80098bc <__sflush_r+0x44>
 80098b8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80098ba:	1ad2      	subs	r2, r2, r3
 80098bc:	2300      	movs	r3, #0
 80098be:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80098c0:	6a21      	ldr	r1, [r4, #32]
 80098c2:	4628      	mov	r0, r5
 80098c4:	47b0      	blx	r6
 80098c6:	1c43      	adds	r3, r0, #1
 80098c8:	89a3      	ldrh	r3, [r4, #12]
 80098ca:	d106      	bne.n	80098da <__sflush_r+0x62>
 80098cc:	6829      	ldr	r1, [r5, #0]
 80098ce:	291d      	cmp	r1, #29
 80098d0:	d82b      	bhi.n	800992a <__sflush_r+0xb2>
 80098d2:	4a2a      	ldr	r2, [pc, #168]	@ (800997c <__sflush_r+0x104>)
 80098d4:	410a      	asrs	r2, r1
 80098d6:	07d6      	lsls	r6, r2, #31
 80098d8:	d427      	bmi.n	800992a <__sflush_r+0xb2>
 80098da:	2200      	movs	r2, #0
 80098dc:	6062      	str	r2, [r4, #4]
 80098de:	04d9      	lsls	r1, r3, #19
 80098e0:	6922      	ldr	r2, [r4, #16]
 80098e2:	6022      	str	r2, [r4, #0]
 80098e4:	d504      	bpl.n	80098f0 <__sflush_r+0x78>
 80098e6:	1c42      	adds	r2, r0, #1
 80098e8:	d101      	bne.n	80098ee <__sflush_r+0x76>
 80098ea:	682b      	ldr	r3, [r5, #0]
 80098ec:	b903      	cbnz	r3, 80098f0 <__sflush_r+0x78>
 80098ee:	6560      	str	r0, [r4, #84]	@ 0x54
 80098f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80098f2:	602f      	str	r7, [r5, #0]
 80098f4:	b1b9      	cbz	r1, 8009926 <__sflush_r+0xae>
 80098f6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80098fa:	4299      	cmp	r1, r3
 80098fc:	d002      	beq.n	8009904 <__sflush_r+0x8c>
 80098fe:	4628      	mov	r0, r5
 8009900:	f7ff fca0 	bl	8009244 <_free_r>
 8009904:	2300      	movs	r3, #0
 8009906:	6363      	str	r3, [r4, #52]	@ 0x34
 8009908:	e00d      	b.n	8009926 <__sflush_r+0xae>
 800990a:	2301      	movs	r3, #1
 800990c:	4628      	mov	r0, r5
 800990e:	47b0      	blx	r6
 8009910:	4602      	mov	r2, r0
 8009912:	1c50      	adds	r0, r2, #1
 8009914:	d1c9      	bne.n	80098aa <__sflush_r+0x32>
 8009916:	682b      	ldr	r3, [r5, #0]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d0c6      	beq.n	80098aa <__sflush_r+0x32>
 800991c:	2b1d      	cmp	r3, #29
 800991e:	d001      	beq.n	8009924 <__sflush_r+0xac>
 8009920:	2b16      	cmp	r3, #22
 8009922:	d11e      	bne.n	8009962 <__sflush_r+0xea>
 8009924:	602f      	str	r7, [r5, #0]
 8009926:	2000      	movs	r0, #0
 8009928:	e022      	b.n	8009970 <__sflush_r+0xf8>
 800992a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800992e:	b21b      	sxth	r3, r3
 8009930:	e01b      	b.n	800996a <__sflush_r+0xf2>
 8009932:	690f      	ldr	r7, [r1, #16]
 8009934:	2f00      	cmp	r7, #0
 8009936:	d0f6      	beq.n	8009926 <__sflush_r+0xae>
 8009938:	0793      	lsls	r3, r2, #30
 800993a:	680e      	ldr	r6, [r1, #0]
 800993c:	bf08      	it	eq
 800993e:	694b      	ldreq	r3, [r1, #20]
 8009940:	600f      	str	r7, [r1, #0]
 8009942:	bf18      	it	ne
 8009944:	2300      	movne	r3, #0
 8009946:	eba6 0807 	sub.w	r8, r6, r7
 800994a:	608b      	str	r3, [r1, #8]
 800994c:	f1b8 0f00 	cmp.w	r8, #0
 8009950:	dde9      	ble.n	8009926 <__sflush_r+0xae>
 8009952:	6a21      	ldr	r1, [r4, #32]
 8009954:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009956:	4643      	mov	r3, r8
 8009958:	463a      	mov	r2, r7
 800995a:	4628      	mov	r0, r5
 800995c:	47b0      	blx	r6
 800995e:	2800      	cmp	r0, #0
 8009960:	dc08      	bgt.n	8009974 <__sflush_r+0xfc>
 8009962:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009966:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800996a:	81a3      	strh	r3, [r4, #12]
 800996c:	f04f 30ff 	mov.w	r0, #4294967295
 8009970:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009974:	4407      	add	r7, r0
 8009976:	eba8 0800 	sub.w	r8, r8, r0
 800997a:	e7e7      	b.n	800994c <__sflush_r+0xd4>
 800997c:	dfbffffe 	.word	0xdfbffffe

08009980 <_fflush_r>:
 8009980:	b538      	push	{r3, r4, r5, lr}
 8009982:	690b      	ldr	r3, [r1, #16]
 8009984:	4605      	mov	r5, r0
 8009986:	460c      	mov	r4, r1
 8009988:	b913      	cbnz	r3, 8009990 <_fflush_r+0x10>
 800998a:	2500      	movs	r5, #0
 800998c:	4628      	mov	r0, r5
 800998e:	bd38      	pop	{r3, r4, r5, pc}
 8009990:	b118      	cbz	r0, 800999a <_fflush_r+0x1a>
 8009992:	6a03      	ldr	r3, [r0, #32]
 8009994:	b90b      	cbnz	r3, 800999a <_fflush_r+0x1a>
 8009996:	f7ff f90d 	bl	8008bb4 <__sinit>
 800999a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d0f3      	beq.n	800998a <_fflush_r+0xa>
 80099a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80099a4:	07d0      	lsls	r0, r2, #31
 80099a6:	d404      	bmi.n	80099b2 <_fflush_r+0x32>
 80099a8:	0599      	lsls	r1, r3, #22
 80099aa:	d402      	bmi.n	80099b2 <_fflush_r+0x32>
 80099ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80099ae:	f7ff fc20 	bl	80091f2 <__retarget_lock_acquire_recursive>
 80099b2:	4628      	mov	r0, r5
 80099b4:	4621      	mov	r1, r4
 80099b6:	f7ff ff5f 	bl	8009878 <__sflush_r>
 80099ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80099bc:	07da      	lsls	r2, r3, #31
 80099be:	4605      	mov	r5, r0
 80099c0:	d4e4      	bmi.n	800998c <_fflush_r+0xc>
 80099c2:	89a3      	ldrh	r3, [r4, #12]
 80099c4:	059b      	lsls	r3, r3, #22
 80099c6:	d4e1      	bmi.n	800998c <_fflush_r+0xc>
 80099c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80099ca:	f7ff fc13 	bl	80091f4 <__retarget_lock_release_recursive>
 80099ce:	e7dd      	b.n	800998c <_fflush_r+0xc>

080099d0 <fiprintf>:
 80099d0:	b40e      	push	{r1, r2, r3}
 80099d2:	b503      	push	{r0, r1, lr}
 80099d4:	4601      	mov	r1, r0
 80099d6:	ab03      	add	r3, sp, #12
 80099d8:	4805      	ldr	r0, [pc, #20]	@ (80099f0 <fiprintf+0x20>)
 80099da:	f853 2b04 	ldr.w	r2, [r3], #4
 80099de:	6800      	ldr	r0, [r0, #0]
 80099e0:	9301      	str	r3, [sp, #4]
 80099e2:	f7ff fca3 	bl	800932c <_vfiprintf_r>
 80099e6:	b002      	add	sp, #8
 80099e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80099ec:	b003      	add	sp, #12
 80099ee:	4770      	bx	lr
 80099f0:	20000040 	.word	0x20000040

080099f4 <__swhatbuf_r>:
 80099f4:	b570      	push	{r4, r5, r6, lr}
 80099f6:	460c      	mov	r4, r1
 80099f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099fc:	2900      	cmp	r1, #0
 80099fe:	b096      	sub	sp, #88	@ 0x58
 8009a00:	4615      	mov	r5, r2
 8009a02:	461e      	mov	r6, r3
 8009a04:	da0d      	bge.n	8009a22 <__swhatbuf_r+0x2e>
 8009a06:	89a3      	ldrh	r3, [r4, #12]
 8009a08:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009a0c:	f04f 0100 	mov.w	r1, #0
 8009a10:	bf14      	ite	ne
 8009a12:	2340      	movne	r3, #64	@ 0x40
 8009a14:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009a18:	2000      	movs	r0, #0
 8009a1a:	6031      	str	r1, [r6, #0]
 8009a1c:	602b      	str	r3, [r5, #0]
 8009a1e:	b016      	add	sp, #88	@ 0x58
 8009a20:	bd70      	pop	{r4, r5, r6, pc}
 8009a22:	466a      	mov	r2, sp
 8009a24:	f000 f848 	bl	8009ab8 <_fstat_r>
 8009a28:	2800      	cmp	r0, #0
 8009a2a:	dbec      	blt.n	8009a06 <__swhatbuf_r+0x12>
 8009a2c:	9901      	ldr	r1, [sp, #4]
 8009a2e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009a32:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009a36:	4259      	negs	r1, r3
 8009a38:	4159      	adcs	r1, r3
 8009a3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a3e:	e7eb      	b.n	8009a18 <__swhatbuf_r+0x24>

08009a40 <__smakebuf_r>:
 8009a40:	898b      	ldrh	r3, [r1, #12]
 8009a42:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a44:	079d      	lsls	r5, r3, #30
 8009a46:	4606      	mov	r6, r0
 8009a48:	460c      	mov	r4, r1
 8009a4a:	d507      	bpl.n	8009a5c <__smakebuf_r+0x1c>
 8009a4c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009a50:	6023      	str	r3, [r4, #0]
 8009a52:	6123      	str	r3, [r4, #16]
 8009a54:	2301      	movs	r3, #1
 8009a56:	6163      	str	r3, [r4, #20]
 8009a58:	b003      	add	sp, #12
 8009a5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a5c:	ab01      	add	r3, sp, #4
 8009a5e:	466a      	mov	r2, sp
 8009a60:	f7ff ffc8 	bl	80099f4 <__swhatbuf_r>
 8009a64:	9f00      	ldr	r7, [sp, #0]
 8009a66:	4605      	mov	r5, r0
 8009a68:	4639      	mov	r1, r7
 8009a6a:	4630      	mov	r0, r6
 8009a6c:	f7fe ff06 	bl	800887c <_malloc_r>
 8009a70:	b948      	cbnz	r0, 8009a86 <__smakebuf_r+0x46>
 8009a72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a76:	059a      	lsls	r2, r3, #22
 8009a78:	d4ee      	bmi.n	8009a58 <__smakebuf_r+0x18>
 8009a7a:	f023 0303 	bic.w	r3, r3, #3
 8009a7e:	f043 0302 	orr.w	r3, r3, #2
 8009a82:	81a3      	strh	r3, [r4, #12]
 8009a84:	e7e2      	b.n	8009a4c <__smakebuf_r+0xc>
 8009a86:	89a3      	ldrh	r3, [r4, #12]
 8009a88:	6020      	str	r0, [r4, #0]
 8009a8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a8e:	81a3      	strh	r3, [r4, #12]
 8009a90:	9b01      	ldr	r3, [sp, #4]
 8009a92:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009a96:	b15b      	cbz	r3, 8009ab0 <__smakebuf_r+0x70>
 8009a98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a9c:	4630      	mov	r0, r6
 8009a9e:	f000 f81d 	bl	8009adc <_isatty_r>
 8009aa2:	b128      	cbz	r0, 8009ab0 <__smakebuf_r+0x70>
 8009aa4:	89a3      	ldrh	r3, [r4, #12]
 8009aa6:	f023 0303 	bic.w	r3, r3, #3
 8009aaa:	f043 0301 	orr.w	r3, r3, #1
 8009aae:	81a3      	strh	r3, [r4, #12]
 8009ab0:	89a3      	ldrh	r3, [r4, #12]
 8009ab2:	431d      	orrs	r5, r3
 8009ab4:	81a5      	strh	r5, [r4, #12]
 8009ab6:	e7cf      	b.n	8009a58 <__smakebuf_r+0x18>

08009ab8 <_fstat_r>:
 8009ab8:	b538      	push	{r3, r4, r5, lr}
 8009aba:	4d07      	ldr	r5, [pc, #28]	@ (8009ad8 <_fstat_r+0x20>)
 8009abc:	2300      	movs	r3, #0
 8009abe:	4604      	mov	r4, r0
 8009ac0:	4608      	mov	r0, r1
 8009ac2:	4611      	mov	r1, r2
 8009ac4:	602b      	str	r3, [r5, #0]
 8009ac6:	f7f7 feef 	bl	80018a8 <_fstat>
 8009aca:	1c43      	adds	r3, r0, #1
 8009acc:	d102      	bne.n	8009ad4 <_fstat_r+0x1c>
 8009ace:	682b      	ldr	r3, [r5, #0]
 8009ad0:	b103      	cbz	r3, 8009ad4 <_fstat_r+0x1c>
 8009ad2:	6023      	str	r3, [r4, #0]
 8009ad4:	bd38      	pop	{r3, r4, r5, pc}
 8009ad6:	bf00      	nop
 8009ad8:	200005f8 	.word	0x200005f8

08009adc <_isatty_r>:
 8009adc:	b538      	push	{r3, r4, r5, lr}
 8009ade:	4d06      	ldr	r5, [pc, #24]	@ (8009af8 <_isatty_r+0x1c>)
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	4604      	mov	r4, r0
 8009ae4:	4608      	mov	r0, r1
 8009ae6:	602b      	str	r3, [r5, #0]
 8009ae8:	f7f7 feee 	bl	80018c8 <_isatty>
 8009aec:	1c43      	adds	r3, r0, #1
 8009aee:	d102      	bne.n	8009af6 <_isatty_r+0x1a>
 8009af0:	682b      	ldr	r3, [r5, #0]
 8009af2:	b103      	cbz	r3, 8009af6 <_isatty_r+0x1a>
 8009af4:	6023      	str	r3, [r4, #0]
 8009af6:	bd38      	pop	{r3, r4, r5, pc}
 8009af8:	200005f8 	.word	0x200005f8

08009afc <abort>:
 8009afc:	b508      	push	{r3, lr}
 8009afe:	2006      	movs	r0, #6
 8009b00:	f000 f82c 	bl	8009b5c <raise>
 8009b04:	2001      	movs	r0, #1
 8009b06:	f7f7 fe9b 	bl	8001840 <_exit>

08009b0a <_raise_r>:
 8009b0a:	291f      	cmp	r1, #31
 8009b0c:	b538      	push	{r3, r4, r5, lr}
 8009b0e:	4605      	mov	r5, r0
 8009b10:	460c      	mov	r4, r1
 8009b12:	d904      	bls.n	8009b1e <_raise_r+0x14>
 8009b14:	2316      	movs	r3, #22
 8009b16:	6003      	str	r3, [r0, #0]
 8009b18:	f04f 30ff 	mov.w	r0, #4294967295
 8009b1c:	bd38      	pop	{r3, r4, r5, pc}
 8009b1e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009b20:	b112      	cbz	r2, 8009b28 <_raise_r+0x1e>
 8009b22:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009b26:	b94b      	cbnz	r3, 8009b3c <_raise_r+0x32>
 8009b28:	4628      	mov	r0, r5
 8009b2a:	f000 f831 	bl	8009b90 <_getpid_r>
 8009b2e:	4622      	mov	r2, r4
 8009b30:	4601      	mov	r1, r0
 8009b32:	4628      	mov	r0, r5
 8009b34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b38:	f000 b818 	b.w	8009b6c <_kill_r>
 8009b3c:	2b01      	cmp	r3, #1
 8009b3e:	d00a      	beq.n	8009b56 <_raise_r+0x4c>
 8009b40:	1c59      	adds	r1, r3, #1
 8009b42:	d103      	bne.n	8009b4c <_raise_r+0x42>
 8009b44:	2316      	movs	r3, #22
 8009b46:	6003      	str	r3, [r0, #0]
 8009b48:	2001      	movs	r0, #1
 8009b4a:	e7e7      	b.n	8009b1c <_raise_r+0x12>
 8009b4c:	2100      	movs	r1, #0
 8009b4e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009b52:	4620      	mov	r0, r4
 8009b54:	4798      	blx	r3
 8009b56:	2000      	movs	r0, #0
 8009b58:	e7e0      	b.n	8009b1c <_raise_r+0x12>
	...

08009b5c <raise>:
 8009b5c:	4b02      	ldr	r3, [pc, #8]	@ (8009b68 <raise+0xc>)
 8009b5e:	4601      	mov	r1, r0
 8009b60:	6818      	ldr	r0, [r3, #0]
 8009b62:	f7ff bfd2 	b.w	8009b0a <_raise_r>
 8009b66:	bf00      	nop
 8009b68:	20000040 	.word	0x20000040

08009b6c <_kill_r>:
 8009b6c:	b538      	push	{r3, r4, r5, lr}
 8009b6e:	4d07      	ldr	r5, [pc, #28]	@ (8009b8c <_kill_r+0x20>)
 8009b70:	2300      	movs	r3, #0
 8009b72:	4604      	mov	r4, r0
 8009b74:	4608      	mov	r0, r1
 8009b76:	4611      	mov	r1, r2
 8009b78:	602b      	str	r3, [r5, #0]
 8009b7a:	f7f7 fe51 	bl	8001820 <_kill>
 8009b7e:	1c43      	adds	r3, r0, #1
 8009b80:	d102      	bne.n	8009b88 <_kill_r+0x1c>
 8009b82:	682b      	ldr	r3, [r5, #0]
 8009b84:	b103      	cbz	r3, 8009b88 <_kill_r+0x1c>
 8009b86:	6023      	str	r3, [r4, #0]
 8009b88:	bd38      	pop	{r3, r4, r5, pc}
 8009b8a:	bf00      	nop
 8009b8c:	200005f8 	.word	0x200005f8

08009b90 <_getpid_r>:
 8009b90:	f7f7 be3e 	b.w	8001810 <_getpid>

08009b94 <_init>:
 8009b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b96:	bf00      	nop
 8009b98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b9a:	bc08      	pop	{r3}
 8009b9c:	469e      	mov	lr, r3
 8009b9e:	4770      	bx	lr

08009ba0 <_fini>:
 8009ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ba2:	bf00      	nop
 8009ba4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ba6:	bc08      	pop	{r3}
 8009ba8:	469e      	mov	lr, r3
 8009baa:	4770      	bx	lr
