Fitter report for exp4
Thu Nov 26 21:57:20 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. |exp4|RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1|ALTSYNCRAM
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Other Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+------------------------------------+--------------------------------------------------+
; Fitter Status                      ; Successful - Thu Nov 26 21:57:20 2020            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; exp4                                             ;
; Top-level Entity Name              ; exp4                                             ;
; Family                             ; Cyclone IV E                                     ;
; Device                             ; EP4CE6E22C8                                      ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 563 / 6,272 ( 9 % )                              ;
;     Total combinational functions  ; 528 / 6,272 ( 8 % )                              ;
;     Dedicated logic registers      ; 196 / 6,272 ( 3 % )                              ;
; Total registers                    ; 196                                              ;
; Total pins                         ; 81 / 92 ( 88 % )                                 ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 2,048 / 276,480 ( < 1 % )                        ;
; Embedded Multiplier 9-bit elements ; 1 / 30 ( 3 % )                                   ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                    ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C8                           ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------+
; I/O Assignment Warnings                     ;
+-------------+-------------------------------+
; Pin Name    ; Reason                        ;
+-------------+-------------------------------+
; T1          ; Incomplete set of assignments ;
; INS[31]     ; Incomplete set of assignments ;
; INS[30]     ; Incomplete set of assignments ;
; INS[29]     ; Incomplete set of assignments ;
; INS[28]     ; Incomplete set of assignments ;
; INS[27]     ; Incomplete set of assignments ;
; INS[26]     ; Incomplete set of assignments ;
; INS[25]     ; Incomplete set of assignments ;
; INS[24]     ; Incomplete set of assignments ;
; INS[23]     ; Incomplete set of assignments ;
; INS[22]     ; Incomplete set of assignments ;
; INS[21]     ; Incomplete set of assignments ;
; INS[20]     ; Incomplete set of assignments ;
; INS[19]     ; Incomplete set of assignments ;
; INS[18]     ; Incomplete set of assignments ;
; INS[17]     ; Incomplete set of assignments ;
; INS[16]     ; Incomplete set of assignments ;
; INS[15]     ; Incomplete set of assignments ;
; INS[14]     ; Incomplete set of assignments ;
; INS[13]     ; Incomplete set of assignments ;
; INS[12]     ; Incomplete set of assignments ;
; INS[11]     ; Incomplete set of assignments ;
; INS[10]     ; Incomplete set of assignments ;
; INS[9]      ; Incomplete set of assignments ;
; INS[8]      ; Incomplete set of assignments ;
; INS[7]      ; Incomplete set of assignments ;
; INS[6]      ; Incomplete set of assignments ;
; INS[5]      ; Incomplete set of assignments ;
; INS[4]      ; Incomplete set of assignments ;
; INS[3]      ; Incomplete set of assignments ;
; INS[2]      ; Incomplete set of assignments ;
; INS[1]      ; Incomplete set of assignments ;
; INS[0]      ; Incomplete set of assignments ;
; W1          ; Incomplete set of assignments ;
; W2          ; Incomplete set of assignments ;
; IR[7]       ; Incomplete set of assignments ;
; IR[6]       ; Incomplete set of assignments ;
; IR[5]       ; Incomplete set of assignments ;
; IR[4]       ; Incomplete set of assignments ;
; IR[3]       ; Incomplete set of assignments ;
; IR[2]       ; Incomplete set of assignments ;
; IR[1]       ; Incomplete set of assignments ;
; IR[0]       ; Incomplete set of assignments ;
; T2          ; Incomplete set of assignments ;
; RAM_ADDR[7] ; Incomplete set of assignments ;
; RAM_ADDR[6] ; Incomplete set of assignments ;
; RAM_ADDR[5] ; Incomplete set of assignments ;
; RAM_ADDR[4] ; Incomplete set of assignments ;
; RAM_ADDR[3] ; Incomplete set of assignments ;
; RAM_ADDR[2] ; Incomplete set of assignments ;
; RAM_ADDR[1] ; Incomplete set of assignments ;
; RAM_ADDR[0] ; Incomplete set of assignments ;
; R0_DATA[7]  ; Incomplete set of assignments ;
; R0_DATA[6]  ; Incomplete set of assignments ;
; R0_DATA[5]  ; Incomplete set of assignments ;
; R0_DATA[4]  ; Incomplete set of assignments ;
; R0_DATA[3]  ; Incomplete set of assignments ;
; R0_DATA[2]  ; Incomplete set of assignments ;
; R0_DATA[1]  ; Incomplete set of assignments ;
; R0_DATA[0]  ; Incomplete set of assignments ;
; T4          ; Incomplete set of assignments ;
; T3          ; Incomplete set of assignments ;
; R1_DATA[7]  ; Incomplete set of assignments ;
; R1_DATA[6]  ; Incomplete set of assignments ;
; R1_DATA[5]  ; Incomplete set of assignments ;
; R1_DATA[4]  ; Incomplete set of assignments ;
; R1_DATA[3]  ; Incomplete set of assignments ;
; R1_DATA[2]  ; Incomplete set of assignments ;
; R1_DATA[1]  ; Incomplete set of assignments ;
; R1_DATA[0]  ; Incomplete set of assignments ;
; S[7]        ; Incomplete set of assignments ;
; S[6]        ; Incomplete set of assignments ;
; S[5]        ; Incomplete set of assignments ;
; S[4]        ; Incomplete set of assignments ;
; S[3]        ; Incomplete set of assignments ;
; S[2]        ; Incomplete set of assignments ;
; S[1]        ; Incomplete set of assignments ;
; S[0]        ; Incomplete set of assignments ;
; ON          ; Incomplete set of assignments ;
; PUL         ; Incomplete set of assignments ;
; CLK         ; Incomplete set of assignments ;
+-------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                 ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                         ; Destination Port ; Destination Port Name ;
+------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|12 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|mac_mult1 ; DATAA            ;                       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|12 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|12~_Duplicate_1                                        ; Q                ;                       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|13 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|mac_mult1 ; DATAA            ;                       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|13 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|13~_Duplicate_1                                        ; Q                ;                       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|14 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|mac_mult1 ; DATAA            ;                       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|14 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|14~_Duplicate_1                                        ; Q                ;                       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|15 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|mac_mult1 ; DATAA            ;                       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|15 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|15~_Duplicate_1                                        ; Q                ;                       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|16 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|mac_mult1 ; DATAA            ;                       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|16 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|16~_Duplicate_1                                        ; Q                ;                       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|17 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|mac_mult1 ; DATAA            ;                       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|17 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|17~_Duplicate_1                                        ; Q                ;                       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|18 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|mac_mult1 ; DATAA            ;                       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|18 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|18~_Duplicate_1                                        ; Q                ;                       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|19 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|mac_mult1 ; DATAA            ;                       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|19 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|19~_Duplicate_1                                        ; Q                ;                       ;
+------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 925 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 925 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 723     ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 192     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/2020/2020FallSeason/design/cpu-course-design/ex4/output_files/exp4.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 563 / 6,272 ( 9 % )       ;
;     -- Combinational with no register       ; 367                       ;
;     -- Register only                        ; 35                        ;
;     -- Combinational with a register        ; 161                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 231                       ;
;     -- 3 input functions                    ; 189                       ;
;     -- <=2 input functions                  ; 108                       ;
;     -- Register only                        ; 35                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 457                       ;
;     -- arithmetic mode                      ; 71                        ;
;                                             ;                           ;
; Total registers*                            ; 196 / 6,684 ( 3 % )       ;
;     -- Dedicated logic registers            ; 196 / 6,272 ( 3 % )       ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 46 / 392 ( 12 % )         ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 81 / 92 ( 88 % )          ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
;                                             ;                           ;
; Global signals                              ; 10                        ;
; M9Ks                                        ; 1 / 30 ( 3 % )            ;
; Total block memory bits                     ; 2,048 / 276,480 ( < 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 276,480 ( 3 % )   ;
; Embedded Multiplier 9-bit elements          ; 1 / 30 ( 3 % )            ;
; PLLs                                        ; 0 / 2 ( 0 % )             ;
; Global clocks                               ; 10 / 10 ( 100 % )         ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%              ;
; Peak interconnect usage (total/H/V)         ; 5% / 5% / 5%              ;
; Maximum fan-out                             ; 115                       ;
; Highest non-global fan-out                  ; 67                        ;
; Total fan-out                               ; 2524                      ;
; Average fan-out                             ; 2.68                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                            ;
+---------------------------------------------+--------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                ; sld_hub:auto_hub   ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                ; Low                ; Low                            ;
;                                             ;                    ;                    ;                                ;
; Total logic elements                        ; 432 / 6272 ( 7 % ) ; 131 / 6272 ( 2 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 316                ; 51                 ; 0                              ;
;     -- Register only                        ; 16                 ; 19                 ; 0                              ;
;     -- Combinational with a register        ; 100                ; 61                 ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                    ;                    ;                                ;
;     -- 4 input functions                    ; 184                ; 47                 ; 0                              ;
;     -- 3 input functions                    ; 162                ; 27                 ; 0                              ;
;     -- <=2 input functions                  ; 70                 ; 38                 ; 0                              ;
;     -- Register only                        ; 16                 ; 19                 ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Logic elements by mode                      ;                    ;                    ;                                ;
;     -- normal mode                          ; 353                ; 104                ; 0                              ;
;     -- arithmetic mode                      ; 63                 ; 8                  ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Total registers                             ; 116                ; 80                 ; 0                              ;
;     -- Dedicated logic registers            ; 116 / 6272 ( 2 % ) ; 80 / 6272 ( 1 % )  ; 0 / 6272 ( 0 % )               ;
;                                             ;                    ;                    ;                                ;
; Total LABs:  partially or completely used   ; 33 / 392 ( 8 % )   ; 14 / 392 ( 4 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                    ;                    ;                                ;
; Virtual pins                                ; 0                  ; 0                  ; 0                              ;
; I/O pins                                    ; 81                 ; 0                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 1 / 30 ( 3 % )     ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 2048               ; 0                  ; 0                              ;
; Total RAM block bits                        ; 9216               ; 0                  ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )    ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 1 / 30 ( 3 % )     ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 10 / 12 ( 83 % )   ; 0 / 12 ( 0 % )     ; 0 / 12 ( 0 % )                 ;
;                                             ;                    ;                    ;                                ;
; Connections                                 ;                    ;                    ;                                ;
;     -- Input Connections                    ; 106                ; 118                ; 0                              ;
;     -- Registered Input Connections         ; 48                 ; 90                 ; 0                              ;
;     -- Output Connections                   ; 157                ; 67                 ; 0                              ;
;     -- Registered Output Connections        ; 5                  ; 66                 ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Internal Connections                        ;                    ;                    ;                                ;
;     -- Total Connections                    ; 2034               ; 688                ; 5                              ;
;     -- Registered Connections               ; 584                ; 465                ; 0                              ;
;                                             ;                    ;                    ;                                ;
; External Connections                        ;                    ;                    ;                                ;
;     -- Top                                  ; 78                 ; 185                ; 0                              ;
;     -- sld_hub:auto_hub                     ; 185                ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                  ; 0                  ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Partition Interface                         ;                    ;                    ;                                ;
;     -- Input Ports                          ; 21                 ; 16                 ; 0                              ;
;     -- Output Ports                         ; 85                 ; 34                 ; 0                              ;
;     -- Bidir Ports                          ; 0                  ; 0                  ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Registered Ports                            ;                    ;                    ;                                ;
;     -- Registered Input Ports               ; 0                  ; 4                  ; 0                              ;
;     -- Registered Output Ports              ; 0                  ; 23                 ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Port Connectivity                           ;                    ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                  ; 1                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                  ; 1                  ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                  ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                  ; 1                  ; 0                              ;
;     -- Output Ports with no Source          ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                  ; 2                  ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                  ; 19                 ; 0                              ;
+---------------------------------------------+--------------------+--------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLK  ; 106   ; 6        ; 34           ; 20           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; ON   ; 99    ; 6        ; 34           ; 17           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; PUL  ; 23    ; 1        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; INS[0]      ; 3     ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[10]     ; 115   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[11]     ; 67    ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[12]     ; 83    ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[13]     ; 114   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[14]     ; 75    ; 5        ; 34           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[15]     ; 85    ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[16]     ; 65    ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[17]     ; 58    ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[18]     ; 76    ; 5        ; 34           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[19]     ; 10    ; 1        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[1]      ; 1     ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[20]     ; 66    ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[21]     ; 77    ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[22]     ; 30    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[23]     ; 54    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[24]     ; 2     ; 1        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[25]     ; 104   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[26]     ; 11    ; 1        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[27]     ; 60    ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[28]     ; 59    ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[29]     ; 72    ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[2]      ; 34    ; 2        ; 0            ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[30]     ; 144   ; 8        ; 1            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[31]     ; 100   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[3]      ; 87    ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[4]      ; 64    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[5]      ; 143   ; 8        ; 1            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[6]      ; 142   ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[7]      ; 128   ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[8]      ; 7     ; 1        ; 0            ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; INS[9]      ; 111   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[0]       ; 138   ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[1]       ; 44    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[2]       ; 42    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[3]       ; 43    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[4]       ; 121   ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[5]       ; 112   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[6]       ; 113   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; IR[7]       ; 119   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0_DATA[0]  ; 31    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0_DATA[1]  ; 39    ; 3        ; 1            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0_DATA[2]  ; 70    ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0_DATA[3]  ; 38    ; 3        ; 1            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0_DATA[4]  ; 52    ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0_DATA[5]  ; 55    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0_DATA[6]  ; 51    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R0_DATA[7]  ; 50    ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1_DATA[0]  ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1_DATA[1]  ; 136   ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1_DATA[2]  ; 103   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1_DATA[3]  ; 124   ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1_DATA[4]  ; 135   ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1_DATA[5]  ; 129   ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1_DATA[6]  ; 53    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R1_DATA[7]  ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_ADDR[0] ; 46    ; 3        ; 7            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_ADDR[1] ; 133   ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_ADDR[2] ; 141   ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_ADDR[3] ; 32    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_ADDR[4] ; 132   ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_ADDR[5] ; 33    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_ADDR[6] ; 137   ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RAM_ADDR[7] ; 49    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; S[0]        ; 74    ; 5        ; 34           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; S[1]        ; 105   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; S[2]        ; 80    ; 5        ; 34           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; S[3]        ; 69    ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; S[4]        ; 84    ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; S[5]        ; 73    ; 5        ; 34           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; S[6]        ; 98    ; 6        ; 34           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; S[7]        ; 68    ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; T1          ; 28    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; T2          ; 71    ; 4        ; 32           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; T3          ; 86    ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; T4          ; 110   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; W1          ; 120   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; W2          ; 127   ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; 16       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; 18       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; 20       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; T3                      ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; INS[3]                  ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; S[6]                    ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; ON                      ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; R1_DATA[2]              ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; RAM_ADDR[4]             ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; RAM_ADDR[1]             ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO        ; RAM_ADDR[6]             ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO        ; IR[0]                   ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 11 / 11 ( 100 % ) ; 2.5V          ; --           ;
; 2        ; 6 / 8 ( 75 % )    ; 2.5V          ; --           ;
; 3        ; 11 / 11 ( 100 % ) ; 2.5V          ; --           ;
; 4        ; 14 / 14 ( 100 % ) ; 2.5V          ; --           ;
; 5        ; 11 / 13 ( 85 % )  ; 2.5V          ; --           ;
; 6        ; 8 / 10 ( 80 % )   ; 2.5V          ; --           ;
; 7        ; 13 / 13 ( 100 % ) ; 2.5V          ; --           ;
; 8        ; 12 / 12 ( 100 % ) ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; INS[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 2        ; 1          ; 1        ; INS[24]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 3        ; 2          ; 1        ; INS[0]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; INS[8]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; INS[19]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 11       ; 14         ; 1        ; INS[26]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; PUL                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; T1                                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; INS[22]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 31       ; 36         ; 2        ; R0_DATA[0]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 32       ; 39         ; 2        ; RAM_ADDR[3]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 33       ; 40         ; 2        ; RAM_ADDR[5]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 34       ; 41         ; 2        ; INS[2]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; R0_DATA[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 39       ; 46         ; 3        ; R0_DATA[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; IR[2]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 43       ; 53         ; 3        ; IR[3]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 44       ; 54         ; 3        ; IR[1]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RAM_ADDR[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RAM_ADDR[7]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 50       ; 69         ; 3        ; R0_DATA[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 51       ; 70         ; 3        ; R0_DATA[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 52       ; 72         ; 3        ; R0_DATA[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 53       ; 73         ; 3        ; R1_DATA[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 54       ; 74         ; 4        ; INS[23]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 55       ; 75         ; 4        ; R0_DATA[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; INS[17]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 59       ; 83         ; 4        ; INS[28]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 60       ; 84         ; 4        ; INS[27]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; INS[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 65       ; 90         ; 4        ; INS[16]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 66       ; 93         ; 4        ; INS[20]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 67       ; 94         ; 4        ; INS[11]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 68       ; 96         ; 4        ; S[7]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 69       ; 97         ; 4        ; S[3]                                                      ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 70       ; 98         ; 4        ; R0_DATA[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 71       ; 99         ; 4        ; T2                                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 72       ; 100        ; 4        ; INS[29]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 73       ; 102        ; 5        ; S[5]                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 74       ; 103        ; 5        ; S[0]                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 75       ; 104        ; 5        ; INS[14]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 76       ; 106        ; 5        ; INS[18]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 77       ; 107        ; 5        ; INS[21]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; S[2]                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; INS[12]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 84       ; 118        ; 5        ; S[4]                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 85       ; 119        ; 5        ; INS[15]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 86       ; 120        ; 5        ; T3                                                        ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 87       ; 121        ; 5        ; INS[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; S[6]                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 99       ; 137        ; 6        ; ON                                                        ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 100      ; 138        ; 6        ; INS[31]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; R1_DATA[2]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 104      ; 141        ; 6        ; INS[25]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 105      ; 142        ; 6        ; S[1]                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 106      ; 146        ; 6        ; CLK                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; T4                                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 111      ; 154        ; 7        ; INS[9]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 112      ; 155        ; 7        ; IR[5]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 113      ; 156        ; 7        ; IR[6]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 114      ; 157        ; 7        ; INS[13]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 115      ; 158        ; 7        ; INS[10]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; IR[7]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 120      ; 164        ; 7        ; W1                                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 121      ; 165        ; 7        ; IR[4]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; R1_DATA[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 125      ; 174        ; 7        ; R1_DATA[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 126      ; 175        ; 7        ; R1_DATA[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 127      ; 176        ; 7        ; W2                                                        ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 128      ; 177        ; 8        ; INS[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 129      ; 178        ; 8        ; R1_DATA[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RAM_ADDR[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 133      ; 182        ; 8        ; RAM_ADDR[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; R1_DATA[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 136      ; 187        ; 8        ; R1_DATA[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 137      ; 190        ; 8        ; RAM_ADDR[6]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 138      ; 191        ; 8        ; IR[0]                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RAM_ADDR[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 142      ; 201        ; 8        ; INS[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 143      ; 202        ; 8        ; INS[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 144      ; 203        ; 8        ; INS[30]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                              ; Library Name ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |exp4                                                               ; 563 (10)    ; 196 (0)                   ; 0 (0)         ; 2048        ; 1    ; 1            ; 1       ; 0         ; 81   ; 0            ; 367 (10)     ; 35 (0)            ; 161 (3)          ; |exp4                                                                                                                                                            ; work         ;
;    |ALU:exp4_ALU_1|                                                 ; 229 (0)     ; 32 (0)                    ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 197 (0)      ; 0 (0)             ; 32 (0)           ; |exp4|ALU:exp4_ALU_1                                                                                                                                             ; work         ;
;       |adder:ALU_adder_1|                                           ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |exp4|ALU:exp4_ALU_1|adder:ALU_adder_1                                                                                                                           ; work         ;
;          |74181:adder_74181_1|                                      ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 0 (0)            ; |exp4|ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_1                                                                                                       ; work         ;
;          |74181:adder_74181_2|                                      ; 22 (22)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 0 (0)            ; |exp4|ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_2                                                                                                       ; work         ;
;          |74182:adder_74182_1|                                      ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |exp4|ALU:exp4_ALU_1|adder:ALU_adder_1|74182:adder_74182_1                                                                                                       ; work         ;
;       |decoder24:ALU_decoder24_1|                                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |exp4|ALU:exp4_ALU_1|decoder24:ALU_decoder24_1                                                                                                                   ; work         ;
;       |divider:ALU_divider_1|                                       ; 135 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 135 (0)      ; 0 (0)             ; 0 (0)            ; |exp4|ALU:exp4_ALU_1|divider:ALU_divider_1                                                                                                                       ; work         ;
;          |lpm_divide:LPM_DIVIDE_component|                          ; 135 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 135 (0)      ; 0 (0)             ; 0 (0)            ; |exp4|ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component                                                                                       ; work         ;
;             |lpm_divide_0ip:auto_generated|                         ; 135 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 135 (0)      ; 0 (0)             ; 0 (0)            ; |exp4|ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated                                                         ; work         ;
;                |sign_div_unsign_96h:divider|                        ; 135 (50)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 135 (50)     ; 0 (0)             ; 0 (0)            ; |exp4|ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider                             ; work         ;
;                   |alt_u_div_i4f:divider|                           ; 85 (85)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 85 (85)      ; 0 (0)             ; 0 (0)            ; |exp4|ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider       ; work         ;
;       |multiplier:ALU_multiplier_1|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |exp4|ALU:exp4_ALU_1|multiplier:ALU_multiplier_1                                                                                                                 ; work         ;
;          |lpm_mult:lpm_mult_component|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |exp4|ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component                                                                                     ; work         ;
;             |mult_p5n:auto_generated|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |exp4|ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated                                                             ; work         ;
;       |mux21:ALU_mux21_1|                                           ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 8 (8)            ; |exp4|ALU:exp4_ALU_1|mux21:ALU_mux21_1                                                                                                                           ; work         ;
;       |mux31:ALU_mux31_1|                                           ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |exp4|ALU:exp4_ALU_1|mux31:ALU_mux31_1                                                                                                                           ; work         ;
;       |reg8:ALU_reg8_1|                                             ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |exp4|ALU:exp4_ALU_1|reg8:ALU_reg8_1                                                                                                                             ; work         ;
;          |74273:reg8_74273_1|                                       ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |exp4|ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1                                                                                                          ; work         ;
;       |reg8:ALU_reg8_2|                                             ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |exp4|ALU:exp4_ALU_1|reg8:ALU_reg8_2                                                                                                                             ; work         ;
;          |74273:reg8_74273_1|                                       ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |exp4|ALU:exp4_ALU_1|reg8:ALU_reg8_2|74273:reg8_74273_1                                                                                                          ; work         ;
;       |reg8:ALU_reg8_3|                                             ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |exp4|ALU:exp4_ALU_1|reg8:ALU_reg8_3                                                                                                                             ; work         ;
;          |74273:reg8_74273_1|                                       ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |exp4|ALU:exp4_ALU_1|reg8:ALU_reg8_3|74273:reg8_74273_1                                                                                                          ; work         ;
;       |reg8:ALU_reg8_4|                                             ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |exp4|ALU:exp4_ALU_1|reg8:ALU_reg8_4                                                                                                                             ; work         ;
;          |74273:reg8_74273_1|                                       ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |exp4|ALU:exp4_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1                                                                                                          ; work         ;
;    |PC:exp4_PC_1|                                                   ; 14 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 8 (0)            ; |exp4|PC:exp4_PC_1                                                                                                                                               ; work         ;
;       |74161:PC_74161_1|                                            ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; |exp4|PC:exp4_PC_1|74161:PC_74161_1                                                                                                                              ; work         ;
;          |f74161:sub|                                               ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |exp4|PC:exp4_PC_1|74161:PC_74161_1|f74161:sub                                                                                                                   ; work         ;
;       |74161:PC_74161_2|                                            ; 8 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 4 (0)            ; |exp4|PC:exp4_PC_1|74161:PC_74161_2                                                                                                                              ; work         ;
;          |f74161:sub|                                               ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |exp4|PC:exp4_PC_1|74161:PC_74161_2|f74161:sub                                                                                                                   ; work         ;
;    |RAM:exp4_RAM_1|                                                 ; 61 (0)      ; 34 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 4 (0)             ; 30 (0)           ; |exp4|RAM:exp4_RAM_1                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|                             ; 61 (0)      ; 34 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 4 (0)             ; 30 (0)           ; |exp4|RAM:exp4_RAM_1|altsyncram:altsyncram_component                                                                                                             ; work         ;
;          |altsyncram_efj1:auto_generated|                           ; 61 (0)      ; 34 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 4 (0)             ; 30 (0)           ; |exp4|RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated                                                                              ; work         ;
;             |altsyncram_bra2:altsyncram1|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |exp4|RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1                                                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 61 (38)     ; 34 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (13)      ; 4 (4)             ; 30 (21)          ; |exp4|RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 23 (23)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; |exp4|RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |beatCounter:exp4_beatCounter_1|                                 ; 12 (4)      ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 4 (4)            ; |exp4|beatCounter:exp4_beatCounter_1                                                                                                                             ; work         ;
;       |decoder38:beatCounter_decoder38|                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |exp4|beatCounter:exp4_beatCounter_1|decoder38:beatCounter_decoder38                                                                                             ; work         ;
;    |beatGen:exp4_beatGen_1|                                         ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |exp4|beatGen:exp4_beatGen_1                                                                                                                                     ; work         ;
;    |mux21:exp4_mux21_1|                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |exp4|mux21:exp4_mux21_1                                                                                                                                         ; work         ;
;    |mux21:exp4_mux21_2|                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |exp4|mux21:exp4_mux21_2                                                                                                                                         ; work         ;
;    |mux21:exp4_mux21_3|                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |exp4|mux21:exp4_mux21_3                                                                                                                                         ; work         ;
;    |mux21:exp4_mux21_4|                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |exp4|mux21:exp4_mux21_4                                                                                                                                         ; work         ;
;    |mux21:exp4_mux21_5|                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |exp4|mux21:exp4_mux21_5                                                                                                                                         ; work         ;
;    |reg8:exp4_reg8_IRREG|                                           ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (0)             ; 4 (0)            ; |exp4|reg8:exp4_reg8_IRREG                                                                                                                                       ; work         ;
;       |74273:reg8_74273_1|                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 4 (4)            ; |exp4|reg8:exp4_reg8_IRREG|74273:reg8_74273_1                                                                                                                    ; work         ;
;    |reg8:exp4_reg8_MAR|                                             ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |exp4|reg8:exp4_reg8_MAR                                                                                                                                         ; work         ;
;       |74273:reg8_74273_1|                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |exp4|reg8:exp4_reg8_MAR|74273:reg8_74273_1                                                                                                                      ; work         ;
;    |reg8:exp4_reg8_R0|                                              ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |exp4|reg8:exp4_reg8_R0                                                                                                                                          ; work         ;
;       |74273:reg8_74273_1|                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |exp4|reg8:exp4_reg8_R0|74273:reg8_74273_1                                                                                                                       ; work         ;
;    |reg8:exp4_reg8_R1|                                              ; 8 (0)       ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 0 (0)            ; |exp4|reg8:exp4_reg8_R1                                                                                                                                          ; work         ;
;       |74273:reg8_74273_1|                                          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |exp4|reg8:exp4_reg8_R1|74273:reg8_74273_1                                                                                                                       ; work         ;
;    |signal:exp4_signal_1|                                           ; 63 (49)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (49)      ; 0 (0)             ; 4 (0)            ; |exp4|signal:exp4_signal_1                                                                                                                                       ; work         ;
;       |decoder416:signal_decoder24_1|                               ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 4 (4)            ; |exp4|signal:exp4_signal_1|decoder416:signal_decoder24_1                                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                               ; 131 (1)     ; 80 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (1)       ; 19 (0)            ; 61 (0)           ; |exp4|sld_hub:auto_hub                                                                                                                                           ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                ; 130 (90)    ; 80 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (38)      ; 19 (19)           ; 61 (36)          ; |exp4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                              ; work         ;
;          |sld_rom_sr:hub_info_reg|                                  ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; |exp4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                      ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |exp4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                    ; work         ;
;    |starter:exp4_starter_1|                                         ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |exp4|starter:exp4_starter_1                                                                                                                                     ; work         ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; T1          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[31]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[30]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[29]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[28]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[27]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[26]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[25]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[24]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[23]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[22]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[21]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[20]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[19]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[18]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[17]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[16]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[15]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[14]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[13]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[12]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[11]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[10]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[9]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[8]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; INS[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; W1          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; W2          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IR[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; T2          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_ADDR[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_ADDR[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_ADDR[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_ADDR[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_ADDR[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_ADDR[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_ADDR[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RAM_ADDR[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0_DATA[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0_DATA[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0_DATA[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0_DATA[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0_DATA[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0_DATA[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0_DATA[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0_DATA[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; T4          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; T3          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1_DATA[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1_DATA[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1_DATA[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1_DATA[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1_DATA[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1_DATA[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1_DATA[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1_DATA[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S[7]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S[6]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S[5]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S[4]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; S[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ON          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; PUL         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; CLK         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                            ;
+---------------------------------------------+-------------------+---------+
; Source Pin / Fanout                         ; Pad To Core Index ; Setting ;
+---------------------------------------------+-------------------+---------+
; ON                                          ;                   ;         ;
;      - starter:exp4_starter_1|starter_DFF_1 ; 0                 ; 6       ;
;      - starter:exp4_starter_1|inst5         ; 0                 ; 6       ;
;      - exp4_AND3_1                          ; 0                 ; 6       ;
; PUL                                         ;                   ;         ;
; CLK                                         ;                   ;         ;
;      - exp4_AND3_1                          ; 1                 ; 6       ;
+---------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                          ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; ON                                                                                                                                                                            ; PIN_99             ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                        ; LCCOMB_X13_Y8_N30  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                           ; LCCOMB_X13_Y10_N16 ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                           ; LCCOMB_X13_Y8_N2   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                           ; LCCOMB_X13_Y8_N16  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~10                                                ; LCCOMB_X13_Y7_N24  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]~1                                                 ; LCCOMB_X14_Y7_N4   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4       ; LCCOMB_X13_Y8_N10  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12 ; LCCOMB_X13_Y8_N6   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 ; LCCOMB_X12_Y8_N22  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                  ; JTAG_X1_Y12_N0     ; 115     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                  ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; beatCounter:exp4_beatCounter_1|beatCounter_DFF_1                                                                                                                              ; FF_X26_Y9_N5       ; 12      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; beatCounter:exp4_beatCounter_1|beatCounter_DFF_2                                                                                                                              ; FF_X25_Y9_N1       ; 12      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; beatCounter:exp4_beatCounter_1|decoder38:beatCounter_decoder38|decoder38_AND3_2                                                                                               ; LCCOMB_X25_Y9_N6   ; 14      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; beatGen:exp4_beatGen_1|beatGen_DFF_1                                                                                                                                          ; FF_X24_Y9_N27      ; 1       ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; beatGen:exp4_beatGen_1|beatGen_OR_1                                                                                                                                           ; LCCOMB_X24_Y9_N28  ; 5       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; exp4_AND2_2                                                                                                                                                                   ; LCCOMB_X22_Y9_N30  ; 9       ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; exp4_AND2_3                                                                                                                                                                   ; LCCOMB_X26_Y9_N20  ; 8       ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; exp4_AND2_4                                                                                                                                                                   ; LCCOMB_X24_Y9_N22  ; 16      ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; exp4_AND2_5                                                                                                                                                                   ; LCCOMB_X24_Y9_N12  ; 8       ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; exp4_AND2_6                                                                                                                                                                   ; LCCOMB_X24_Y9_N0   ; 8       ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; exp4_AND2_7                                                                                                                                                                   ; LCCOMB_X24_Y9_N2   ; 8       ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; exp4_AND2_8                                                                                                                                                                   ; LCCOMB_X24_Y9_N18  ; 8       ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; exp4_AND2_9                                                                                                                                                                   ; LCCOMB_X24_Y9_N4   ; 8       ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; exp4_AND3_1                                                                                                                                                                   ; LCCOMB_X26_Y9_N2   ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; signal:exp4_signal_1|signal_AND2_150~0                                                                                                                                        ; LCCOMB_X17_Y7_N0   ; 3       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; signal:exp4_signal_1|signal_AND3_5                                                                                                                                            ; LCCOMB_X19_Y8_N20  ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; signal:exp4_signal_1|signal_OR2_8~0                                                                                                                                           ; LCCOMB_X26_Y9_N22  ; 2       ; Read enable                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                         ; FF_X11_Y10_N11     ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                              ; LCCOMB_X12_Y9_N28  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                ; LCCOMB_X12_Y9_N6   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                              ; LCCOMB_X12_Y9_N30  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                 ; LCCOMB_X13_Y9_N14  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                ; LCCOMB_X13_Y9_N8   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                   ; FF_X13_Y10_N27     ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                 ; LCCOMB_X13_Y10_N4  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                   ; FF_X13_Y10_N9      ; 14      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                                   ; LCCOMB_X12_Y10_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7                                                                                             ; LCCOMB_X11_Y9_N10  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8                                                                                             ; LCCOMB_X12_Y9_N2   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~15                                                                           ; LCCOMB_X14_Y9_N26  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                      ; LCCOMB_X14_Y9_N4   ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                      ; LCCOMB_X14_Y9_N22  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                              ; FF_X12_Y9_N23      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                             ; FF_X11_Y10_N15     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; FF_X12_Y9_N17      ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                              ; FF_X11_Y10_N3      ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                       ; LCCOMB_X11_Y10_N8  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                             ; FF_X11_Y8_N9       ; 18      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; starter:exp4_starter_1|inst5                                                                                                                                                  ; LCCOMB_X26_Y9_N8   ; 5       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                     ;
+--------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                 ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP         ; JTAG_X1_Y12_N0    ; 115     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; beatGen:exp4_beatGen_1|beatGen_DFF_1 ; FF_X24_Y9_N27     ; 1       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; exp4_AND2_2                          ; LCCOMB_X22_Y9_N30 ; 9       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; exp4_AND2_3                          ; LCCOMB_X26_Y9_N20 ; 8       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; exp4_AND2_4                          ; LCCOMB_X24_Y9_N22 ; 16      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; exp4_AND2_5                          ; LCCOMB_X24_Y9_N12 ; 8       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; exp4_AND2_6                          ; LCCOMB_X24_Y9_N0  ; 8       ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; exp4_AND2_7                          ; LCCOMB_X24_Y9_N2  ; 8       ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; exp4_AND2_8                          ; LCCOMB_X24_Y9_N18 ; 8       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; exp4_AND2_9                          ; LCCOMB_X24_Y9_N4  ; 8       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+--------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                            ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; beatCounter:exp4_beatCounter_1|beatCounter_DFF_4                                                                                                                                ; 67      ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|12~_Duplicate_1                                                                                                               ; 32      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                ; 30      ;
; beatCounter:exp4_beatCounter_1|decoder38:beatCounter_decoder38|decoder38_AND3_1~1                                                                                               ; 26      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                    ; 23      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                ; 21      ;
; reg8:exp4_reg8_IRREG|74273:reg8_74273_1|15                                                                                                                                      ; 19      ;
; reg8:exp4_reg8_IRREG|74273:reg8_74273_1|14                                                                                                                                      ; 19      ;
; reg8:exp4_reg8_IRREG|74273:reg8_74273_1|13                                                                                                                                      ; 19      ;
; reg8:exp4_reg8_IRREG|74273:reg8_74273_1|12                                                                                                                                      ; 19      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                               ; 18      ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_2|74273:reg8_74273_1|12                                                                                                                            ; 18      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                           ; 17      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                ; 15      ;
; signal:exp4_signal_1|signal_AND3_5                                                                                                                                              ; 15      ;
; signal:exp4_signal_1|signal_AND2_138                                                                                                                                            ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                     ; 14      ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_2|74273:reg8_74273_1|19                                                                                                                            ; 14      ;
; beatCounter:exp4_beatCounter_1|decoder38:beatCounter_decoder38|decoder38_AND3_2                                                                                                 ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                       ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                               ; 12      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                    ; 12      ;
; beatCounter:exp4_beatCounter_1|beatCounter_DFF_2                                                                                                                                ; 12      ;
; beatCounter:exp4_beatCounter_1|beatCounter_DFF_1                                                                                                                                ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                     ; 11      ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_2~14                                          ; 11      ;
; beatCounter:exp4_beatCounter_1|beatCounter_DFF_3                                                                                                                                ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                 ; 10      ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_2~17                                          ; 10      ;
; signal:exp4_signal_1|signal_OR2_7~0                                                                                                                                             ; 10      ;
; signal:exp4_signal_1|signal_AND2_168~2                                                                                                                                          ; 10      ;
; signal:exp4_signal_1|signal_OR2_5~15                                                                                                                                            ; 10      ;
; beatCounter:exp4_beatCounter_1|decoder38:beatCounter_decoder38|decoder38_AND3_1~0                                                                                               ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                 ; 9       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                             ; 9       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                             ; 9       ;
; signal:exp4_signal_1|signal_AND3_1                                                                                                                                              ; 9       ;
; signal:exp4_signal_1|signal_AND3_2                                                                                                                                              ; 9       ;
; signal:exp4_signal_1|signal_OR2_2~0                                                                                                                                             ; 9       ;
; signal:exp4_signal_1|signal_AND2_15~2                                                                                                                                           ; 9       ;
; signal:exp4_signal_1|signal_OR12_7                                                                                                                                              ; 9       ;
; signal:exp4_signal_1|signal_OR12_9                                                                                                                                              ; 9       ;
; signal:exp4_signal_1|signal_OR12_9~11                                                                                                                                           ; 9       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_7_result_int[8]~16 ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                              ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                       ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                 ; 8       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~10                                                  ; 8       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|selnose[27]~6              ; 8       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_2~20                                          ; 8       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_2~18                                          ; 8       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|selnose[36]~2              ; 8       ;
; signal:exp4_signal_1|signal_OR12_8                                                                                                                                              ; 8       ;
; signal:exp4_signal_1|signal_OR12_6                                                                                                                                              ; 8       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]~1                                                   ; 8       ;
; exp4_or2_1                                                                                                                                                                      ; 8       ;
; signal:exp4_signal_1|signal_AND2_89                                                                                                                                             ; 8       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_6_result_int[7]~14 ; 8       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_5_result_int[6]~12 ; 8       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]      ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                               ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                       ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                       ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                  ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                 ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                 ; 7       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_3~15                                          ; 7       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_3~14                                          ; 7       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|selnose[45]~7              ; 7       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_2~19                                          ; 7       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_2~16                                          ; 7       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_2~15                                          ; 7       ;
; beatGen:exp4_beatGen_1|beatGen_DFF_4                                                                                                                                            ; 7       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_4_result_int[5]~10 ; 7       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]      ; 7       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]      ; 7       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]      ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                           ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                           ; 6       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_2|74273:reg8_74273_1|13                                                                                                                            ; 6       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_2|74273:reg8_74273_1|17                                                                                                                            ; 6       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal         ; 6       ;
; beatGen:exp4_beatGen_1|beatGen_DFF_3                                                                                                                                            ; 6       ;
; PC:exp4_PC_1|74161:PC_74161_1|f74161:sub|9                                                                                                                                      ; 6       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_3_result_int[4]~8  ; 6       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]      ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~8                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~7                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                       ; 5       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19   ; 5       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12   ; 5       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|13~_Duplicate_1                                                                                                               ; 5       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_2|74273:reg8_74273_1|14                                                                                                                            ; 5       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_2|74273:reg8_74273_1|15                                                                                                                            ; 5       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|19~_Duplicate_1                                                                                                               ; 5       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_2|74273:reg8_74273_1|18                                                                                                                            ; 5       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_2|74273:reg8_74273_1|16                                                                                                                            ; 5       ;
; beatGen:exp4_beatGen_1|beatGen_OR_1                                                                                                                                             ; 5       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                          ; 5       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                          ; 5       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                          ; 5       ;
; starter:exp4_starter_1|inst5                                                                                                                                                    ; 5       ;
; PC:exp4_PC_1|74161:PC_74161_1|f74161:sub|87                                                                                                                                     ; 5       ;
; signal:exp4_signal_1|signal_OR12_9~9                                                                                                                                            ; 5       ;
; signal:exp4_signal_1|decoder416:signal_decoder24_1|decoder416_AND4_9~7                                                                                                          ; 5       ;
; signal:exp4_signal_1|decoder416:signal_decoder24_1|decoder416_AND4_9~3                                                                                                          ; 5       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_2~12                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~15                                                                             ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~5                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                           ; 4       ;
; ALU:exp4_ALU_1|decoder24:ALU_decoder24_1|decoder24_and2_2                                                                                                                       ; 4       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|14~_Duplicate_1                                                                                                               ; 4       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|18~_Duplicate_1                                                                                                               ; 4       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|17~_Duplicate_1                                                                                                               ; 4       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|16~_Duplicate_1                                                                                                               ; 4       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_1|74273:reg8_74273_1|15~_Duplicate_1                                                                                                               ; 4       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                             ; 4       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4         ; 4       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                             ; 4       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                             ; 4       ;
; reg8:exp4_reg8_R0|74273:reg8_74273_1|19                                                                                                                                         ; 4       ;
; reg8:exp4_reg8_R0|74273:reg8_74273_1|18                                                                                                                                         ; 4       ;
; reg8:exp4_reg8_R0|74273:reg8_74273_1|17                                                                                                                                         ; 4       ;
; reg8:exp4_reg8_R0|74273:reg8_74273_1|16                                                                                                                                         ; 4       ;
; reg8:exp4_reg8_R0|74273:reg8_74273_1|15                                                                                                                                         ; 4       ;
; reg8:exp4_reg8_R0|74273:reg8_74273_1|14                                                                                                                                         ; 4       ;
; reg8:exp4_reg8_R0|74273:reg8_74273_1|13                                                                                                                                         ; 4       ;
; reg8:exp4_reg8_R0|74273:reg8_74273_1|12                                                                                                                                         ; 4       ;
; PC:exp4_PC_1|74161:PC_74161_1|f74161:sub|99                                                                                                                                     ; 4       ;
; PC:exp4_PC_1|74161:PC_74161_2|f74161:sub|9                                                                                                                                      ; 4       ;
; PC:exp4_PC_1|74161:PC_74161_2|f74161:sub|87                                                                                                                                     ; 4       ;
; beatGen:exp4_beatGen_1|beatGen_DFF_2                                                                                                                                            ; 4       ;
; signal:exp4_signal_1|decoder416:signal_decoder24_1|decoder416_AND4_9~10                                                                                                         ; 4       ;
; signal:exp4_signal_1|decoder416:signal_decoder24_1|decoder416_AND4_9~8                                                                                                          ; 4       ;
; signal:exp4_signal_1|decoder416:signal_decoder24_1|decoder416_AND4_9~5                                                                                                          ; 4       ;
; signal:exp4_signal_1|decoder416:signal_decoder24_1|decoder416_AND4_9~4                                                                                                          ; 4       ;
; signal:exp4_signal_1|decoder416:signal_decoder24_1|decoder416_AND4_9~2                                                                                                          ; 4       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_2_result_int[3]~6  ; 4       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                     ; 4       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                     ; 4       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                     ; 4       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|19                                                                                                                            ; 4       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|18                                                                                                                            ; 4       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|17                                                                                                                            ; 4       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|16                                                                                                                            ; 4       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|15                                                                                                                            ; 4       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|14                                                                                                                            ; 4       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|13                                                                                                                            ; 4       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|12                                                                                                                            ; 4       ;
; ON~input                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                              ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                               ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                ; 3       ;
; signal:exp4_signal_1|decoder416:signal_decoder24_1|decoder416_AND4_9~12                                                                                                         ; 3       ;
; signal:exp4_signal_1|signal_OR3_2~3                                                                                                                                             ; 3       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|selnose[18]~3              ; 3       ;
; exp4_AND3_1                                                                                                                                                                     ; 3       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~0                                                     ; 3       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1            ; 3       ;
; PC:exp4_PC_1|74161:PC_74161_2|f74161:sub|89~0                                                                                                                                   ; 3       ;
; PC:exp4_PC_1|74161:PC_74161_1|f74161:sub|110                                                                                                                                    ; 3       ;
; PC:exp4_PC_1|74161:PC_74161_2|f74161:sub|99                                                                                                                                     ; 3       ;
; signal:exp4_signal_1|signal_AND3_4                                                                                                                                              ; 3       ;
; signal:exp4_signal_1|decoder416:signal_decoder24_1|decoder416_AND4_9~9                                                                                                          ; 3       ;
; signal:exp4_signal_1|signal_AND2_22~0                                                                                                                                           ; 3       ;
; signal:exp4_signal_1|signal_AND2_168~0                                                                                                                                          ; 3       ;
; signal:exp4_signal_1|signal_AND2_150~0                                                                                                                                          ; 3       ;
; signal:exp4_signal_1|signal_AND3_9                                                                                                                                              ; 3       ;
; signal:exp4_signal_1|decoder416:signal_decoder24_1|decoder416_AND4_9~0                                                                                                          ; 3       ;
; beatGen:exp4_beatGen_1|beatGen_DFF_1                                                                                                                                            ; 3       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                     ; 3       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                     ; 3       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                     ; 3       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                     ; 3       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                ; 2       ;
; signal:exp4_signal_1|signal_OR12_9~13                                                                                                                                           ; 2       ;
; signal:exp4_signal_1|signal_OR2_5~16                                                                                                                                            ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|pre_quot[1]~3                                    ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[56]~35            ; 2       ;
; mux21:exp4_mux21_3|mux21_OR2_1[6]~7                                                                                                                                             ; 2       ;
; mux21:exp4_mux21_3|mux21_OR2_1[5]~6                                                                                                                                             ; 2       ;
; mux21:exp4_mux21_3|mux21_OR2_1[0]~5                                                                                                                                             ; 2       ;
; mux21:exp4_mux21_3|mux21_OR2_1[1]~4                                                                                                                                             ; 2       ;
; mux21:exp4_mux21_3|mux21_OR2_1[2]~3                                                                                                                                             ; 2       ;
; mux21:exp4_mux21_3|mux21_OR2_1[3]~2                                                                                                                                             ; 2       ;
; mux21:exp4_mux21_3|mux21_OR2_1[4]~1                                                                                                                                             ; 2       ;
; mux21:exp4_mux21_3|mux21_OR2_1[7]~0                                                                                                                                             ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|pre_quot[0]~2                                    ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|selnose[18]                ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|selnose[9]                 ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|selnose[0]                 ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[57]~34            ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[58]~33            ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[59]~32            ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[60]~31            ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[61]~30            ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[62]~29            ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[63]~28            ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[48]~27            ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[49]~26            ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[50]~25            ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[51]~24            ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[52]~23            ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[53]~22            ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[54]~21            ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|norm_num[1]~4                                    ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[40]~20            ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[41]~19            ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[42]~18            ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[43]~17            ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[44]~16            ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[45]~15            ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|norm_num[2]~3                                    ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[32]~14            ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[33]~13            ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[34]~12            ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[35]~11            ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[36]~10            ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|norm_num[3]~2                                    ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[24]~9             ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[25]~8             ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[26]~7             ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[27]~6             ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|norm_num[4]~1                                    ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[16]~5             ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[17]~4             ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[18]~3             ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|norm_num[5]~0                                    ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|StageOut[8]~2              ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|selnose[9]~5               ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|selnose[9]~4               ; 2       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|45~0                                                                                                                       ; 2       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|74~2                                                                                                                       ; 2       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|74~0                                                                                                                       ; 2       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|47~1                                                                                                                       ; 2       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|44~0                                                                                                                       ; 2       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|79~0                                                                                                                       ; 2       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|43~0                                                                                                                       ; 2       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|46~1                                                                                                                       ; 2       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74182:adder_74182_1|31~6                                                                                                                       ; 2       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74182:adder_74182_1|31~5                                                                                                                       ; 2       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74182:adder_74182_1|31~3                                                                                                                       ; 2       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74182:adder_74182_1|31~2                                                                                                                       ; 2       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74182:adder_74182_1|31~0                                                                                                                       ; 2       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|79~0                                                                                                                       ; 2       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|46~1                                                                                                                       ; 2       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|43~0                                                                                                                       ; 2       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|44~0                                                                                                                       ; 2       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|47~1                                                                                                                       ; 2       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|45~0                                                                                                                       ; 2       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|51~0                                                                                                                       ; 2       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                     ; 2       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                     ; 2       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                     ; 2       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                     ; 2       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                     ; 2       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                     ; 2       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                     ; 2       ;
; PC:exp4_PC_1|74161:PC_74161_2|f74161:sub|89~1                                                                                                                                   ; 2       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                          ; 2       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                     ; 2       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                           ; 2       ;
; reg8:exp4_reg8_R1|74273:reg8_74273_1|19                                                                                                                                         ; 2       ;
; reg8:exp4_reg8_R1|74273:reg8_74273_1|18                                                                                                                                         ; 2       ;
; reg8:exp4_reg8_R1|74273:reg8_74273_1|17                                                                                                                                         ; 2       ;
; reg8:exp4_reg8_R1|74273:reg8_74273_1|16                                                                                                                                         ; 2       ;
; reg8:exp4_reg8_R1|74273:reg8_74273_1|15                                                                                                                                         ; 2       ;
; reg8:exp4_reg8_R1|74273:reg8_74273_1|14                                                                                                                                         ; 2       ;
; reg8:exp4_reg8_R1|74273:reg8_74273_1|13                                                                                                                                         ; 2       ;
; reg8:exp4_reg8_R1|74273:reg8_74273_1|12                                                                                                                                         ; 2       ;
; mux21:exp4_mux21_1|mux21_OR2_1[0]                                                                                                                                               ; 2       ;
; reg8:exp4_reg8_MAR|74273:reg8_74273_1|19                                                                                                                                        ; 2       ;
; mux21:exp4_mux21_1|mux21_OR2_1[1]                                                                                                                                               ; 2       ;
; reg8:exp4_reg8_MAR|74273:reg8_74273_1|18                                                                                                                                        ; 2       ;
; mux21:exp4_mux21_1|mux21_OR2_1[2]                                                                                                                                               ; 2       ;
; reg8:exp4_reg8_MAR|74273:reg8_74273_1|17                                                                                                                                        ; 2       ;
; mux21:exp4_mux21_1|mux21_OR2_1[3]                                                                                                                                               ; 2       ;
; reg8:exp4_reg8_MAR|74273:reg8_74273_1|16                                                                                                                                        ; 2       ;
; mux21:exp4_mux21_1|mux21_OR2_1[4]                                                                                                                                               ; 2       ;
; reg8:exp4_reg8_MAR|74273:reg8_74273_1|15                                                                                                                                        ; 2       ;
; mux21:exp4_mux21_1|mux21_OR2_1[5]                                                                                                                                               ; 2       ;
; reg8:exp4_reg8_MAR|74273:reg8_74273_1|14                                                                                                                                        ; 2       ;
; mux21:exp4_mux21_1|mux21_OR2_1[6]                                                                                                                                               ; 2       ;
; reg8:exp4_reg8_MAR|74273:reg8_74273_1|13                                                                                                                                        ; 2       ;
; mux21:exp4_mux21_1|mux21_OR2_1[7]                                                                                                                                               ; 2       ;
; reg8:exp4_reg8_MAR|74273:reg8_74273_1|12                                                                                                                                        ; 2       ;
; PC:exp4_PC_1|74161:PC_74161_2|f74161:sub|110                                                                                                                                    ; 2       ;
; signal:exp4_signal_1|signal_OR2_4~0                                                                                                                                             ; 2       ;
; beatCounter:exp4_beatCounter_1|decoder38:beatCounter_decoder38|decoder38_AND3_1~3                                                                                               ; 2       ;
; beatCounter:exp4_beatCounter_1|decoder38:beatCounter_decoder38|decoder38_AND3_1~2                                                                                               ; 2       ;
; signal:exp4_signal_1|signal_AND2_26                                                                                                                                             ; 2       ;
; signal:exp4_signal_1|signal_AND2_55                                                                                                                                             ; 2       ;
; signal:exp4_signal_1|signal_AND2_64                                                                                                                                             ; 2       ;
; signal:exp4_signal_1|decoder416:signal_decoder24_1|decoder416_AND4_9~6                                                                                                          ; 2       ;
; signal:exp4_signal_1|signal_AND3_7                                                                                                                                              ; 2       ;
; signal:exp4_signal_1|signal_AND3_8                                                                                                                                              ; 2       ;
; signal:exp4_signal_1|signal_OR2_8~0                                                                                                                                             ; 2       ;
; signal:exp4_signal_1|signal_AND2_15~0                                                                                                                                           ; 2       ;
; signal:exp4_signal_1|decoder416:signal_decoder24_1|decoder416_AND4_9~1                                                                                                          ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_2~10                                          ; 2       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_2~2                                           ; 2       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1|q_a[1]                                                                ; 2       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1|q_a[2]                                                                ; 2       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1|q_a[3]                                                                ; 2       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1|q_a[4]                                                                ; 2       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1|q_a[5]                                                                ; 2       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1|q_a[6]                                                                ; 2       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1|q_a[7]                                                                ; 2       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1|q_a[0]                                                                ; 2       ;
; starter:exp4_starter_1|starter_DFF_1~feeder                                                                                                                                     ; 1       ;
; ~QIC_CREATED_GND~I                                                                                                                                                              ; 1       ;
; altera_reserved_tdi~input                                                                                                                                                       ; 1       ;
; altera_reserved_tck~input                                                                                                                                                       ; 1       ;
; altera_reserved_tms~input                                                                                                                                                       ; 1       ;
; CLK~input                                                                                                                                                                       ; 1       ;
; PUL~input                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~16                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~14                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~13                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~12                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~11                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~10                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~2                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~9                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~17                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~8                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~12                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~11                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~10                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~7                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~6                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~5                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~4                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~2                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~5                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~4                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~3                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~2                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~20                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~19                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~18                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~16                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~15                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~14                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~13                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~12                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~11                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                ; 1       ;
; altera_internal_jtag~TDO                                                                                                                                                        ; 1       ;
; beatCounter:exp4_beatCounter_1|beatCounter_DFF_3~0                                                                                                                              ; 1       ;
; beatCounter:exp4_beatCounter_1|beatCounter_DFF_2~0                                                                                                                              ; 1       ;
; beatCounter:exp4_beatCounter_1|beatCounter_DFF_1~0                                                                                                                              ; 1       ;
; beatCounter:exp4_beatCounter_1|beatCounter_DFF_4~0                                                                                                                              ; 1       ;
; signal:exp4_signal_1|signal_OR12_9~4                                                                                                                                            ; 1       ;
; signal:exp4_signal_1|decoder416:signal_decoder24_1|decoder416_AND4_9~13                                                                                                         ; 1       ;
; signal:exp4_signal_1|signal_OR2_5~3                                                                                                                                             ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|selnose[45]                ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13           ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12           ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11           ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10           ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9            ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8            ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]           ; 1       ;
; mux21:exp4_mux21_4|mux21_OR2_1[6]~7                                                                                                                                             ; 1       ;
; mux21:exp4_mux21_4|mux21_OR2_1[5]~6                                                                                                                                             ; 1       ;
; mux21:exp4_mux21_4|mux21_OR2_1[4]~5                                                                                                                                             ; 1       ;
; mux21:exp4_mux21_4|mux21_OR2_1[0]~4                                                                                                                                             ; 1       ;
; mux21:exp4_mux21_4|mux21_OR2_1[1]~3                                                                                                                                             ; 1       ;
; mux21:exp4_mux21_4|mux21_OR2_1[2]~2                                                                                                                                             ; 1       ;
; mux21:exp4_mux21_4|mux21_OR2_1[3]~1                                                                                                                                             ; 1       ;
; mux21:exp4_mux21_4|mux21_OR2_1[7]~0                                                                                                                                             ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~8                                                      ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~7                                                      ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6                                                      ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5                                                      ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4                                                      ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3                                                      ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2                                        ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1                                        ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0                                        ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~2                                                      ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11   ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7            ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]           ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6            ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5            ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                     ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~1                                                     ; 1       ;
; ALU:exp4_ALU_1|mux21:ALU_mux21_1|mux21_OR2_1[0]                                                                                                                                 ; 1       ;
; ALU:exp4_ALU_1|mux21:ALU_mux21_1|mux21_OR2_1[1]                                                                                                                                 ; 1       ;
; ALU:exp4_ALU_1|mux21:ALU_mux21_1|mux21_OR2_1[1]~3                                                                                                                               ; 1       ;
; ALU:exp4_ALU_1|mux21:ALU_mux21_1|mux21_OR2_1[2]                                                                                                                                 ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_3~18                                          ; 1       ;
; ALU:exp4_ALU_1|mux21:ALU_mux21_1|mux21_AND2_1[2]                                                                                                                                ; 1       ;
; ALU:exp4_ALU_1|mux21:ALU_mux21_1|mux21_OR2_1[3]                                                                                                                                 ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_3~17                                          ; 1       ;
; ALU:exp4_ALU_1|mux21:ALU_mux21_1|mux21_AND2_1[3]                                                                                                                                ; 1       ;
; ALU:exp4_ALU_1|mux21:ALU_mux21_1|mux21_OR2_1[4]                                                                                                                                 ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_3~16                                          ; 1       ;
; ALU:exp4_ALU_1|mux21:ALU_mux21_1|mux21_AND2_1[4]                                                                                                                                ; 1       ;
; ALU:exp4_ALU_1|mux21:ALU_mux21_1|mux21_OR2_1[5]                                                                                                                                 ; 1       ;
; ALU:exp4_ALU_1|mux21:ALU_mux21_1|mux21_OR2_1[5]~2                                                                                                                               ; 1       ;
; ALU:exp4_ALU_1|mux21:ALU_mux21_1|mux21_OR2_1[6]                                                                                                                                 ; 1       ;
; ALU:exp4_ALU_1|mux21:ALU_mux21_1|mux21_OR2_1[6]~1                                                                                                                               ; 1       ;
; ALU:exp4_ALU_1|mux21:ALU_mux21_1|mux21_OR2_1[7]                                                                                                                                 ; 1       ;
; ALU:exp4_ALU_1|mux21:ALU_mux21_1|mux21_OR2_1[7]~0                                                                                                                               ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|selnose[36]                ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|selnose[27]                ; 1       ;
; ALU:exp4_ALU_1|mux31:ALU_mux31_1|mux31_OR3_1[0]~7                                                                                                                               ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_1~23                                          ; 1       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|80                                                                                                                         ; 1       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|64                                                                                                                         ; 1       ;
; ALU:exp4_ALU_1|mux31:ALU_mux31_1|mux31_OR3_1[1]~6                                                                                                                               ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_1~22                                          ; 1       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|81                                                                                                                         ; 1       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|44~1                                                                                                                       ; 1       ;
; ALU:exp4_ALU_1|mux31:ALU_mux31_1|mux31_OR3_1[2]~5                                                                                                                               ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_1~21                                          ; 1       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|82                                                                                                                         ; 1       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|45~1                                                                                                                       ; 1       ;
; ALU:exp4_ALU_1|mux31:ALU_mux31_1|mux31_OR3_1[3]~4                                                                                                                               ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_1~20                                          ; 1       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|77                                                                                                                         ; 1       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|51~1                                                                                                                       ; 1       ;
; ALU:exp4_ALU_1|mux31:ALU_mux31_1|mux31_OR3_1[4]~3                                                                                                                               ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_1~19                                          ; 1       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|80                                                                                                                         ; 1       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|43~1                                                                                                                       ; 1       ;
; ALU:exp4_ALU_1|mux31:ALU_mux31_1|mux31_OR3_1[5]~2                                                                                                                               ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_1~18                                          ; 1       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|81                                                                                                                         ; 1       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|44~1                                                                                                                       ; 1       ;
; ALU:exp4_ALU_1|mux31:ALU_mux31_1|mux31_OR3_1[6]~1                                                                                                                               ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_1~17                                          ; 1       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|82                                                                                                                         ; 1       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|45~1                                                                                                                       ; 1       ;
; ALU:exp4_ALU_1|mux31:ALU_mux31_1|mux31_OR3_1[7]~0                                                                                                                               ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_1~16                                          ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|norm_num[0]~5                                    ; 1       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|77                                                                                                                         ; 1       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|74~3                                                                                                                       ; 1       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|74~1                                                                                                                       ; 1       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|47~0                                                                                                                       ; 1       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|46~0                                                                                                                       ; 1       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74182:adder_74182_1|31~4                                                                                                                       ; 1       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74182:adder_74182_1|31~1                                                                                                                       ; 1       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|46~0                                                                                                                       ; 1       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_1|47~0                                                                                                                       ; 1       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|77~0                                                                                                                       ; 1       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|52~0                                                                                                                       ; 1       ;
; ALU:exp4_ALU_1|adder:ALU_adder_1|74181:adder_74181_2|51~0                                                                                                                       ; 1       ;
; mux21:exp4_mux21_2|mux21_AND2_1[0]                                                                                                                                              ; 1       ;
; mux21:exp4_mux21_2|mux21_AND2_1[1]                                                                                                                                              ; 1       ;
; mux21:exp4_mux21_2|mux21_AND2_1[2]                                                                                                                                              ; 1       ;
; mux21:exp4_mux21_2|mux21_AND2_1[3]                                                                                                                                              ; 1       ;
; mux21:exp4_mux21_2|mux21_AND2_1[4]                                                                                                                                              ; 1       ;
; mux21:exp4_mux21_2|mux21_AND2_1[5]                                                                                                                                              ; 1       ;
; mux21:exp4_mux21_2|mux21_AND2_1[6]                                                                                                                                              ; 1       ;
; mux21:exp4_mux21_2|mux21_AND2_1[7]                                                                                                                                              ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                          ; 1       ;
; beatGen:exp4_beatGen_1|beatGen_DFF_5                                                                                                                                            ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                        ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0                                                      ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3            ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2            ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0            ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]           ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0                                                         ; 1       ;
; mux21:exp4_mux21_5|mux21_OR2_1[0]~7                                                                                                                                             ; 1       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_3|74273:reg8_74273_1|19                                                                                                                            ; 1       ;
; mux21:exp4_mux21_5|mux21_OR2_1[1]~6                                                                                                                                             ; 1       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_3|74273:reg8_74273_1|18                                                                                                                            ; 1       ;
; mux21:exp4_mux21_5|mux21_OR2_1[2]~5                                                                                                                                             ; 1       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_3|74273:reg8_74273_1|17                                                                                                                            ; 1       ;
; mux21:exp4_mux21_5|mux21_OR2_1[3]~4                                                                                                                                             ; 1       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_3|74273:reg8_74273_1|16                                                                                                                            ; 1       ;
; mux21:exp4_mux21_5|mux21_OR2_1[4]~3                                                                                                                                             ; 1       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_3|74273:reg8_74273_1|15                                                                                                                            ; 1       ;
; mux21:exp4_mux21_5|mux21_OR2_1[5]~2                                                                                                                                             ; 1       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_3|74273:reg8_74273_1|14                                                                                                                            ; 1       ;
; mux21:exp4_mux21_5|mux21_OR2_1[6]~1                                                                                                                                             ; 1       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_3|74273:reg8_74273_1|13                                                                                                                            ; 1       ;
; mux21:exp4_mux21_5|mux21_OR2_1[7]~0                                                                                                                                             ; 1       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_3|74273:reg8_74273_1|12                                                                                                                            ; 1       ;
; PC:exp4_PC_1|74161:PC_74161_1|f74161:sub|75~0                                                                                                                                   ; 1       ;
; PC:exp4_PC_1|74161:PC_74161_1|f74161:sub|92~0                                                                                                                                   ; 1       ;
; PC:exp4_PC_1|74161:PC_74161_1|f74161:sub|102~0                                                                                                                                  ; 1       ;
; PC:exp4_PC_1|74161:PC_74161_1|f74161:sub|97                                                                                                                                     ; 1       ;
; PC:exp4_PC_1|74161:PC_74161_1|f74161:sub|109~0                                                                                                                                  ; 1       ;
; PC:exp4_PC_1|74161:PC_74161_1|f74161:sub|107                                                                                                                                    ; 1       ;
; PC:exp4_PC_1|74161:PC_74161_2|f74161:sub|75~0                                                                                                                                   ; 1       ;
; PC:exp4_PC_1|74161:PC_74161_2|f74161:sub|92~0                                                                                                                                   ; 1       ;
; PC:exp4_PC_1|74161:PC_74161_2|f74161:sub|102~0                                                                                                                                  ; 1       ;
; PC:exp4_PC_1|74161:PC_74161_2|f74161:sub|97                                                                                                                                     ; 1       ;
; PC:exp4_PC_1|74161:PC_74161_2|f74161:sub|109~0                                                                                                                                  ; 1       ;
; exp4_AND2_1~1                                                                                                                                                                   ; 1       ;
; exp4_AND2_1~0                                                                                                                                                                   ; 1       ;
; PC:exp4_PC_1|74161:PC_74161_2|f74161:sub|107                                                                                                                                    ; 1       ;
; starter:exp4_starter_1|starter_DFF_1                                                                                                                                            ; 1       ;
; beatGen:exp4_beatGen_1|beatGen_NOR_4~0                                                                                                                                          ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1                                                                   ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~0                                                                   ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]           ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                ; 1       ;
; beatCounter:exp4_beatCounter_1|decoder38:beatCounter_decoder38|decoder38_AND3_1~6                                                                                               ; 1       ;
; beatCounter:exp4_beatCounter_1|decoder38:beatCounter_decoder38|decoder38_AND3_1~5                                                                                               ; 1       ;
; beatCounter:exp4_beatCounter_1|decoder38:beatCounter_decoder38|decoder38_AND3_1~4                                                                                               ; 1       ;
; reg8:exp4_reg8_IRREG|74273:reg8_74273_1|19                                                                                                                                      ; 1       ;
; reg8:exp4_reg8_IRREG|74273:reg8_74273_1|18                                                                                                                                      ; 1       ;
; reg8:exp4_reg8_IRREG|74273:reg8_74273_1|17                                                                                                                                      ; 1       ;
; reg8:exp4_reg8_IRREG|74273:reg8_74273_1|16                                                                                                                                      ; 1       ;
; signal:exp4_signal_1|signal_AND2_15~1                                                                                                                                           ; 1       ;
; signal:exp4_signal_1|signal_OR4_3~1                                                                                                                                             ; 1       ;
; signal:exp4_signal_1|signal_OR4_3~0                                                                                                                                             ; 1       ;
; signal:exp4_signal_1|signal_AND2_22~1                                                                                                                                           ; 1       ;
; signal:exp4_signal_1|signal_AND3_3                                                                                                                                              ; 1       ;
; signal:exp4_signal_1|signal_OR12_9~12                                                                                                                                           ; 1       ;
; signal:exp4_signal_1|signal_AND2_56~0                                                                                                                                           ; 1       ;
; signal:exp4_signal_1|signal_OR3_2~2                                                                                                                                             ; 1       ;
; signal:exp4_signal_1|decoder416:signal_decoder24_1|decoder416_AND4_9~11                                                                                                         ; 1       ;
; signal:exp4_signal_1|signal_AND2_100                                                                                                                                            ; 1       ;
; signal:exp4_signal_1|signal_AND2_113                                                                                                                                            ; 1       ;
; signal:exp4_signal_1|signal_AND2_124                                                                                                                                            ; 1       ;
; signal:exp4_signal_1|signal_AND2_136                                                                                                                                            ; 1       ;
; signal:exp4_signal_1|signal_OR12_9~10                                                                                                                                           ; 1       ;
; signal:exp4_signal_1|signal_OR2_10~0                                                                                                                                            ; 1       ;
; signal:exp4_signal_1|signal_AND2_168~1                                                                                                                                          ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|mac_mult1~1                                                                      ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|mac_mult1~0                                                                      ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|mac_mult1~DATAOUT15                                                              ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|mac_mult1~DATAOUT14                                                              ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|mac_mult1~DATAOUT13                                                              ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|mac_mult1~DATAOUT12                                                              ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|mac_mult1~DATAOUT11                                                              ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|mac_mult1~DATAOUT10                                                              ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|mac_mult1~DATAOUT9                                                               ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|mac_mult1~DATAOUT8                                                               ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|mac_mult1~DATAOUT7                                                               ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|mac_mult1~DATAOUT6                                                               ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|mac_mult1~DATAOUT5                                                               ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|mac_mult1~DATAOUT4                                                               ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|mac_mult1~DATAOUT3                                                               ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|mac_mult1~DATAOUT2                                                               ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|mac_mult1~DATAOUT1                                                               ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|mac_mult1                                                                        ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~23                                                  ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~22                                                  ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~21                                                  ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~20                                                  ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~19                                                  ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~18                                                  ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~17                                                  ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17   ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16   ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15   ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14   ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13   ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10   ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9    ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8    ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7    ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~16                                                  ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~15                                                  ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~14                                                  ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~13                                                  ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~12                                                  ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~11                                                  ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~9                                                   ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~8                                                   ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_3~12                                          ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_3~11                                          ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_3~10                                          ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_3~9                                           ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_3~8                                           ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_3~7                                           ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_3~6                                           ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_3~5                                           ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_3~4                                           ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_3~3                                           ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_3~2                                           ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_3~1                                           ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_3~0                                           ; 1       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|19~0                                                                                                                          ; 1       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|18~0                                                                                                                          ; 1       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|17~0                                                                                                                          ; 1       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|16~0                                                                                                                          ; 1       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|15~0                                                                                                                          ; 1       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|14~0                                                                                                                          ; 1       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|13~0                                                                                                                          ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[15]                                                                       ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[14]                                                                       ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[13]                                                                       ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[12]                                                                       ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[11]                                                                       ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[10]                                                                       ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[9]                                                                        ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[8]                                                                        ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[7]                                                                        ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[6]                                                                        ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[5]                                                                        ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[4]                                                                        ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[3]                                                                        ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[2]                                                                        ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[1]                                                                        ; 1       ;
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[0]                                                                        ; 1       ;
; ALU:exp4_ALU_1|reg8:ALU_reg8_4|74273:reg8_74273_1|12~0                                                                                                                          ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_1~14                                          ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_1~13                                          ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_1~12                                          ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_1~11                                          ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_1~10                                          ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_1~9                                           ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_1~8                                           ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_1~7                                           ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_1~6                                           ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_1~5                                           ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_1~4                                           ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_1~3                                           ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_1~2                                           ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_1~1                                           ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_1~0                                           ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_7_result_int[7]~15 ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_7_result_int[7]~14 ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_7_result_int[6]~13 ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_7_result_int[6]~12 ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_7_result_int[5]~11 ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_7_result_int[5]~10 ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_7_result_int[4]~9  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_7_result_int[4]~8  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_7_result_int[3]~7  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_7_result_int[3]~6  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_7_result_int[2]~5  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_7_result_int[2]~4  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_7_result_int[1]~3  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_7_result_int[1]~2  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_7_result_int[0]~1  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_7_result_int[0]~0  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_6_result_int[6]~13 ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_6_result_int[6]~12 ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_6_result_int[5]~11 ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_6_result_int[5]~10 ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_6_result_int[4]~9  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_6_result_int[4]~8  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_6_result_int[3]~7  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_6_result_int[3]~6  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_6_result_int[2]~5  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_6_result_int[2]~4  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_6_result_int[1]~3  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_6_result_int[1]~2  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_6_result_int[0]~1  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_6_result_int[0]~0  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_5_result_int[5]~11 ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_5_result_int[5]~10 ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_5_result_int[4]~9  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_5_result_int[4]~8  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_5_result_int[3]~7  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_5_result_int[3]~6  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_5_result_int[2]~5  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_5_result_int[2]~4  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_5_result_int[1]~3  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_5_result_int[1]~2  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_5_result_int[0]~1  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_5_result_int[0]~0  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_4_result_int[4]~9  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_4_result_int[4]~8  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_4_result_int[3]~7  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_4_result_int[3]~6  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_4_result_int[2]~5  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_4_result_int[2]~4  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_4_result_int[1]~3  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_4_result_int[1]~2  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_4_result_int[0]~1  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_4_result_int[0]~0  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_3_result_int[3]~7  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_3_result_int[3]~6  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_3_result_int[2]~5  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_3_result_int[2]~4  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_3_result_int[1]~3  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_3_result_int[1]~2  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_3_result_int[0]~1  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_3_result_int[0]~0  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_2_result_int[2]~5  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_2_result_int[2]~4  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_2_result_int[1]~3  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_2_result_int[1]~2  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_2_result_int[0]~1  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|alt_u_div_i4f:divider|add_sub_2_result_int[0]~0  ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_2~11                                          ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_2~9                                           ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_2~8                                           ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_2~7                                           ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_2~6                                           ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_2~5                                           ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_2~4                                           ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_2~3                                           ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_2~1                                           ; 1       ;
; ALU:exp4_ALU_1|divider:ALU_divider_1|lpm_divide:LPM_DIVIDE_component|lpm_divide_0ip:auto_generated|sign_div_unsign_96h:divider|op_2~0                                           ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1|q_b[1]                                                                ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1|q_b[2]                                                                ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1|q_b[3]                                                                ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1|q_b[4]                                                                ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1|q_b[5]                                                                ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1|q_b[6]                                                                ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1|q_b[7]                                                                ; 1       ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1|q_b[0]                                                                ; 1       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------+---------------+----------------------+-----------------+-----------------+
; Name                                                                                                                 ; Type ; Mode           ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF      ; Location      ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+----------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------+---------------+----------------------+-----------------+-----------------+
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; prod.mif ; M9K_X15_Y7_N0 ; Don't care           ; Old data        ; Old data        ;
+----------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------+---------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |exp4|RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1|ALTSYNCRAM                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00010000) (20) (16) (10)    ;(00000001) (1) (1) (01)   ;(01000000) (100) (64) (40)   ;(00100001) (41) (33) (21)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(11100000) (340) (224) (E0)   ;(00010110) (26) (22) (16)   ;
;8;(01100000) (140) (96) (60)    ;(00100000) (40) (32) (20)   ;(00100001) (41) (33) (21)   ;(10100000) (240) (160) (A0)   ;(01000000) (100) (64) (40)   ;(00100001) (41) (33) (21)   ;(00010000) (20) (16) (10)   ;(00000001) (1) (1) (01)   ;
;16;(01100000) (140) (96) (60)    ;(10010000) (220) (144) (90)   ;(01000000) (100) (64) (40)   ;(00100000) (40) (32) (20)   ;(11010000) (320) (208) (D0)   ;(00000100) (4) (4) (04)   ;(11110000) (360) (240) (F0)   ;(00000000) (0) (0) (00)   ;
;24;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;32;(00000101) (5) (5) (05)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;40;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;48;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;56;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;64;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;72;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;80;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;88;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;96;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;104;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;112;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;120;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;128;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;136;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;144;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;152;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;160;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;168;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;176;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;184;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;192;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;200;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;208;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;216;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;224;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;232;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;240;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;248;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 1           ; 2                   ; 30                ;
; Simple Multipliers (18-bit)           ; 0           ; 1                   ; 15                ;
; Embedded Multiplier Blocks            ; 1           ; --                  ; 15                ;
; Embedded Multiplier 9-bit elements    ; 1           ; 2                   ; 30                ;
; Signed Embedded Multipliers           ; 1           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                        ; Mode                      ; Location          ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|result[0]    ; Simple Multiplier (9-bit) ; DSPOUT_X20_Y8_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    ALU:exp4_ALU_1|multiplier:ALU_multiplier_1|lpm_mult:lpm_mult_component|mult_p5n:auto_generated|mac_mult1 ;                           ; DSPMULT_X20_Y8_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 708 / 32,401 ( 2 % )   ;
; C16 interconnects           ; 26 / 1,326 ( 2 % )     ;
; C4 interconnects            ; 384 / 21,816 ( 2 % )   ;
; Direct links                ; 115 / 32,401 ( < 1 % ) ;
; Global clocks               ; 10 / 10 ( 100 % )      ;
; Local interconnects         ; 287 / 10,320 ( 3 % )   ;
; R24 interconnects           ; 28 / 1,289 ( 2 % )     ;
; R4 interconnects            ; 444 / 28,186 ( 2 % )   ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.24) ; Number of LABs  (Total = 46) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 4                            ;
; 2                                           ; 0                            ;
; 3                                           ; 0                            ;
; 4                                           ; 3                            ;
; 5                                           ; 2                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 2                            ;
; 10                                          ; 0                            ;
; 11                                          ; 4                            ;
; 12                                          ; 1                            ;
; 13                                          ; 4                            ;
; 14                                          ; 2                            ;
; 15                                          ; 1                            ;
; 16                                          ; 23                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.15) ; Number of LABs  (Total = 46) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 8                            ;
; 1 Clock                            ; 23                           ;
; 1 Clock enable                     ; 7                            ;
; 1 Sync. clear                      ; 3                            ;
; 1 Sync. load                       ; 3                            ;
; 2 Async. clears                    ; 1                            ;
; 2 Clock enables                    ; 1                            ;
; 2 Clocks                           ; 7                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 16.22) ; Number of LABs  (Total = 46) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 2                            ;
; 2                                            ; 1                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 1                            ;
; 8                                            ; 2                            ;
; 9                                            ; 0                            ;
; 10                                           ; 2                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 2                            ;
; 15                                           ; 2                            ;
; 16                                           ; 10                           ;
; 17                                           ; 3                            ;
; 18                                           ; 1                            ;
; 19                                           ; 4                            ;
; 20                                           ; 3                            ;
; 21                                           ; 5                            ;
; 22                                           ; 1                            ;
; 23                                           ; 3                            ;
; 24                                           ; 0                            ;
; 25                                           ; 2                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.70) ; Number of LABs  (Total = 46) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 1                            ;
; 1                                               ; 4                            ;
; 2                                               ; 2                            ;
; 3                                               ; 0                            ;
; 4                                               ; 4                            ;
; 5                                               ; 7                            ;
; 6                                               ; 1                            ;
; 7                                               ; 3                            ;
; 8                                               ; 4                            ;
; 9                                               ; 6                            ;
; 10                                              ; 6                            ;
; 11                                              ; 1                            ;
; 12                                              ; 2                            ;
; 13                                              ; 1                            ;
; 14                                              ; 0                            ;
; 15                                              ; 0                            ;
; 16                                              ; 2                            ;
; 17                                              ; 0                            ;
; 18                                              ; 0                            ;
; 19                                              ; 0                            ;
; 20                                              ; 0                            ;
; 21                                              ; 2                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 11.70) ; Number of LABs  (Total = 46) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 4                            ;
; 4                                            ; 1                            ;
; 5                                            ; 3                            ;
; 6                                            ; 1                            ;
; 7                                            ; 2                            ;
; 8                                            ; 3                            ;
; 9                                            ; 3                            ;
; 10                                           ; 3                            ;
; 11                                           ; 1                            ;
; 12                                           ; 1                            ;
; 13                                           ; 2                            ;
; 14                                           ; 4                            ;
; 15                                           ; 2                            ;
; 16                                           ; 5                            ;
; 17                                           ; 0                            ;
; 18                                           ; 2                            ;
; 19                                           ; 2                            ;
; 20                                           ; 1                            ;
; 21                                           ; 1                            ;
; 22                                           ; 0                            ;
; 23                                           ; 0                            ;
; 24                                           ; 1                            ;
; 25                                           ; 1                            ;
; 26                                           ; 0                            ;
; 27                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 0            ; 0            ; 0            ; 0            ; 0            ; 85        ; 0            ; 0            ; 85        ; 85        ; 0            ; 78           ; 0            ; 0            ; 3            ; 0            ; 78           ; 3            ; 0            ; 0            ; 0            ; 78           ; 0            ; 0            ; 0            ; 0            ; 0            ; 85        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 85           ; 85           ; 85           ; 85           ; 85           ; 0         ; 85           ; 85           ; 0         ; 0         ; 85           ; 7            ; 85           ; 85           ; 82           ; 85           ; 7            ; 82           ; 85           ; 85           ; 85           ; 7            ; 85           ; 85           ; 85           ; 85           ; 85           ; 0         ; 85           ; 85           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; T1                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[31]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[30]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[29]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[28]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[27]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[26]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[25]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[24]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[23]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[22]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[21]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[20]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[19]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[18]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[17]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[16]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[15]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[14]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[13]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[12]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[11]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[10]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[9]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[8]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INS[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; W1                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; W2                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IR[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; T2                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_ADDR[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_ADDR[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_ADDR[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_ADDR[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_ADDR[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_ADDR[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_ADDR[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RAM_ADDR[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0_DATA[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0_DATA[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0_DATA[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0_DATA[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0_DATA[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0_DATA[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0_DATA[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0_DATA[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; T4                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; T3                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1_DATA[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1_DATA[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1_DATA[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1_DATA[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1_DATA[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1_DATA[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1_DATA[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1_DATA[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S[7]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S[6]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S[5]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S[4]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S[3]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S[2]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S[1]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S[0]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ON                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PUL                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 1.7               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                             ; Destination Register                                                                                                                     ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6] ; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1|ram_block3a6~portb_datain_reg0 ; 0.209             ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5] ; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1|ram_block3a5~portb_datain_reg0 ; 0.209             ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4] ; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1|ram_block3a4~portb_datain_reg0 ; 0.209             ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3] ; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1|ram_block3a3~portb_datain_reg0 ; 0.209             ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2] ; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1|ram_block3a2~portb_datain_reg0 ; 0.209             ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1] ; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1|ram_block3a1~portb_datain_reg0 ; 0.209             ;
; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] ; RAM:exp4_RAM_1|altsyncram:altsyncram_component|altsyncram_efj1:auto_generated|altsyncram_bra2:altsyncram1|ram_block3a0~portb_datain_reg0 ; 0.209             ;
+-----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 7 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (119006): Selected device EP4CE6E22C8 for design "exp4"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 81 pins of 81 total pins
    Info (169086): Pin T1 not assigned to an exact location on the device
    Info (169086): Pin INS[31] not assigned to an exact location on the device
    Info (169086): Pin INS[30] not assigned to an exact location on the device
    Info (169086): Pin INS[29] not assigned to an exact location on the device
    Info (169086): Pin INS[28] not assigned to an exact location on the device
    Info (169086): Pin INS[27] not assigned to an exact location on the device
    Info (169086): Pin INS[26] not assigned to an exact location on the device
    Info (169086): Pin INS[25] not assigned to an exact location on the device
    Info (169086): Pin INS[24] not assigned to an exact location on the device
    Info (169086): Pin INS[23] not assigned to an exact location on the device
    Info (169086): Pin INS[22] not assigned to an exact location on the device
    Info (169086): Pin INS[21] not assigned to an exact location on the device
    Info (169086): Pin INS[20] not assigned to an exact location on the device
    Info (169086): Pin INS[19] not assigned to an exact location on the device
    Info (169086): Pin INS[18] not assigned to an exact location on the device
    Info (169086): Pin INS[17] not assigned to an exact location on the device
    Info (169086): Pin INS[16] not assigned to an exact location on the device
    Info (169086): Pin INS[15] not assigned to an exact location on the device
    Info (169086): Pin INS[14] not assigned to an exact location on the device
    Info (169086): Pin INS[13] not assigned to an exact location on the device
    Info (169086): Pin INS[12] not assigned to an exact location on the device
    Info (169086): Pin INS[11] not assigned to an exact location on the device
    Info (169086): Pin INS[10] not assigned to an exact location on the device
    Info (169086): Pin INS[9] not assigned to an exact location on the device
    Info (169086): Pin INS[8] not assigned to an exact location on the device
    Info (169086): Pin INS[7] not assigned to an exact location on the device
    Info (169086): Pin INS[6] not assigned to an exact location on the device
    Info (169086): Pin INS[5] not assigned to an exact location on the device
    Info (169086): Pin INS[4] not assigned to an exact location on the device
    Info (169086): Pin INS[3] not assigned to an exact location on the device
    Info (169086): Pin INS[2] not assigned to an exact location on the device
    Info (169086): Pin INS[1] not assigned to an exact location on the device
    Info (169086): Pin INS[0] not assigned to an exact location on the device
    Info (169086): Pin W1 not assigned to an exact location on the device
    Info (169086): Pin W2 not assigned to an exact location on the device
    Info (169086): Pin IR[7] not assigned to an exact location on the device
    Info (169086): Pin IR[6] not assigned to an exact location on the device
    Info (169086): Pin IR[5] not assigned to an exact location on the device
    Info (169086): Pin IR[4] not assigned to an exact location on the device
    Info (169086): Pin IR[3] not assigned to an exact location on the device
    Info (169086): Pin IR[2] not assigned to an exact location on the device
    Info (169086): Pin IR[1] not assigned to an exact location on the device
    Info (169086): Pin IR[0] not assigned to an exact location on the device
    Info (169086): Pin T2 not assigned to an exact location on the device
    Info (169086): Pin RAM_ADDR[7] not assigned to an exact location on the device
    Info (169086): Pin RAM_ADDR[6] not assigned to an exact location on the device
    Info (169086): Pin RAM_ADDR[5] not assigned to an exact location on the device
    Info (169086): Pin RAM_ADDR[4] not assigned to an exact location on the device
    Info (169086): Pin RAM_ADDR[3] not assigned to an exact location on the device
    Info (169086): Pin RAM_ADDR[2] not assigned to an exact location on the device
    Info (169086): Pin RAM_ADDR[1] not assigned to an exact location on the device
    Info (169086): Pin RAM_ADDR[0] not assigned to an exact location on the device
    Info (169086): Pin R0_DATA[7] not assigned to an exact location on the device
    Info (169086): Pin R0_DATA[6] not assigned to an exact location on the device
    Info (169086): Pin R0_DATA[5] not assigned to an exact location on the device
    Info (169086): Pin R0_DATA[4] not assigned to an exact location on the device
    Info (169086): Pin R0_DATA[3] not assigned to an exact location on the device
    Info (169086): Pin R0_DATA[2] not assigned to an exact location on the device
    Info (169086): Pin R0_DATA[1] not assigned to an exact location on the device
    Info (169086): Pin R0_DATA[0] not assigned to an exact location on the device
    Info (169086): Pin T4 not assigned to an exact location on the device
    Info (169086): Pin T3 not assigned to an exact location on the device
    Info (169086): Pin R1_DATA[7] not assigned to an exact location on the device
    Info (169086): Pin R1_DATA[6] not assigned to an exact location on the device
    Info (169086): Pin R1_DATA[5] not assigned to an exact location on the device
    Info (169086): Pin R1_DATA[4] not assigned to an exact location on the device
    Info (169086): Pin R1_DATA[3] not assigned to an exact location on the device
    Info (169086): Pin R1_DATA[2] not assigned to an exact location on the device
    Info (169086): Pin R1_DATA[1] not assigned to an exact location on the device
    Info (169086): Pin R1_DATA[0] not assigned to an exact location on the device
    Info (169086): Pin S[7] not assigned to an exact location on the device
    Info (169086): Pin S[6] not assigned to an exact location on the device
    Info (169086): Pin S[5] not assigned to an exact location on the device
    Info (169086): Pin S[4] not assigned to an exact location on the device
    Info (169086): Pin S[3] not assigned to an exact location on the device
    Info (169086): Pin S[2] not assigned to an exact location on the device
    Info (169086): Pin S[1] not assigned to an exact location on the device
    Info (169086): Pin S[0] not assigned to an exact location on the device
    Info (169086): Pin ON not assigned to an exact location on the device
    Info (169086): Pin PUL not assigned to an exact location on the device
    Info (169086): Pin CLK not assigned to an exact location on the device
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'exp4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: beatGen:exp4_beatGen_1|beatGen_DFF_1 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: beatCounter:exp4_beatCounter_1|beatCounter_DFF_1 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: PUL was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: beatCounter:exp4_beatCounter_1|beatCounter_DFF_2 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node exp4_AND2_4 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node beatGen:exp4_beatGen_1|beatGen_DFF_1 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node beatGen:exp4_beatGen_1|beatGen_DFF_2
        Info (176357): Destination node beatGen:exp4_beatGen_1|beatGen_NOR_4~0
        Info (176357): Destination node T1~output
Info (176353): Automatically promoted node exp4_AND2_2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node exp4_AND2_3 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node exp4_AND2_5 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node exp4_AND2_6 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node exp4_AND2_7 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node exp4_AND2_8 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node exp4_AND2_9 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 8 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 81 (unused VREF, 2.5V VCCIO, 3 input, 78 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.28 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file D:/2020/2020FallSeason/design/cpu-course-design/ex4/output_files/exp4.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 5963 megabytes
    Info: Processing ended: Thu Nov 26 21:57:21 2020
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/2020/2020FallSeason/design/cpu-course-design/ex4/output_files/exp4.fit.smsg.


