;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	MOV -11, <-20
	ADD 910, <30
	ADD 210, 30
	JMP <121, 103
	SUB <0, @2
	SUB -10, <410
	ADD 210, 30
	JMP <121, #106
	JMP 0, #2
	SUB <0, @2
	ADD 210, 30
	DAT #210, #30
	JMP 20, #-2
	SUB #2, @0
	SLT @121, 103
	SUB 12, @10
	SUB <0, @2
	JMP 0, #2
	JMP 0, #2
	ADD 910, <30
	JMP @2, #0
	SUB @131, @106
	SUB #2, @0
	SUB 12, @10
	DJN -11, <-20
	SUB 12, 10
	SUB 12, 10
	JMN 12, 10
	SUB @121, 103
	ADD 211, 60
	ADD #270, <1
	SLT 21, 0
	SUB #2, @0
	SUB #102, 101
	SLT -802, -10
	CMP -207, <-120
	SUB 12, 10
	SLT <300, 90
	CMP #20, @100
	DJN -201, #-20
	MOV -1, <-20
	SUB 12, 10
	ADD 210, 30
	SPL 0, <332
	SLT 210, 30
