{
  "recentFiles": [
    {
      "basename": "Asynchronous Counters",
      "path": "Digital-Logic/Sequential Circuits/Asynchronous Counters.md"
    },
    {
      "basename": "Counters",
      "path": "Digital-Logic/Sequential Circuits/Counters.md"
    },
    {
      "basename": "Flip Flop",
      "path": "Digital-Logic/Sequential Circuits/Flip Flop.md"
    },
    {
      "basename": "Digital Logic",
      "path": "Digital-Logic/Digital Logic.md"
    },
    {
      "basename": "Clock in Digital Circuits",
      "path": "Digital-Logic/Sequential Circuits/Clock in Digital Circuits.md"
    },
    {
      "basename": "Sequential Circuits",
      "path": "Digital-Logic/Sequential Circuits/Sequential Circuits.md"
    },
    {
      "basename": "Registers",
      "path": "Digital-Logic/Sequential Circuits/Registers.md"
    },
    {
      "basename": "Pending Lectures",
      "path": "Pending Lectures.md"
    },
    {
      "basename": "Finite State Machine",
      "path": "Digital-Logic/Sequential Circuits/Finite State Machine.md"
    },
    {
      "basename": "Operating Systems",
      "path": "OperatingSystems/Operating Systems.md"
    },
    {
      "basename": "Compiler Design",
      "path": "CompilerDesign/Compiler Design.md"
    },
    {
      "basename": "Top Down Parsing",
      "path": "CompilerDesign/Lexical Analysis and Syntax Analysis/Top Down Parsing.md"
    },
    {
      "basename": "LL(1) Parser",
      "path": "CompilerDesign/Lexical Analysis and Syntax Analysis/LL(1) Parser.md"
    },
    {
      "basename": "Terminologies of Sequential Circuits",
      "path": "Digital-Logic/Sequential Circuits/Terminologies of Sequential Circuits.md"
    },
    {
      "basename": "ACID Properties for Transaction Processing",
      "path": "DatabaseManagementSystem/Transaction-Management-and-Recovery/ACID Properties for Transaction Processing.md"
    },
    {
      "basename": "SR Flip Flop",
      "path": "Digital-Logic/Sequential Circuits/SR Flip Flop.md"
    },
    {
      "basename": "Variations of Shift Register",
      "path": "Digital-Logic/Sequential Circuits/Variations of Shift Register.md"
    },
    {
      "basename": "C",
      "path": "C/C.md"
    },
    {
      "basename": "Timing Issues in Flip Flop",
      "path": "Digital-Logic/Sequential Circuits/Timing Issues in Flip Flop.md"
    },
    {
      "basename": "Master Slave Flip Flops",
      "path": "Digital-Logic/Sequential Circuits/Master Slave Flip Flops.md"
    },
    {
      "basename": "Propagation Delay and Timing Diagrams",
      "path": "Digital-Logic/Combinational Circuits/Propagation Delay and Timing Diagrams.md"
    },
    {
      "basename": "Race Condition on Flip Flop",
      "path": "Digital-Logic/Sequential Circuits/Race Condition on Flip Flop.md"
    },
    {
      "basename": "Preset and Clear Inputs",
      "path": "Digital-Logic/Sequential Circuits/Preset and Clear Inputs.md"
    },
    {
      "basename": "Flip Flop Conversion",
      "path": "Digital-Logic/Sequential Circuits/Flip Flop Conversion.md"
    },
    {
      "basename": "JK Flip Flop",
      "path": "Digital-Logic/Sequential Circuits/JK Flip Flop.md"
    },
    {
      "basename": "Problems faced by the Parsers",
      "path": "CompilerDesign/Lexical Analysis and Syntax Analysis/Problems faced by the Parsers.md"
    },
    {
      "basename": "Syntax Analysis",
      "path": "CompilerDesign/Lexical Analysis and Syntax Analysis/Syntax Analysis.md"
    },
    {
      "basename": "T Flip Flop",
      "path": "Digital-Logic/Sequential Circuits/T Flip Flop.md"
    },
    {
      "basename": "D Flip Flop",
      "path": "Digital-Logic/Sequential Circuits/D Flip Flop.md"
    },
    {
      "basename": "GATE-CS",
      "path": "GATE-CS.md"
    },
    {
      "basename": "GATE-LOG",
      "path": "GATE-LOG.md"
    },
    {
      "basename": "Cross Coupled NOR, NAND Gates",
      "path": "Digital-Logic/Sequential Circuits/Cross Coupled NOR, NAND Gates.md"
    },
    {
      "basename": "Half Adder and Full Adder",
      "path": "Digital-Logic/Combinational Circuits/Half Adder and Full Adder.md"
    },
    {
      "basename": "Cross Coupled Inverters",
      "path": "Digital-Logic/Sequential Circuits/Cross Coupled Inverters.md"
    },
    {
      "basename": "Boolean Functions vs Digital Circuits",
      "path": "Digital-Logic/Functional Completeness/Boolean Functions vs Digital Circuits.md"
    },
    {
      "basename": "Standard Functional Complete Sets",
      "path": "Digital-Logic/Functional Completeness/Standard Functional Complete Sets.md"
    },
    {
      "basename": "Functional Completeness",
      "path": "Digital-Logic/Functional Completeness/Functional Completeness.md"
    },
    {
      "basename": "Temporary Plan",
      "path": "Temporary Plan.md"
    },
    {
      "basename": "Lexical Analysis",
      "path": "CompilerDesign/Lexical Analysis and Syntax Analysis/Lexical Analysis.md"
    },
    {
      "basename": "Introduction to Compiler Design",
      "path": "CompilerDesign/Lexical Analysis and Syntax Analysis/Introduction to Compiler Design.md"
    },
    {
      "basename": "Ripple Carry Adder",
      "path": "Digital-Logic/Combinational Circuits/Ripple Carry Adder.md"
    },
    {
      "basename": "Adder for Signed Addition",
      "path": "Digital-Logic/Combinational Circuits/Adder for Signed Addition.md"
    },
    {
      "basename": "Carry Look Ahead Adder",
      "path": "Digital-Logic/Combinational Circuits/Carry Look Ahead Adder.md"
    },
    {
      "basename": "Decoder",
      "path": "Digital-Logic/Combinational Circuits/Decoder.md"
    },
    {
      "basename": "Encoder",
      "path": "Digital-Logic/Combinational Circuits/Encoder.md"
    },
    {
      "basename": "Minimization using K Map",
      "path": "Digital-Logic/Boolean Algebra-Minimization of Boolean Functions/Minimization using K Map.md"
    },
    {
      "basename": "Multiplexer and Demultiplexer",
      "path": "Digital-Logic/Combinational Circuits/Multiplexer and Demultiplexer.md"
    },
    {
      "basename": "Logical Connectives",
      "path": "DiscreteMathematics/Propositional-Logic/Logical Connectives.md"
    },
    {
      "basename": "Negation",
      "path": "DiscreteMathematics/Propositional-Logic/Negation.md"
    },
    {
      "basename": "Discrete Mathematics",
      "path": "DiscreteMathematics/Discrete Mathematics.md"
    }
  ],
  "omittedPaths": [
    ""
  ],
  "maxLength": null,
  "openType": "tab"
}