<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
rc: 139 (means success: 0)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/svinterfaces
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>
defines: 
time_elapsed: 1.984s
ram usage: 45044 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpgl4drm8q/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/svinterfaces <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:3</a>: No timescale set for &#34;TopModule&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-31" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:31</a>: No timescale set for &#34;MyInterface&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-59" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:59</a>: No timescale set for &#34;SubModule1&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-94" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:94</a>: No timescale set for &#34;SubModule2&#34;.

[INF:CP0300] Compilation...

[INF:CP0304] <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-31" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:31</a>: Compile interface &#34;work@MyInterface&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-59" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:59</a>: Compile module &#34;work@SubModule1&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-94" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:94</a>: Compile module &#34;work@SubModule2&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:3</a>: Compile module &#34;work@TopModule&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html#l-3" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv:3</a>: Top level module &#34;work@TopModule&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpgl4drm8q/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_TopModule
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpgl4drm8q/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpgl4drm8q/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@TopModule)
 |vpiName:work@TopModule
 |uhdmallPackages:
 \_package: builtin, parent:work@TopModule
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallInterfaces:
 \_interface: work@MyInterface, file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:31, parent:work@TopModule
   |vpiDefName:work@MyInterface
   |vpiFullName:work@MyInterface
   |vpiModport:
   \_modport: (submodule1)
     |vpiName:submodule1
     |vpiIODecl:
     \_io_decl: (setting)
       |vpiName:setting
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (other_setting)
       |vpiName:other_setting
       |vpiDirection:2
     |vpiIODecl:
     \_io_decl: (mysig_out)
       |vpiName:mysig_out
       |vpiDirection:2
     |vpiIODecl:
     \_io_decl: (passThrough)
       |vpiName:passThrough
       |vpiDirection:2
   |vpiModport:
   \_modport: (submodule2)
     |vpiName:submodule2
     |vpiIODecl:
     \_io_decl: (setting)
       |vpiName:setting
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (other_setting)
       |vpiName:other_setting
       |vpiDirection:2
     |vpiIODecl:
     \_io_decl: (mysig_out)
       |vpiName:mysig_out
       |vpiDirection:1
     |vpiIODecl:
     \_io_decl: (passThrough)
       |vpiName:passThrough
       |vpiDirection:2
   |vpiNet:
   \_logic_net: (setting), line:35
     |vpiName:setting
     |vpiFullName:work@MyInterface.setting
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (other_setting), line:36
     |vpiName:other_setting
     |vpiFullName:work@MyInterface.other_setting
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (mysig_out), line:38
     |vpiName:mysig_out
     |vpiFullName:work@MyInterface.mysig_out
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (passThrough), line:40
     |vpiName:passThrough
     |vpiFullName:work@MyInterface.passThrough
     |vpiNetType:36
 |uhdmallModules:
 \_module: work@SubModule1, file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:59, parent:work@TopModule
   |vpiDefName:work@SubModule1
   |vpiFullName:work@SubModule1
   |vpiProcess:
   \_always: , line:68
     |vpiAlwaysType:3
     |vpiStmt:
     \_event_control: , line:68
       |vpiCondition:
       \_operation: , line:68
         |vpiOpType:35
         |vpiOperand:
         \_operation: , line:68
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (clk), line:68
             |vpiName:clk
         |vpiOperand:
         \_operation: , line:68
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (rst), line:68
             |vpiName:rst
       |vpiStmt:
       \_if_else: , line:69
         |vpiCondition:
         \_ref_obj: (rst), line:69
           |vpiName:rst
           |vpiFullName:work@SubModule1.rst
         |vpiStmt:
         \_assignment: , line:70
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (u_MyInterface.mysig_out), line:70
             |vpiName:u_MyInterface.mysig_out
             |vpiFullName:work@SubModule1.u_MyInterface.mysig_out
           |vpiRhs:
           \_constant: , line:70
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiElseStmt:
         \_begin: , line:71
           |vpiFullName:work@SubModule1
           |vpiStmt:
           \_if_else: , line:72
             |vpiCondition:
             \_ref_obj: (u_MyInterface.setting), line:72
               |vpiName:u_MyInterface.setting
               |vpiFullName:work@SubModule1.u_MyInterface.setting
             |vpiStmt:
             \_assignment: , line:73
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (u_MyInterface.mysig_out), line:73
                 |vpiName:u_MyInterface.mysig_out
                 |vpiFullName:work@SubModule1.u_MyInterface.mysig_out
               |vpiRhs:
               \_ref_obj: (sig), line:73
                 |vpiName:sig
                 |vpiFullName:work@SubModule1.sig
             |vpiElseStmt:
             \_assignment: , line:75
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (u_MyInterface.mysig_out), line:75
                 |vpiName:u_MyInterface.mysig_out
                 |vpiFullName:work@SubModule1.u_MyInterface.mysig_out
               |vpiRhs:
               \_operation: , line:75
                 |vpiOpType:4
                 |vpiOperand:
                 \_ref_obj: (sig), line:75
                   |vpiName:sig
                   |vpiFullName:work@SubModule1.sig
   |vpiPort:
   \_port: (clk), line:60
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:60
         |vpiName:clk
         |vpiFullName:work@SubModule1.clk
         |vpiNetType:36
   |vpiPort:
   \_port: (rst), line:61
     |vpiName:rst
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst), line:61
         |vpiName:rst
         |vpiFullName:work@SubModule1.rst
         |vpiNetType:36
   |vpiPort:
   \_port: (u_MyInterface), line:62
     |vpiName:u_MyInterface
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_modport: (submodule1)
   |vpiPort:
   \_port: (sig), line:63
     |vpiName:sig
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sig), line:63
         |vpiName:sig
         |vpiFullName:work@SubModule1.sig
         |vpiNetType:36
   |vpiPort:
   \_port: (outOther), line:64
     |vpiName:outOther
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (outOther), line:64
         |vpiName:outOther
         |vpiFullName:work@SubModule1.outOther
         |vpiNetType:36
   |vpiContAssign:
   \_cont_assign: , line:87
     |vpiRhs:
     \_ref_obj: (MyInterfaceInstanceInSub.other_setting), line:87
       |vpiName:MyInterfaceInstanceInSub.other_setting
       |vpiFullName:work@SubModule1.MyInterfaceInstanceInSub.other_setting
     |vpiLhs:
     \_ref_obj: (outOther), line:87
       |vpiName:outOther
       |vpiFullName:work@SubModule1.outOther
   |vpiContAssign:
   \_cont_assign: , line:89
     |vpiRhs:
     \_constant: , line:89
       |vpiConstType:7
       |vpiDecompile:0
       |vpiSize:32
       |INT:0
     |vpiLhs:
     \_ref_obj: (MyInterfaceInstanceInSub.setting), line:89
       |vpiName:MyInterfaceInstanceInSub.setting
       |vpiFullName:work@SubModule1.MyInterfaceInstanceInSub.setting
   |vpiContAssign:
   \_cont_assign: , line:90
     |vpiRhs:
     \_ref_obj: (sig), line:90
       |vpiName:sig
       |vpiFullName:work@SubModule1.sig
     |vpiLhs:
     \_ref_obj: (MyInterfaceInstanceInSub.mysig_out), line:90
       |vpiName:MyInterfaceInstanceInSub.mysig_out
       |vpiFullName:work@SubModule1.MyInterfaceInstanceInSub.mysig_out
   |vpiNet:
   \_logic_net: (clk), line:60
   |vpiNet:
   \_logic_net: (rst), line:61
   |vpiNet:
   \_logic_net: (sig), line:63
   |vpiNet:
   \_logic_net: (outOther), line:64
   |vpiNet:
   \_logic_net: (u_MyInterface), line:62
     |vpiName:u_MyInterface
     |vpiFullName:work@SubModule1.u_MyInterface
 |uhdmallModules:
 \_module: work@SubModule2, file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:94, parent:work@TopModule
   |vpiDefName:work@SubModule2
   |vpiFullName:work@SubModule2
   |vpiProcess:
   \_always: , line:103
     |vpiAlwaysType:2
     |vpiStmt:
     \_begin: , line:103
       |vpiFullName:work@SubModule2
       |vpiStmt:
       \_if_else: , line:104
         |vpiCondition:
         \_operation: , line:104
           |vpiOpType:14
           |vpiOperand:
           \_ref_obj: (u_MyInterfaceInSub3.mysig_out), line:104
             |vpiName:u_MyInterfaceInSub3.mysig_out
             |vpiFullName:work@SubModule2.u_MyInterfaceInSub3.mysig_out
           |vpiOperand:
           \_constant: , line:104
             |vpiConstType:3
             |vpiDecompile:2&#39;b00
             |vpiSize:2
             |BIN:2&#39;b00
         |vpiStmt:
         \_assignment: , line:105
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_part_select: , line:105, parent:u_MyInterfaceInSub3.other_setting
             |vpiConstantSelect:1
             |vpiParent:
             \_ref_obj: (u_MyInterfaceInSub3.other_setting)
             |vpiLeftRange:
             \_constant: , line:105
               |vpiConstType:7
               |vpiDecompile:21
               |vpiSize:32
               |INT:21
             |vpiRightRange:
             \_constant: , line:105
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiRhs:
           \_constant: , line:105
             |vpiConstType:7
             |vpiDecompile:1000
             |vpiSize:32
             |INT:1000
         |vpiElseStmt:
         \_if_else: , line:106
           |vpiCondition:
           \_operation: , line:106
             |vpiOpType:14
             |vpiOperand:
             \_ref_obj: (u_MyInterfaceInSub3.mysig_out), line:106
               |vpiName:u_MyInterfaceInSub3.mysig_out
               |vpiFullName:work@SubModule2.u_MyInterfaceInSub3.mysig_out
             |vpiOperand:
             \_constant: , line:106
               |vpiConstType:3
               |vpiDecompile:2&#39;b01
               |vpiSize:2
               |BIN:2&#39;b01
           |vpiStmt:
           \_assignment: , line:107
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_part_select: , line:107, parent:u_MyInterfaceInSub3.other_setting
               |vpiConstantSelect:1
               |vpiParent:
               \_ref_obj: (u_MyInterfaceInSub3.other_setting)
               |vpiLeftRange:
               \_constant: , line:107
                 |vpiConstType:7
                 |vpiDecompile:21
                 |vpiSize:32
                 |INT:21
               |vpiRightRange:
               \_constant: , line:107
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
             |vpiRhs:
             \_constant: , line:107
               |vpiConstType:7
               |vpiDecompile:2000
               |vpiSize:32
               |INT:2000
           |vpiElseStmt:
           \_if_else: , line:108
             |vpiCondition:
             \_operation: , line:108
               |vpiOpType:14
               |vpiOperand:
               \_ref_obj: (u_MyInterfaceInSub3.mysig_out), line:108
                 |vpiName:u_MyInterfaceInSub3.mysig_out
                 |vpiFullName:work@SubModule2.u_MyInterfaceInSub3.mysig_out
               |vpiOperand:
               \_constant: , line:108
                 |vpiConstType:3
                 |vpiDecompile:2&#39;b10
                 |vpiSize:2
                 |BIN:2&#39;b10
             |vpiStmt:
             \_assignment: , line:109
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_part_select: , line:109, parent:u_MyInterfaceInSub3.other_setting
                 |vpiConstantSelect:1
                 |vpiParent:
                 \_ref_obj: (u_MyInterfaceInSub3.other_setting)
                 |vpiLeftRange:
                 \_constant: , line:109
                   |vpiConstType:7
                   |vpiDecompile:21
                   |vpiSize:32
                   |INT:21
                 |vpiRightRange:
                 \_constant: , line:109
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
               |vpiRhs:
               \_constant: , line:109
                 |vpiConstType:7
                 |vpiDecompile:3000
                 |vpiSize:32
                 |INT:3000
             |vpiElseStmt:
             \_assignment: , line:111
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_part_select: , line:111, parent:u_MyInterfaceInSub3.other_setting
                 |vpiConstantSelect:1
                 |vpiParent:
                 \_ref_obj: (u_MyInterfaceInSub3.other_setting)
                 |vpiLeftRange:
                 \_constant: , line:111
                   |vpiConstType:7
                   |vpiDecompile:21
                   |vpiSize:32
                   |INT:21
                 |vpiRightRange:
                 \_constant: , line:111
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
               |vpiRhs:
               \_constant: , line:111
                 |vpiConstType:7
                 |vpiDecompile:4000
                 |vpiSize:32
                 |INT:4000
   |vpiPort:
   \_port: (clk), line:96
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:96
         |vpiName:clk
         |vpiFullName:work@SubModule2.clk
         |vpiNetType:36
   |vpiPort:
   \_port: (rst), line:97
     |vpiName:rst
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst), line:97
         |vpiName:rst
         |vpiFullName:work@SubModule2.rst
         |vpiNetType:36
   |vpiPort:
   \_port: (u_MyInterfaceInSub2), line:98
     |vpiName:u_MyInterfaceInSub2
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_modport: (submodule2)
   |vpiPort:
   \_port: (u_MyInterfaceInSub3), line:99
     |vpiName:u_MyInterfaceInSub3
     |vpiDirection:5
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_modport: (submodule2)
   |vpiContAssign:
   \_cont_assign: , line:114
     |vpiRhs:
     \_constant: , line:114
       |vpiConstType:7
       |vpiDecompile:124
       |vpiSize:32
       |INT:124
     |vpiLhs:
     \_ref_obj: (u_MyInterfaceInSub2.passThrough), line:114
       |vpiName:u_MyInterfaceInSub2.passThrough
       |vpiFullName:work@SubModule2.u_MyInterfaceInSub2.passThrough
   |vpiContAssign:
   \_cont_assign: , line:115
     |vpiRhs:
     \_constant: , line:115
       |vpiConstType:7
       |vpiDecompile:200
       |vpiSize:32
       |INT:200
     |vpiLhs:
     \_ref_obj: (u_MyInterfaceInSub2.passThrough), line:115
       |vpiName:u_MyInterfaceInSub2.passThrough
       |vpiFullName:work@SubModule2.u_MyInterfaceInSub2.passThrough
   |vpiNet:
   \_logic_net: (clk), line:96
   |vpiNet:
   \_logic_net: (rst), line:97
   |vpiNet:
   \_logic_net: (u_MyInterfaceInSub2), line:98
     |vpiName:u_MyInterfaceInSub2
     |vpiFullName:work@SubModule2.u_MyInterfaceInSub2
   |vpiNet:
   \_logic_net: (u_MyInterfaceInSub3), line:99
     |vpiName:u_MyInterfaceInSub3
     |vpiFullName:work@SubModule2.u_MyInterfaceInSub3
 |uhdmallModules:
 \_module: work@TopModule, file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:3, parent:work@TopModule
   |vpiDefName:work@TopModule
   |vpiFullName:work@TopModule
   |vpiPort:
   \_port: (clk), line:4
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:4
         |vpiName:clk
         |vpiFullName:work@TopModule.clk
         |vpiNetType:36
   |vpiPort:
   \_port: (rst), line:5
     |vpiName:rst
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst), line:5
         |vpiName:rst
         |vpiFullName:work@TopModule.rst
         |vpiNetType:36
   |vpiPort:
   \_port: (outOther), line:6
     |vpiName:outOther
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (outOther), line:6
         |vpiName:outOther
         |vpiFullName:work@TopModule.outOther
         |vpiNetType:36
   |vpiPort:
   \_port: (sig), line:7
     |vpiName:sig
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sig), line:7
         |vpiName:sig
         |vpiFullName:work@TopModule.sig
         |vpiNetType:36
   |vpiPort:
   \_port: (flip), line:8
     |vpiName:flip
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (flip), line:8
         |vpiName:flip
         |vpiFullName:work@TopModule.flip
         |vpiNetType:36
   |vpiPort:
   \_port: (sig_out), line:9
     |vpiName:sig_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sig_out), line:9
         |vpiName:sig_out
         |vpiFullName:work@TopModule.sig_out
         |vpiNetType:36
   |vpiPort:
   \_port: (passThrough), line:10
     |vpiName:passThrough
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (passThrough), line:10
         |vpiName:passThrough
         |vpiFullName:work@TopModule.passThrough
         |vpiNetType:36
   |vpiContAssign:
   \_cont_assign: , line:22
     |vpiRhs:
     \_ref_obj: (MyInterfaceInstance.mysig_out), line:22
       |vpiName:MyInterfaceInstance.mysig_out
       |vpiFullName:work@TopModule.MyInterfaceInstance.mysig_out
     |vpiLhs:
     \_ref_obj: (sig_out), line:22
       |vpiName:sig_out
       |vpiFullName:work@TopModule.sig_out
   |vpiContAssign:
   \_cont_assign: , line:25
     |vpiRhs:
     \_ref_obj: (flip), line:25
       |vpiName:flip
       |vpiFullName:work@TopModule.flip
     |vpiLhs:
     \_ref_obj: (MyInterfaceInstance.setting), line:25
       |vpiName:MyInterfaceInstance.setting
       |vpiFullName:work@TopModule.MyInterfaceInstance.setting
   |vpiContAssign:
   \_cont_assign: , line:27
     |vpiRhs:
     \_ref_obj: (MyInterfaceInstance.passThrough), line:27
       |vpiName:MyInterfaceInstance.passThrough
       |vpiFullName:work@TopModule.MyInterfaceInstance.passThrough
     |vpiLhs:
     \_ref_obj: (passThrough), line:27
       |vpiName:passThrough
       |vpiFullName:work@TopModule.passThrough
   |vpiNet:
   \_logic_net: (clk), line:4
   |vpiNet:
   \_logic_net: (rst), line:5
   |vpiNet:
   \_logic_net: (outOther), line:6
   |vpiNet:
   \_logic_net: (sig), line:7
   |vpiNet:
   \_logic_net: (flip), line:8
   |vpiNet:
   \_logic_net: (sig_out), line:9
   |vpiNet:
   \_logic_net: (passThrough), line:10
 |uhdmtopModules:
 \_module: work@TopModule (work@TopModule), file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:3
   |vpiDefName:work@TopModule
   |vpiName:work@TopModule
   |vpiPort:
   \_port: (clk), line:4, parent:work@TopModule
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:4, parent:work@TopModule
         |vpiName:clk
         |vpiFullName:work@TopModule.clk
         |vpiNetType:36
   |vpiPort:
   \_port: (rst), line:5, parent:work@TopModule
     |vpiName:rst
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rst), line:5, parent:work@TopModule
         |vpiName:rst
         |vpiFullName:work@TopModule.rst
         |vpiNetType:36
   |vpiPort:
   \_port: (outOther), line:6, parent:work@TopModule
     |vpiName:outOther
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (outOther), line:6, parent:work@TopModule
         |vpiName:outOther
         |vpiFullName:work@TopModule.outOther
         |vpiNetType:36
         |vpiRange:
         \_range: , line:6
           |vpiLeftRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:21
             |vpiSize:32
             |INT:21
           |vpiRightRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (sig), line:7, parent:work@TopModule
     |vpiName:sig
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sig), line:7, parent:work@TopModule
         |vpiName:sig
         |vpiFullName:work@TopModule.sig
         |vpiNetType:36
         |vpiRange:
         \_range: , line:7
           |vpiLeftRange:
           \_constant: , line:7
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:7
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (flip), line:8, parent:work@TopModule
     |vpiName:flip
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (flip), line:8, parent:work@TopModule
         |vpiName:flip
         |vpiFullName:work@TopModule.flip
         |vpiNetType:36
   |vpiPort:
   \_port: (sig_out), line:9, parent:work@TopModule
     |vpiName:sig_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sig_out), line:9, parent:work@TopModule
         |vpiName:sig_out
         |vpiFullName:work@TopModule.sig_out
         |vpiNetType:36
         |vpiRange:
         \_range: , line:9
           |vpiLeftRange:
           \_constant: , line:9
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:9
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (passThrough), line:10, parent:work@TopModule
     |vpiName:passThrough
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (passThrough), line:10, parent:work@TopModule
         |vpiName:passThrough
         |vpiFullName:work@TopModule.passThrough
         |vpiNetType:36
         |vpiRange:
         \_range: , line:10
           |vpiLeftRange:
           \_constant: , line:10
             |vpiConstType:7
             |vpiDecompile:15
             |vpiSize:32
             |INT:15
           |vpiRightRange:
           \_constant: , line:10
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiInterface:
   \_interface: work@MyInterface (MyInterfaceInstance), file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:12, parent:work@TopModule
     |vpiDefName:work@MyInterface
     |vpiName:MyInterfaceInstance
     |vpiFullName:work@TopModule.MyInterfaceInstance
     |vpiModport:
     \_modport: (submodule1), parent:MyInterfaceInstance
       |vpiName:submodule1
       |vpiIODecl:
       \_io_decl: (setting), parent:submodule1
         |vpiName:setting
         |vpiDirection:1
       |vpiIODecl:
       \_io_decl: (other_setting), parent:submodule1
         |vpiName:other_setting
         |vpiDirection:2
       |vpiIODecl:
       \_io_decl: (mysig_out), parent:submodule1
         |vpiName:mysig_out
         |vpiDirection:2
       |vpiIODecl:
       \_io_decl: (passThrough), parent:submodule1
         |vpiName:passThrough
         |vpiDirection:2
       |vpiInterface:
       \_interface: work@MyInterface (MyInterfaceInstance), file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:12, parent:work@TopModule
     |vpiModport:
     \_modport: (submodule2), parent:MyInterfaceInstance
       |vpiName:submodule2
       |vpiIODecl:
       \_io_decl: (setting), parent:submodule2
         |vpiName:setting
         |vpiDirection:1
       |vpiIODecl:
       \_io_decl: (other_setting), parent:submodule2
         |vpiName:other_setting
         |vpiDirection:2
       |vpiIODecl:
       \_io_decl: (mysig_out), parent:submodule2
         |vpiName:mysig_out
         |vpiDirection:1
       |vpiIODecl:
       \_io_decl: (passThrough), parent:submodule2
         |vpiName:passThrough
         |vpiDirection:2
       |vpiInterface:
       \_interface: work@MyInterface (MyInterfaceInstance), file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:12, parent:work@TopModule
     |vpiNet:
     \_logic_net: (setting), line:35, parent:MyInterfaceInstance
       |vpiName:setting
       |vpiFullName:work@TopModule.MyInterfaceInstance.setting
       |vpiNetType:36
     |vpiNet:
     \_logic_net: (other_setting), line:36, parent:MyInterfaceInstance
       |vpiName:other_setting
       |vpiFullName:work@TopModule.MyInterfaceInstance.other_setting
       |vpiNetType:36
       |vpiRange:
       \_range: , line:36
         |vpiLeftRange:
         \_constant: , line:36
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:36
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (mysig_out), line:38, parent:MyInterfaceInstance
       |vpiName:mysig_out
       |vpiFullName:work@TopModule.MyInterfaceInstance.mysig_out
       |vpiNetType:36
       |vpiRange:
       \_range: , line:38
         |vpiLeftRange:
         \_constant: , line:38
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:38
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (passThrough), line:40, parent:MyInterfaceInstance
       |vpiName:passThrough
       |vpiFullName:work@TopModule.MyInterfaceInstance.passThrough
       |vpiNetType:36
       |vpiRange:
       \_range: , line:40
         |vpiLeftRange:
         \_constant: , line:40
           |vpiConstType:7
           |vpiDecompile:15
           |vpiSize:32
           |INT:15
         |vpiRightRange:
         \_constant: , line:40
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiInstance:
     \_module: work@TopModule (work@TopModule), file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:3
   |vpiModule:
   \_module: work@SubModule1 (u_SubModule1), file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:14, parent:work@TopModule
     |vpiDefName:work@SubModule1
     |vpiName:u_SubModule1
     |vpiFullName:work@TopModule.u_SubModule1
     |vpiPort:
     \_port: (clk), line:60, parent:u_SubModule1
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk), line:15
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:4, parent:work@TopModule
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:60, parent:u_SubModule1
           |vpiName:clk
           |vpiFullName:work@TopModule.u_SubModule1.clk
           |vpiNetType:36
     |vpiPort:
     \_port: (rst), line:61, parent:u_SubModule1
       |vpiName:rst
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (rst), line:16
         |vpiName:rst
         |vpiActual:
         \_logic_net: (rst), line:5, parent:work@TopModule
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (rst), line:61, parent:u_SubModule1
           |vpiName:rst
           |vpiFullName:work@TopModule.u_SubModule1.rst
           |vpiNetType:36
     |vpiPort:
     \_port: (u_MyInterface), line:62, parent:u_SubModule1
       |vpiName:u_MyInterface
       |vpiDirection:5
       |vpiHighConn:
       \_ref_obj: (MyInterfaceInstance), line:17
         |vpiName:MyInterfaceInstance
         |vpiActual:
         \_interface: work@MyInterface (MyInterfaceInstance), file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:12
           |vpiDefName:work@MyInterface
           |vpiName:MyInterfaceInstance
           |vpiModport:
           \_modport: (submodule1)
             |vpiName:submodule1
             |vpiIODecl:
             \_io_decl: (setting)
               |vpiName:setting
               |vpiDirection:1
             |vpiIODecl:
             \_io_decl: (other_setting)
               |vpiName:other_setting
               |vpiDirection:2
             |vpiIODecl:
             \_io_decl: (mysig_out)
               |vpiName:mysig_out
               |vpiDirection:2
             |vpiIODecl:
             \_io_decl: (passThrough)
               |vpiName:passThrough
               |vpiDirection:2
             |vpiInterface:
             \_interface: work@MyInterface (MyInterfaceInstance), file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:12
           |vpiModport:
           \_modport: (submodule2)
             |vpiName:submodule2
             |vpiIODecl:
             \_io_decl: (setting)
               |vpiName:setting
               |vpiDirection:1
             |vpiIODecl:
             \_io_decl: (other_setting)
               |vpiName:other_setting
               |vpiDirection:2
             |vpiIODecl:
             \_io_decl: (mysig_out)
               |vpiName:mysig_out
               |vpiDirection:1
             |vpiIODecl:
             \_io_decl: (passThrough)
               |vpiName:passThrough
               |vpiDirection:2
             |vpiInterface:
             \_interface: work@MyInterface (MyInterfaceInstance), file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:12
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_modport: (submodule1)
           |vpiName:submodule1
           |vpiIODecl:
           \_io_decl: (setting)
             |vpiName:setting
             |vpiDirection:1
             |vpiExpr:
             \_logic_net: (setting), line:35
               |vpiName:setting
               |vpiNetType:36
           |vpiIODecl:
           \_io_decl: (other_setting)
             |vpiName:other_setting
             |vpiDirection:2
             |vpiExpr:
             \_logic_net: (other_setting), line:36
               |vpiName:other_setting
               |vpiNetType:36
               |vpiRange:
               \_range: , line:36
                 |vpiLeftRange:
                 \_constant: , line:36
                   |vpiDecompile:2
                   |INT:2
                 |vpiRightRange:
                 \_constant: , line:36
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
           |vpiIODecl:
           \_io_decl: (mysig_out)
             |vpiName:mysig_out
             |vpiDirection:2
             |vpiExpr:
             \_logic_net: (mysig_out), line:38
               |vpiName:mysig_out
               |vpiNetType:36
               |vpiRange:
               \_range: , line:38
                 |vpiLeftRange:
                 \_constant: , line:38
                   |vpiConstType:7
                   |vpiDecompile:1
                   |vpiSize:32
                   |INT:1
                 |vpiRightRange:
                 \_constant: , line:38
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
           |vpiIODecl:
           \_io_decl: (passThrough)
             |vpiName:passThrough
             |vpiDirection:2
             |vpiExpr:
             \_logic_net: (passThrough), line:40
               |vpiName:passThrough
               |vpiNetType:36
               |vpiRange:
               \_range: , line:40
                 |vpiLeftRange:
                 \_constant: , line:40
                   |vpiConstType:7
                   |vpiDecompile:15
                   |vpiSize:32
                   |INT:15
                 |vpiRightRange:
                 \_constant: , line:40
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
           |vpiInterface:
           \_interface: work@MyInterface (u_MyInterface), file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:14
             |vpiDefName:work@MyInterface
             |vpiName:u_MyInterface
             |vpiModport:
             \_modport: (submodule1)
             |vpiModport:
             \_modport: (submodule2)
               |vpiName:submodule2
               |vpiIODecl:
               \_io_decl: (setting)
                 |vpiName:setting
                 |vpiDirection:1
                 |vpiExpr:
                 \_logic_net: (setting), line:35
               |vpiIODecl:
               \_io_decl: (other_setting)
                 |vpiName:other_setting
                 |vpiDirection:2
                 |vpiExpr:
                 \_logic_net: (other_setting), line:36
               |vpiIODecl:
               \_io_decl: (mysig_out)
                 |vpiName:mysig_out
                 |vpiDirection:1
                 |vpiExpr:
                 \_logic_net: (mysig_out), line:38
               |vpiIODecl:
               \_io_decl: (passThrough)
                 |vpiName:passThrough
                 |vpiDirection:2
                 |vpiExpr:
                 \_logic_net: (passThrough), line:40
               |vpiInterface:
               \_interface: work@MyInterface (u_MyInterface), file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:14
     |vpiPort:
     \_port: (outOther), line:63, parent:u_SubModule1
       |vpiName:outOther
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (outOther), line:18
         |vpiName:outOther
         |vpiActual:
         \_logic_net: (outOther), line:6, parent:work@TopModule
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (sig), line:63, parent:u_SubModule1
           |vpiName:sig
           |vpiFullName:work@TopModule.u_SubModule1.sig
           |vpiNetType:36
           |vpiRange:
           \_range: , line:63
             |vpiLeftRange:
             \_constant: , line:63
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
             |vpiRightRange:
             \_constant: , line:63
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (sig), line:64, parent:u_SubModule1
       |vpiName:sig
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (sig), line:19
         |vpiName:sig
         |vpiActual:
         \_logic_net: (sig), line:7, parent:work@TopModule
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (outOther), line:64, parent:u_SubModule1
           |vpiName:outOther
           |vpiFullName:work@TopModule.u_SubModule1.outOther
           |vpiNetType:36
           |vpiRange:
           \_range: , line:64
             |vpiLeftRange:
             \_constant: , line:64
               |vpiConstType:7
               |vpiDecompile:21
               |vpiSize:32
               |INT:21
             |vpiRightRange:
             \_constant: , line:64
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiInterface:
     \_interface: work@MyInterface (MyInterfaceInstanceInSub), file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:78, parent:u_SubModule1
       |vpiDefName:work@MyInterface
       |vpiName:MyInterfaceInstanceInSub
       |vpiFullName:work@TopModule.u_SubModule1.MyInterfaceInstanceInSub
       |vpiModport:
       \_modport: (submodule1), parent:MyInterfaceInstanceInSub
         |vpiName:submodule1
         |vpiIODecl:
         \_io_decl: (setting), parent:submodule1
           |vpiName:setting
           |vpiDirection:1
         |vpiIODecl:
         \_io_decl: (other_setting), parent:submodule1
           |vpiName:other_setting
           |vpiDirection:2
         |vpiIODecl:
         \_io_decl: (mysig_out), parent:submodule1
           |vpiName:mysig_out
           |vpiDirection:2
         |vpiIODecl:
         \_io_decl: (passThrough), parent:submodule1
           |vpiName:passThrough
           |vpiDirection:2
         |vpiInterface:
         \_interface: work@MyInterface (MyInterfaceInstanceInSub), file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:78, parent:u_SubModule1
       |vpiModport:
       \_modport: (submodule2), parent:MyInterfaceInstanceInSub
         |vpiName:submodule2
         |vpiIODecl:
         \_io_decl: (setting), parent:submodule2
           |vpiName:setting
           |vpiDirection:1
         |vpiIODecl:
         \_io_decl: (other_setting), parent:submodule2
           |vpiName:other_setting
           |vpiDirection:2
         |vpiIODecl:
         \_io_decl: (mysig_out), parent:submodule2
           |vpiName:mysig_out
           |vpiDirection:1
         |vpiIODecl:
         \_io_decl: (passThrough), parent:submodule2
           |vpiName:passThrough
           |vpiDirection:2
         |vpiInterface:
         \_interface: work@MyInterface (MyInterfaceInstanceInSub), file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:78, parent:u_SubModule1
       |vpiNet:
       \_logic_net: (setting), line:35, parent:MyInterfaceInstanceInSub
         |vpiName:setting
         |vpiFullName:work@TopModule.u_SubModule1.MyInterfaceInstanceInSub.setting
         |vpiNetType:36
       |vpiNet:
       \_logic_net: (other_setting), line:36, parent:MyInterfaceInstanceInSub
         |vpiName:other_setting
         |vpiFullName:work@TopModule.u_SubModule1.MyInterfaceInstanceInSub.other_setting
         |vpiNetType:36
         |vpiRange:
         \_range: , line:36
           |vpiLeftRange:
           \_constant: , line:36
             |vpiConstType:7
             |vpiDecompile:21
             |vpiSize:32
             |INT:21
           |vpiRightRange:
           \_constant: , line:36
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
       |vpiNet:
       \_logic_net: (mysig_out), line:38, parent:MyInterfaceInstanceInSub
         |vpiName:mysig_out
         |vpiFullName:work@TopModule.u_SubModule1.MyInterfaceInstanceInSub.mysig_out
         |vpiNetType:36
         |vpiRange:
         \_range: , line:38
           |vpiLeftRange:
           \_constant: , line:38
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:38
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
       |vpiNet:
       \_logic_net: (passThrough), line:40, parent:MyInterfaceInstanceInSub
         |vpiName:passThrough
         |vpiFullName:work@TopModule.u_SubModule1.MyInterfaceInstanceInSub.passThrough
         |vpiNetType:36
         |vpiRange:
         \_range: , line:40
           |vpiLeftRange:
           \_constant: , line:40
             |vpiConstType:7
             |vpiDecompile:15
             |vpiSize:32
             |INT:15
           |vpiRightRange:
           \_constant: , line:40
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
       |vpiInstance:
       \_module: work@SubModule1 (u_SubModule1), file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:14, parent:work@TopModule
     |vpiModule:
     \_module: work@SubModule2 (u_SubModule2), file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:80, parent:u_SubModule1
       |vpiDefName:work@SubModule2
       |vpiName:u_SubModule2
       |vpiFullName:work@TopModule.u_SubModule1.u_SubModule2
       |vpiPort:
       \_port: (clk), line:96, parent:u_SubModule2
         |vpiName:clk
         |vpiDirection:1
         |vpiHighConn:
         \_ref_obj: (clk), line:81
           |vpiName:clk
           |vpiActual:
           \_logic_net: (clk), line:60, parent:u_SubModule1
         |vpiLowConn:
         \_ref_obj: 
           |vpiActual:
           \_logic_net: (clk), line:96, parent:u_SubModule2
             |vpiName:clk
             |vpiFullName:work@TopModule.u_SubModule1.u_SubModule2.clk
             |vpiNetType:36
       |vpiPort:
       \_port: (rst), line:97, parent:u_SubModule2
         |vpiName:rst
         |vpiDirection:1
         |vpiHighConn:
         \_ref_obj: (rst), line:82
           |vpiName:rst
           |vpiActual:
           \_logic_net: (rst), line:61, parent:u_SubModule1
         |vpiLowConn:
         \_ref_obj: 
           |vpiActual:
           \_logic_net: (rst), line:97, parent:u_SubModule2
             |vpiName:rst
             |vpiFullName:work@TopModule.u_SubModule1.u_SubModule2.rst
             |vpiNetType:36
       |vpiPort:
       \_port: (u_MyInterfaceInSub2), line:98, parent:u_SubModule2
         |vpiName:u_MyInterfaceInSub2
         |vpiDirection:5
         |vpiHighConn:
         \_ref_obj: (u_MyInterface), line:83
           |vpiName:u_MyInterface
           |vpiActual:
           \_interface: work@MyInterface (u_MyInterface), file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:14
         |vpiLowConn:
         \_ref_obj: 
           |vpiActual:
           \_modport: (submodule2)
             |vpiName:submodule2
             |vpiIODecl:
             \_io_decl: (setting)
               |vpiName:setting
               |vpiDirection:1
               |vpiExpr:
               \_logic_net: (setting), line:35
                 |vpiName:setting
                 |vpiNetType:36
             |vpiIODecl:
             \_io_decl: (other_setting)
               |vpiName:other_setting
               |vpiDirection:2
               |vpiExpr:
               \_logic_net: (other_setting), line:36
                 |vpiName:other_setting
                 |vpiNetType:36
                 |vpiRange:
                 \_range: , line:36
                   |vpiLeftRange:
                   \_constant: , line:36
                     |vpiDecompile:2
                     |INT:2
                   |vpiRightRange:
                   \_constant: , line:36
                     |vpiConstType:7
                     |vpiDecompile:0
                     |vpiSize:32
                     |INT:0
             |vpiIODecl:
             \_io_decl: (mysig_out)
               |vpiName:mysig_out
               |vpiDirection:1
               |vpiExpr:
               \_logic_net: (mysig_out), line:38
                 |vpiName:mysig_out
                 |vpiNetType:36
                 |vpiRange:
                 \_range: , line:38
                   |vpiLeftRange:
                   \_constant: , line:38
                     |vpiConstType:7
                     |vpiDecompile:1
                     |vpiSize:32
                     |INT:1
                   |vpiRightRange:
                   \_constant: , line:38
                     |vpiConstType:7
                     |vpiDecompile:0
                     |vpiSize:32
                     |INT:0
             |vpiIODecl:
             \_io_decl: (passThrough)
               |vpiName:passThrough
               |vpiDirection:2
               |vpiExpr:
               \_logic_net: (passThrough), line:40
                 |vpiName:passThrough
                 |vpiNetType:36
                 |vpiRange:
                 \_range: , line:40
                   |vpiLeftRange:
                   \_constant: , line:40
                     |vpiConstType:7
                     |vpiDecompile:15
                     |vpiSize:32
                     |INT:15
                   |vpiRightRange:
                   \_constant: , line:40
                     |vpiConstType:7
                     |vpiDecompile:0
                     |vpiSize:32
                     |INT:0
             |vpiInterface:
             \_interface: work@MyInterface (u_MyInterfaceInSub2), file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:80
               |vpiDefName:work@MyInterface
               |vpiName:u_MyInterfaceInSub2
               |vpiModport:
               \_modport: (submodule1)
                 |vpiName:submodule1
                 |vpiIODecl:
                 \_io_decl: (setting)
                   |vpiName:setting
                   |vpiDirection:1
                   |vpiExpr:
                   \_logic_net: (setting), line:35
                 |vpiIODecl:
                 \_io_decl: (other_setting)
                   |vpiName:other_setting
                   |vpiDirection:2
                   |vpiExpr:
                   \_logic_net: (other_setting), line:36
                 |vpiIODecl:
                 \_io_decl: (mysig_out)
                   |vpiName:mysig_out
                   |vpiDirection:2
                   |vpiExpr:
                   \_logic_net: (mysig_out), line:38
                 |vpiIODecl:
                 \_io_decl: (passThrough)
                   |vpiName:passThrough
                   |vpiDirection:2
                   |vpiExpr:
                   \_logic_net: (passThrough), line:40
                 |vpiInterface:
                 \_interface: work@MyInterface (u_MyInterfaceInSub2), file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:80
               |vpiModport:
               \_modport: (submodule2)
       |vpiPort:
       \_port: (u_MyInterfaceInSub3), line:99, parent:u_SubModule2
         |vpiName:u_MyInterfaceInSub3
         |vpiDirection:5
         |vpiHighConn:
         \_ref_obj: (MyInterfaceInstanceInSub), line:84
           |vpiName:MyInterfaceInstanceInSub
           |vpiActual:
           \_interface: work@MyInterface (MyInterfaceInstanceInSub), file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:78
             |vpiDefName:work@MyInterface
             |vpiName:MyInterfaceInstanceInSub
             |vpiModport:
             \_modport: (submodule1)
               |vpiName:submodule1
               |vpiIODecl:
               \_io_decl: (setting)
                 |vpiName:setting
                 |vpiDirection:1
               |vpiIODecl:
               \_io_decl: (other_setting)
                 |vpiName:other_setting
                 |vpiDirection:2
               |vpiIODecl:
               \_io_decl: (mysig_out)
                 |vpiName:mysig_out
                 |vpiDirection:2
               |vpiIODecl:
               \_io_decl: (passThrough)
                 |vpiName:passThrough
                 |vpiDirection:2
               |vpiInterface:
               \_interface: work@MyInterface (MyInterfaceInstanceInSub), file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:78
             |vpiModport:
             \_modport: (submodule2)
               |vpiName:submodule2
               |vpiIODecl:
               \_io_decl: (setting)
                 |vpiName:setting
                 |vpiDirection:1
               |vpiIODecl:
               \_io_decl: (other_setting)
                 |vpiName:other_setting
                 |vpiDirection:2
               |vpiIODecl:
               \_io_decl: (mysig_out)
                 |vpiName:mysig_out
                 |vpiDirection:1
               |vpiIODecl:
               \_io_decl: (passThrough)
                 |vpiName:passThrough
                 |vpiDirection:2
               |vpiInterface:
               \_interface: work@MyInterface (MyInterfaceInstanceInSub), file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:78
         |vpiLowConn:
         \_ref_obj: 
           |vpiActual:
           \_modport: (submodule2)
             |vpiName:submodule2
             |vpiIODecl:
             \_io_decl: (setting)
               |vpiName:setting
               |vpiDirection:1
               |vpiExpr:
               \_logic_net: (setting), line:35
             |vpiIODecl:
             \_io_decl: (other_setting)
               |vpiName:other_setting
               |vpiDirection:2
               |vpiExpr:
               \_logic_net: (other_setting), line:36
             |vpiIODecl:
             \_io_decl: (mysig_out)
               |vpiName:mysig_out
               |vpiDirection:1
               |vpiExpr:
               \_logic_net: (mysig_out), line:38
             |vpiIODecl:
             \_io_decl: (passThrough)
               |vpiName:passThrough
               |vpiDirection:2
               |vpiExpr:
               \_logic_net: (passThrough), line:40
             |vpiInterface:
             \_interface: work@MyInterface (u_MyInterfaceInSub3), file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:80
               |vpiDefName:work@MyInterface
               |vpiName:u_MyInterfaceInSub3
               |vpiModport:
               \_modport: (submodule1)
                 |vpiName:submodule1
                 |vpiIODecl:
                 \_io_decl: (setting)
                   |vpiName:setting
                   |vpiDirection:1
                   |vpiExpr:
                   \_logic_net: (setting), line:35
                 |vpiIODecl:
                 \_io_decl: (other_setting)
                   |vpiName:other_setting
                   |vpiDirection:2
                   |vpiExpr:
                   \_logic_net: (other_setting), line:36
                 |vpiIODecl:
                 \_io_decl: (mysig_out)
                   |vpiName:mysig_out
                   |vpiDirection:2
                   |vpiExpr:
                   \_logic_net: (mysig_out), line:38
                 |vpiIODecl:
                 \_io_decl: (passThrough)
                   |vpiName:passThrough
                   |vpiDirection:2
                   |vpiExpr:
                   \_logic_net: (passThrough), line:40
                 |vpiInterface:
                 \_interface: work@MyInterface (u_MyInterfaceInSub3), file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:80
               |vpiModport:
               \_modport: (submodule2)
       |vpiNet:
       \_logic_net: (clk), line:96, parent:u_SubModule2
       |vpiNet:
       \_logic_net: (rst), line:97, parent:u_SubModule2
       |vpiNet:
       \_logic_net: (u_MyInterfaceInSub2), line:98, parent:u_SubModule2
         |vpiName:u_MyInterfaceInSub2
         |vpiFullName:work@TopModule.u_SubModule1.u_SubModule2.u_MyInterfaceInSub2
       |vpiNet:
       \_logic_net: (u_MyInterfaceInSub3), line:99, parent:u_SubModule2
         |vpiName:u_MyInterfaceInSub3
         |vpiFullName:work@TopModule.u_SubModule1.u_SubModule2.u_MyInterfaceInSub3
       |vpiInstance:
       \_module: work@SubModule1 (u_SubModule1), file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:14, parent:work@TopModule
     |vpiNet:
     \_logic_net: (clk), line:60, parent:u_SubModule1
     |vpiNet:
     \_logic_net: (rst), line:61, parent:u_SubModule1
     |vpiNet:
     \_logic_net: (sig), line:63, parent:u_SubModule1
     |vpiNet:
     \_logic_net: (outOther), line:64, parent:u_SubModule1
     |vpiNet:
     \_logic_net: (u_MyInterface), line:62, parent:u_SubModule1
       |vpiName:u_MyInterface
       |vpiFullName:work@TopModule.u_SubModule1.u_MyInterface
     |vpiInstance:
     \_module: work@TopModule (work@TopModule), file:<a href="../../../../third_party/tools/yosys/tests/svinterfaces/svinterface1.sv.html" target="file-frame">third_party/tools/yosys/tests/svinterfaces/svinterface1.sv</a>, line:3
   |vpiNet:
   \_logic_net: (clk), line:4, parent:work@TopModule
   |vpiNet:
   \_logic_net: (rst), line:5, parent:work@TopModule
   |vpiNet:
   \_logic_net: (outOther), line:6, parent:work@TopModule
   |vpiNet:
   \_logic_net: (sig), line:7, parent:work@TopModule
   |vpiNet:
   \_logic_net: (flip), line:8, parent:work@TopModule
   |vpiNet:
   \_logic_net: (sig_out), line:9, parent:work@TopModule
   |vpiNet:
   \_logic_net: (passThrough), line:10, parent:work@TopModule
Object: \work_TopModule of type 3000
Object: \work_MyInterface of type 601
Object: \setting of type 36
Object: \other_setting of type 36
Object: \mysig_out of type 36
Object: \passThrough of type 36
Object: \submodule1 of type 606
Object: \setting of type 28
Object: \other_setting of type 28
Object: \mysig_out of type 28
Object: \passThrough of type 28
Object: \submodule2 of type 606
Object: \setting of type 28
Object: \other_setting of type 28
Object: \mysig_out of type 28
Object: \passThrough of type 28
Object: \work_TopModule of type 32
Object: \MyInterfaceInstance of type 601
Object: \clk of type 44
Object: \rst of type 44
Object: \outOther of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \sig of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \flip of type 44
Object: \sig_out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \passThrough of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \u_SubModule1 of type 32
Object: \MyInterfaceInstanceInSub of type 601
Object: \clk of type 44
Object: \rst of type 44
Object: \u_MyInterface of type 44
Object: \outOther of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \sig of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \u_SubModule2 of type 32
Object: \clk of type 44
Object: \rst of type 44
Object: \u_MyInterfaceInSub2 of type 44
Object: \u_MyInterfaceInSub3 of type 44
Object: \clk of type 36
Object: \rst of type 36
Object: \u_MyInterfaceInSub2 of type 36
Object: \u_MyInterfaceInSub3 of type 36
Object: \clk of type 36
Object: \rst of type 36
Object: \sig of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \outOther of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \u_MyInterface of type 36
Object: \clk of type 36
Object: \rst of type 36
Object: \outOther of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \sig of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \flip of type 36
Object: \sig_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \passThrough of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_SubModule1 of type 32
Object: \clk of type 44
Object: \rst of type 44
Object: \u_MyInterface of type 44
VPI ERROR: Bad usage of vpi_get_str
Segmentation fault

</pre>
</body>