# Version 2.36
# Generated 28/01/2022 GMT

# Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
# All rights reserved.
# 
# This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
# 
# Redistribution and use in source and binary forms, with or without modification, are
# permitted provided that the following conditions are met:
# 
#     1. Redistributions of source code must retain the above copyright notice, this list of
#        conditions and the following disclaimer.
# 
#     2. Redistributions in binary form must reproduce the above copyright notice, this list
#        of conditions and the following disclaimer in the documentation and/or other
#        materials provided with the distribution. Publication is not required when
#        this file is used in an embedded application.
# 
#     3. Microchip's name may not be used to endorse or promote products derived from this
#        software without specific prior written permission.
# 
# THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
# INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
# PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
# INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
# LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#	PICC.INI
#	This file defines the memory sizes and organization
#	of a PIC10/12/16 device
#
#	All values are in hexadecimal unless otherwise stated.
#
#	Fields used are:
#
#	ARCH=<processor_architecture>
#			PIC12, PIC14 or PIC16, corresponding to baseline,
#			midrange and high end respectively
#	PROCID=<id>
#			Microchip processor identifier. This corresponds
#			to the processor field in Microchip COFF output.
#	ROMSIZE=<size_of_rom>
#			Size of program memory (words) in hex
#	BANKS=<num_banks>
#			Number of data memory banks used (for the
#			midrange, this will always be at least 2)
#	RAMBANK=<range_start>,<range_end>
#			This field may appear multiple times and
#			specifies a RAM bank memory range. e.g. A0,BF
#	COMMON=<range_start>,<range_end>
#			Specifies an area of RAM that is mirrored in all
#			banks, i.e. is accessible regardless of RPn settings.
#	ICD1RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD
#	ICD2RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD2
#	ICD3RAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD3 and REAL-ICE
#	ICD1ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD
#	ICD2ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD2
#	ICD3ROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD3 and REAL-ICE
#	DATABANK=<bank>
#			Identifies which bank the EEDATA/PMDATA register is found.
#			Used for library selection.
#
#	FLASHTYPE=<string>
#			Indicates if and how this midrange processor is capable of reading
#			and how a device can write to its own program memory.
#			READ - Read only
#			READWRITE_1 - Writes one word at a time, erasure is automatic
#			READWRITE_A - Writes done in blocks of words, block erasure automatic
#			READWRITE_B - Writes done in blocks, erasure is separate step
#
#	FLASH_READ=<size>
#			The number of words read in a flash-read operation. Default is zero.
#
#	FLASH_WRITE=<size>
#			The number of words in flash writing block. Default is zero.
#
#	FLASH_ERASE=<size>
#			The number of words in a flash-erase block. Default is FLASH_WRITE size.
#
#	EEPROM=<range_start-range_end>
#			Identifies the range (bytes) of EEPROM available to this device
#
#	FLASHDATA=<range_start-range_end>
#			Defines the range of flash memory used to access EEPROM data
#
#	OSCCAL=<address>
#			The address where the OSCCAL sfr is located.
#
#	OSCCON=<address>
#			The address where the OSCCON sfr is located.
#
#	OSCHOW=<string>
#			How does the device calibrate its oscillator?
#			RETLW - The device's oscillator calibration constant is stored at the top
#			of program memory in a RETLW instruction, the compiler can assign this
#			to the OSCCAL sfr which is located at OSCCAL.
#			CALWORD - The device stores the oscillator constant in a calibration
#			word located in flash program memory.  The word is read from program
#			memory and assigned to OSCCAL.  The compiler does not perform this
#			operation.  It must be done by the user's program.
#
#	CONFIG=<range_start-range_end>
#			Define a new address range for the configuration register region if
#			the address range differs from the traditional range for its
#			architecture type.
#
#	IDLOC=<range_start-range_end>
#			Define a new address range for the user ID location region if
#			the address range differs from the traditional range for its
#			architecture type.
#
#	STACKDEPTH=<limit>
#			This is used set the maximum stack level depth for a processor. If not specified,
#			the default setting will be 2 for baseline PICs, 8 for midrange PICs and 16 for
#			high-end PICs and enhanced mid-range PICs.
#
#	VOLSFRS=<range_start>-<range_end>,...
#			Instructions generated by the compiler that access SFRs in the given memory
#			ranges will won't be optimized by the assembly optimizer
#
#	BANKSIZE=<size>
#			Maximum number of bytes in a RAM bank.
#
#	PAGESIZE=<size>
#			Maximum number of words in a program memory page.
#
#	LINEARBASE=<addr>
#			Base address of the virtual linear data memory, exclusive to enhanced mid-range devices.
#
#   PCBITS=<number of bits>
#           How many implemented bits are there in the PC?
#
#   EEADRBITS=<number of bits>
#           How many bits are available to address data EEPROM, if any.
#
#   BANKSELBITS=<number of bits>
#           Number of bits available for bank-selection.
#
#   EEPROMINT=<EEREG_INT|NVMREG_INT>
#   		Which register interface is used to access the device's EEPROM, if any.
#
#	SFR=<name>,<address>,<bit-width>
#			Describes a SFR of the device.  The address is in hexadecimal, and the bit-width decimal.
#			SFRs are sorted in order of address, and then by bit-width in descending order.  If an SFR duplicates
#			an address, then that SFR is an alias of the first with that address.  An SFR that has a bit-width
#			greater than the next, but the next also shares the same address, then that SFR is a joined SFR
#			of those that follow, but limited by its bit-width.
#
#	SFRFLD=<name>,<address>,<bit-position>,<bit-width>
#			Describes a SFR bit-field of the device.  The address is in hexadecimal, and the bit-width and
#			bit-position are decimal. SFRFLDs are sorted in order of address.
#
#	CONFIGPROG=<num_regs>,<delta>,<alignment>
#	IDLOCPROG=<num_regs>,<delta>,<alignment>
#			These describe the programming characteristics of configuration and user id memory.
#			Where,
#			<num_regs> = the number of registers (equivalent to a CWORD in CFGDATA files) per programming unit.
#			<delta> = the address delta between contiguous registers, i.e. the addresses of a CWORD.
#			<alignment> = the address alignment of programming units, where the address is that of the first CWORD
#							in the programming unit.
#

[MCP19128]
ARCH=PIC14
BANKS=4
BANKSELBITS=0x2
BANKSIZE=0x80
COMMON=70-7F,F0-FF,170-17F,1F0-1FF
CONFIG=2007-2007
CONFIGPROG=1,1,1
FLASHTYPE=READWRITE_A
FLASH_ERASE=10
FLASH_READ=1
FLASH_WRITE=4
ICD3RAM=70-70,165-170
ICD3ROM=1F00-1FFF
IDLOC=2000-2003
IDLOCPROG=1,1,1
MAKE=MICROCHIP
OSCCON=1B
PAGESIZE=0x800
PCBITS=0xD
PROCID=A2D5
RAMBANK=20-7F,A0-EF,120-16F
ROMSIZE=2000
SFR=INDF,0,8
SFR=TMR0,1,8
SFR=PCL,2,8
SFR=STATUS,3,8
SFR=FSR,4,8
SFR=PORTGPA,5,8
SFR=PORTA,5,8
SFR=PORTGPB,6,8
SFR=PORTB,6,8
SFR=PIR1,7,8
SFR=PIR2,8,8
SFR=PIR3,9,8
SFR=PCLATH,A,8
SFR=INTCON,B,8
SFR=TMR1,C,16
SFR=TMR1L,C,8
SFR=TMR1H,D,8
SFR=T1GCON,E,8
SFR=TMR2,F,8
SFR=PR2,10,8
SFR=TMR4,11,8
SFR=PR4,12,8
SFR=TCON,13,8
SFR=PCON,14,8
SFR=PWM0PH,15,8
SFR=PWM0R,16,8
SFR=PWM1R,17,8
SFR=PWM2R,18,8
SFR=PWM3R,19,8
SFR=PWMCON,1A,8
SFR=OSCCON,1B,8
SFR=ADRESL,1C,8
SFR=ADRESH,1D,8
SFR=ADCON0,1E,8
SFR=ADCON1,1F,8
SFR=OPTION_REG,81,8
SFR=TRISGPA,85,8
SFR=TRISA,85,8
SFR=TRISGPB,86,8
SFR=PIE1,87,8
SFR=PIE2,88,8
SFR=PIE3,89,8
SFR=INTEDGE1,8C,8
SFR=INTEDGE2,8D,8
SFR=MODECON1,8E,8
SFR=MODECON2,8F,8
SFR=EACON,90,8
SFR=SENSECON,91,8
SFR=DEADCON1,92,8
SFR=DEADCON2,93,8
SFR=REFCON1,94,8
SFR=REFCON2,95,8
SFR=REFCON3,96,8
SFR=REFCON4,97,8
SFR=V1REF,98,8
SFR=V2REF,99,8
SFR=I1REF,9A,8
SFR=I2REF,9B,8
SFR=SLPCRCON,9C,8
SFR=SSCON,9D,8
SFR=ABECON,9E,8
SFR=OVCON,9F,8
SFR=WPUGPA,105,8
SFR=WPUGPB,106,8
SFR=BAUDCON,107,8
SFR=SPBRGL,108,8
SFR=SPBRGH,109,8
SFR=RCREG,10C,8
SFR=TXREG,10D,8
SFR=TXSTA,10E,8
SFR=RCSTA,10F,8
SFR=SSPADD,110,8
SFR=SSPBUF,111,8
SFR=SSPCON1,112,8
SFR=SSPCON2,113,8
SFR=SSPCON3,114,8
SFR=SSPMSK,115,8
SFR=SSPSTAT,116,8
SFR=SSPADD2,117,8
SFR=SSPMSK2,118,8
SFR=CC1RL,119,8
SFR=CC1RH,11A,8
SFR=CC2RL,11B,8
SFR=CC2RH,11C,8
SFR=CCDCON,11D,8
SFR=IOCA,185,8
SFR=IOCB,186,8
SFR=ANSEL,187,8
SFR=TMUXCON0,188,8
SFR=TMUXCON1,189,8
SFR=PORTICD,18C,8
SFR=TRISICD,18D,8
SFR=ICKBUG,18E,8
SFR=BIGBUG,18F,8
SFR=PMCON1,190,8
SFR=PMCON2,191,8
SFR=PMADR,192,16
SFR=PMADRL,192,8
SFR=PMADRH,193,8
SFR=PMDAT,194,16
SFR=PMADATL,194,8
SFR=PMADATH,195,8
SFR=CALCON1,196,8
SFR=CALCON2,197,8
SFR=CALADR,198,8
SFR=CALDATWR,199,8
SFR=CALDATRD,19A,8
SFR=ATSTCON0,19B,8
SFR=ATSTCON1,19C,8
SFRFLD=C,3,0,1
SFRFLD=DC,3,1,1
SFRFLD=Z,3,2,1
SFRFLD=nPD,3,3,1
SFRFLD=nTO,3,4,1
SFRFLD=RP,3,5,2
SFRFLD=IRP,3,7,1
SFRFLD=RP0,3,5,1
SFRFLD=RP1,3,6,1
SFRFLD=GPA0,5,0,1
SFRFLD=GPA1,5,1,1
SFRFLD=GPA2,5,2,1
SFRFLD=GPA3,5,3,1
SFRFLD=GPA4,5,4,1
SFRFLD=GPA5,5,5,1
SFRFLD=GPA6,5,6,1
SFRFLD=GPA7,5,7,1
SFRFLD=GPIO0,5,0,1
SFRFLD=GPIO1,5,1,1
SFRFLD=GPIO2,5,2,1
SFRFLD=GPIO3,5,3,1
SFRFLD=GPIO4,5,4,1
SFRFLD=GPIO5,5,5,1
SFRFLD=GPIO6,5,6,1
SFRFLD=GPIO7,5,7,1
SFRFLD=RA0,5,0,1
SFRFLD=RA1,5,1,1
SFRFLD=RA2,5,2,1
SFRFLD=RA3,5,3,1
SFRFLD=RA4,5,4,1
SFRFLD=RA5,5,5,1
SFRFLD=RA6,5,6,1
SFRFLD=RA7,5,7,1
SFRFLD=GPB0,6,0,1
SFRFLD=GPB1,6,1,1
SFRFLD=GPB2,6,2,1
SFRFLD=GPB3,6,3,1
SFRFLD=GPB4,6,4,1
SFRFLD=GPB5,6,5,1
SFRFLD=GPB6,6,6,1
SFRFLD=RB0,6,0,1
SFRFLD=RB1,6,1,1
SFRFLD=RB2,6,2,1
SFRFLD=RB4,6,4,1
SFRFLD=RB5,6,5,1
SFRFLD=RB6,6,6,1
SFRFLD=RB7,6,7,1
SFRFLD=TMR1IF,7,0,1
SFRFLD=TMR2IF,7,1,1
SFRFLD=TIMR4IF,7,2,1
SFRFLD=TIMR1GIF,7,3,1
SFRFLD=SSPIF,7,4,1
SFRFLD=BCLIF,7,5,1
SFRFLD=ADIF,7,6,1
SFRFLD=OTIF,7,7,1
SFRFLD=V1UVIF,8,0,1
SFRFLD=V1OVIF,8,1,1
SFRFLD=V2UVIF,8,2,1
SFRFLD=V2OVIF,8,3,1
SFRFLD=LDIF,8,4,1
SFRFLD=BTUVIF,8,5,1
SFRFLD=OCIF,8,6,1
SFRFLD=TXIF,9,0,1
SFRFLD=RCIF,9,1,1
SFRFLD=CC1IF,9,2,1
SFRFLD=CC2IF,9,3,1
SFRFLD=SSIF,9,4,1
SFRFLD=VINUVIF,9,5,1
SFRFLD=VDDUIF,9,6,1
SFRFLD=DRVUVIF,9,7,1
SFRFLD=IOCF,B,0,1
SFRFLD=INTF,B,1,1
SFRFLD=T0IF,B,2,1
SFRFLD=IOCE,B,3,1
SFRFLD=INTE,B,4,1
SFRFLD=T0IE,B,5,1
SFRFLD=PEIE,B,6,1
SFRFLD=GIE,B,7,1
SFRFLD=TMR1,C,0,16
SFRFLD=T1GSS0,E,0,1
SFRFLD=T1GSS1,E,1,1
SFRFLD=T1GVAL,E,2,1
SFRFLD=T1GO_DONE,E,3,1
SFRFLD=T1GSPM,E,4,1
SFRFLD=T1GTM,E,5,1
SFRFLD=T1GPOL,E,6,1
SFRFLD=TMR1GE,E,7,1
SFRFLD=T1GSS,E,0,2
SFRFLD=PR2,10,0,8
SFRFLD=TMR4,11,0,8
SFRFLD=PR4,12,0,8
SFRFLD=TMR1ON,13,0,1
SFRFLD=TMR2ON,13,1,1
SFRFLD=TMR4ON,13,2,1
SFRFLD=TMR1CS,13,3,1
SFRFLD=T1CKPS0,13,4,1
SFRFLD=T1CKPS1,13,5,1
SFRFLD=T4CKPS0,13,6,1
SFRFLD=T4CKPS1,13,7,1
SFRFLD=T1CKPS,13,4,2
SFRFLD=T4CKPS,13,6,2
SFRFLD=nBOR,14,0,1
SFRFLD=nPOR,14,1,1
SFRFLD=LDO_LP,14,4,1
SFRFLD=LDO_LV,14,5,1
SFRFLD=PWM0PH,15,0,8
SFRFLD=PWM0R,16,0,8
SFRFLD=PWM1R,17,0,8
SFRFLD=PWM2R,18,0,8
SFRFLD=PWM3R,19,0,8
SFRFLD=PWM1EN,1A,0,1
SFRFLD=PWM2EN,1A,1,1
SFRFLD=PWM3EN,1A,2,1
SFRFLD=TUN0,1B,0,1
SFRFLD=TUN1,1B,1,1
SFRFLD=TUN2,1B,2,1
SFRFLD=TUN3,1B,3,1
SFRFLD=TUN4,1B,4,1
SFRFLD=OSCSEL0,1B,5,1
SFRFLD=OSCSEL1,1B,6,1
SFRFLD=OSCSTB,1B,7,1
SFRFLD=TUN,1B,0,5
SFRFLD=OSCSEL,1B,5,2
SFRFLD=ADRESL,1C,0,8
SFRFLD=ADON,1E,0,1
SFRFLD=GO_nDONE,1E,1,1
SFRFLD=CHS0,1E,2,1
SFRFLD=CHS1,1E,3,1
SFRFLD=CHS2,1E,4,1
SFRFLD=CHS3,1E,5,1
SFRFLD=CHS4,1E,6,1
SFRFLD=CHS5,1E,7,1
SFRFLD=CHS,1E,3,5
SFRFLD=VCFG0,1F,0,1
SFRFLD=VCFG1,1F,1,1
SFRFLD=ADFM,1F,2,1
SFRFLD=ADCS0,1F,4,1
SFRFLD=ADCS1,1F,5,1
SFRFLD=ADCS2,1F,6,1
SFRFLD=VCFG,1F,0,2
SFRFLD=ADCS,1F,4,3
SFRFLD=PS,81,0,3
SFRFLD=PSA,81,3,1
SFRFLD=T0SE,81,4,1
SFRFLD=T0CS,81,5,1
SFRFLD=INTEDG,81,6,1
SFRFLD=nRAPU,81,7,1
SFRFLD=PS0,81,0,1
SFRFLD=PS1,81,1,1
SFRFLD=PS2,81,2,1
SFRFLD=TRISA0,85,0,1
SFRFLD=TRISA1,85,1,1
SFRFLD=TRISA2,85,2,1
SFRFLD=TRISA3,85,3,1
SFRFLD=TRISA4,85,4,1
SFRFLD=TRISA5,85,5,1
SFRFLD=TRISA6,85,6,1
SFRFLD=TRISA7,85,7,1
SFRFLD=TRISB0,86,0,1
SFRFLD=TRISB1,86,1,1
SFRFLD=TRISB2,86,2,1
SFRFLD=TRISB3,86,3,1
SFRFLD=TRISB4,86,4,1
SFRFLD=TRISB5,86,5,1
SFRFLD=TRISB6,86,6,1
SFRFLD=TMR1IE,87,0,1
SFRFLD=TMR2IE,87,1,1
SFRFLD=TMR4IE,87,2,1
SFRFLD=TMR1GIE,87,3,1
SFRFLD=SSPIE,87,4,1
SFRFLD=BCLIE,87,5,1
SFRFLD=ADIE,87,6,1
SFRFLD=OTIE,87,7,1
SFRFLD=V1UVIE,88,0,1
SFRFLD=V1OVIE,88,1,1
SFRFLD=V2UVIE,88,2,1
SFRFLD=V2OVIE,88,3,1
SFRFLD=LDIE,88,4,1
SFRFLD=BTUVIE,88,5,1
SFRFLD=OCIE,88,6,1
SFRFLD=TXIE,89,0,1
SFRFLD=RCIE,89,1,1
SFRFLD=CC1IE,89,2,1
SFRFLD=CC2IE,89,3,1
SFRFLD=SSIE,89,4,1
SFRFLD=VINUVIE,89,5,1
SFRFLD=VDDUVIE,89,6,1
SFRFLD=DRUVIE,89,7,1
SFRFLD=VINUVINTN,8C,0,1
SFRFLD=VINUVINTP,8C,1,1
SFRFLD=LDINTN,8C,2,1
SFRFLD=LDINTP,8C,3,1
SFRFLD=DRUVINTN,8C,4,1
SFRFLD=DRUVINTP,8C,5,1
SFRFLD=V1UVINTN,8D,0,1
SFRFLD=V1UVINTP,8D,1,1
SFRFLD=V1OVINTN,8D,2,1
SFRFLD=V1OVINTP,8D,3,1
SFRFLD=V2UVINTN,8D,4,1
SFRFLD=V2UVINTP,8D,5,1
SFRFLD=V2OVINTN,8D,6,1
SFRFLD=V2OVINTP,8D,7,1
SFRFLD=PDIR,8E,0,1
SFRFLD=CCLAMP,8E,1,1
SFRFLD=TOPO0,8E,2,1
SFRFLD=TOPO1,8E,3,1
SFRFLD=MSSYNC,8E,4,1
SFRFLD=MSCLK,8E,5,1
SFRFLD=MSSEL,8E,6,1
SFRFLD=BYPASS,8E,7,1
SFRFLD=TOPO,8E,2,2
SFRFLD=VBBR,8F,0,5
SFRFLD=BBRO,8F,5,1
SFRFLD=BUKDMBY,8F,6,1
SFRFLD=SKIP,8F,7,1
SFRFLD=I1EAF,90,0,1
SFRFLD=I1EAR,90,1,1
SFRFLD=I2EAF,90,2,1
SFRFLD=I2EAR,90,3,1
SFRFLD=V1EAF,90,4,1
SFRFLD=V1EAR,90,5,1
SFRFLD=V2EAF,90,6,1
SFRFLD=V2EAR,90,7,1
SFRFLD=VS1G,91,0,2
SFRFLD=VS2G,91,2,2
SFRFLD=LDLY1,92,0,4
SFRFLD=HDLY1,92,4,4
SFRFLD=LDLY2,93,0,4
SFRFLD=HDLY2,93,4,4
SFRFLD=I1REFEN,94,0,1
SFRFLD=I2REFEN,94,1,1
SFRFLD=V1REFEN,94,2,1
SFRFLD=V2REFEN,94,3,1
SFRFLD=V1UVEN,94,4,1
SFRFLD=V1OVEN,94,5,1
SFRFLD=V2UVEN,94,6,1
SFRFLD=V2OVEN,94,7,1
SFRFLD=LDREF,95,0,4
SFRFLD=VINUVLO,95,4,3
SFRFLD=VINUVEN,95,7,1
SFRFLD=V1UVREF,96,0,4
SFRFLD=V1OVREF,96,4,4
SFRFLD=V2UVREF,97,0,4
SFRFLD=V2OVREF,97,4,4
SFRFLD=V1REF,98,0,8
SFRFLD=V2REF,99,0,8
SFRFLD=I1REF,9A,0,8
SFRFLD=I2REF,9B,0,8
SFRFLD=SLPS,9C,0,6
SFRFLD=SLPBY,9C,6,1
SFRFLD=SSPR,9D,0,5
SFRFLD=SSCLK,9D,5,2
SFRFLD=SSEN,9D,7,1
SFRFLD=LD1EN,9E,0,1
SFRFLD=HD1EN,9E,1,1
SFRFLD=LD2EN,9E,2,1
SFRFLD=HD2EN,9E,3,1
SFRFLD=DEL1EN,9E,4,1
SFRFLD=DEH1EN,9E,5,1
SFRFLD=DEL2EN,9E,6,1
SFRFLD=DEH2EN,9E,7,1
SFRFLD=OVCL1EN,9F,0,2
SFRFLD=OVCH1EN,9F,2,2
SFRFLD=OVCL2EN,9F,4,2
SFRFLD=OVCH2EN,9F,6,2
SFRFLD=WPUA0,105,0,1
SFRFLD=WPUA1,105,1,1
SFRFLD=WCS0,105,2,1
SFRFLD=WCS1,105,3,1
SFRFLD=WPUA5,105,5,1
SFRFLD=WPUA6,105,6,1
SFRFLD=WPUB1,106,1,1
SFRFLD=WPUB2,106,2,1
SFRFLD=WPUB3,106,3,1
SFRFLD=WPUB4,106,4,1
SFRFLD=WPUB5,106,5,1
SFRFLD=WPUB6,106,6,1
SFRFLD=ABDEN,107,0,1
SFRFLD=WUE,107,1,1
SFRFLD=BRG16,107,3,1
SFRFLD=SCKP,107,4,1
SFRFLD=RCIDL,107,6,1
SFRFLD=ABDOVF,107,7,1
SFRFLD=SPBRGL,108,0,8
SFRFLD=SPBRGH,109,0,8
SFRFLD=USART_RCDAT,10C,0,8
SFRFLD=USART_TXDAT,10D,0,8
SFRFLD=TX9D,10E,0,1
SFRFLD=TRMT,10E,1,1
SFRFLD=BRGH,10E,2,1
SFRFLD=SENDB,10E,3,1
SFRFLD=SYNC,10E,4,1
SFRFLD=TXEN,10E,5,1
SFRFLD=TX9,10E,6,1
SFRFLD=CSRC,10E,7,1
SFRFLD=RX9D,10F,0,1
SFRFLD=OERR,10F,1,1
SFRFLD=FERR,10F,2,1
SFRFLD=ADDEN,10F,3,1
SFRFLD=CREN,10F,4,1
SFRFLD=SREN,10F,5,1
SFRFLD=RX9,10F,6,1
SFRFLD=SPEN,10F,7,1
SFRFLD=ADD,110,0,8
SFRFLD=SSPBUF,111,0,8
SFRFLD=SSPM,112,0,3
SFRFLD=SSPM3,112,3,1
SFRFLD=CKP,112,4,1
SFRFLD=SSPEN,112,5,1
SFRFLD=SSPOV,112,6,1
SFRFLD=WCOL,112,7,1
SFRFLD=SEN,113,0,1
SFRFLD=RSEN,113,1,1
SFRFLD=PEN,113,2,1
SFRFLD=RCEN,113,3,1
SFRFLD=ACKEN,113,4,1
SFRFLD=ACKDT,113,5,1
SFRFLD=ACKSTAT,113,6,1
SFRFLD=GCEN,113,7,1
SFRFLD=DHEN,114,0,1
SFRFLD=AHEN,114,1,1
SFRFLD=SBCDE,114,2,1
SFRFLD=SDAHT,114,3,1
SFRFLD=BOEN,114,4,1
SFRFLD=SCIE,114,5,1
SFRFLD=PCIE,114,6,1
SFRFLD=ACKTIM,114,7,1
SFRFLD=MSK,115,0,8
SFRFLD=BF,116,0,1
SFRFLD=UA,116,1,1
SFRFLD=R_nW,116,2,1
SFRFLD=S,116,3,1
SFRFLD=P,116,4,1
SFRFLD=D_nA,116,5,1
SFRFLD=CKE,116,6,1
SFRFLD=SMP,116,7,1
SFRFLD=ADD2,117,0,8
SFRFLD=MSK2,118,0,8
SFRFLD=CC1RL,119,0,8
SFRFLD=CC1RH,11A,0,8
SFRFLD=CC2RL,11B,0,8
SFRFLD=CC2RH,11C,0,8
SFRFLD=CC1M,11D,0,4
SFRFLD=CC2M,11D,4,4
SFRFLD=IOCA0,185,0,1
SFRFLD=IOCA1,185,1,1
SFRFLD=IOCA2,185,2,1
SFRFLD=IOCA3,185,3,1
SFRFLD=IOCA4,185,4,1
SFRFLD=IOCA5,185,5,1
SFRFLD=IOCA6,185,6,1
SFRFLD=IOCA7,185,7,1
SFRFLD=IOCB0,186,0,1
SFRFLD=IOCB1,186,1,1
SFRFLD=IOCB2,186,2,1
SFRFLD=IOCB3,186,3,1
SFRFLD=IOCB4,186,4,1
SFRFLD=IOCB5,186,5,1
SFRFLD=IOCB6,186,6,1
SFRFLD=ANSA0,187,0,1
SFRFLD=ANSA1,187,1,1
SFRFLD=ANSA2,187,2,1
SFRFLD=ANSA3,187,3,1
SFRFLD=ANSB3,187,4,1
SFRFLD=ANSB4,187,5,1
SFRFLD=ANSB5,187,6,1
SFRFLD=ANSB6,187,7,1
SFRFLD=AMUXEN,188,0,4
SFRFLD=TMUXEN,188,4,3
SFRFLD=GCTRL,188,7,1
SFRFLD=DMUX,189,0,5
SFRFLD=DMUX0OUT,189,5,1
SFRFLD=DMUX1OUT,189,6,1
SFRFLD=DEBUG_PORT,18C,0,8
SFRFLD=DEBUG_TRIS,18D,0,8
SFRFLD=DEBUG_REGISTER,18E,0,8
SFRFLD=DEBUG_BREAKPOINT,18F,0,8
SFRFLD=RD,190,0,1
SFRFLD=WR,190,1,1
SFRFLD=WREN,190,2,1
SFRFLD=CALSEL,190,6,1
SFRFLD=PROGRAM_MEMORY_CONTROL_REG2_2,191,0,8
SFRFLD=PMADRL,192,0,8
SFRFLD=PMADRH,193,0,5
SFRFLD=PMADATL,194,0,8
SFRFLD=PMADATH,195,0,6
SFRFLD=WR,196,1,1
SFRFLD=WREN,196,2,1
SFRFLD=CAL_REG_CONTROL,197,0,8
SFRFLD=CALADR,198,0,8
SFRFLD=CALDATWR,199,0,8
SFRFLD=CALDATRD,19A,0,8
SFRFLD=TMPTBY,19B,0,1
SFRFLD=DRUVBY,19B,1,1
SFRFLD=BGCHOP,19B,2,1
SFRFLD=HSIAHIGHGAIN,19B,3,1
SFRFLD=SWFRQOR,19B,4,1
SFRFLD=TSTOT,19B,5,1
SFRFLD=BRGBY,19B,6,1
SFRFLD=TSTGM,19B,7,1
SFRFLD=LSBIAS,19C,0,2
SFRFLD=DEADTBY,19C,2,1
SFRFLD=EAGMRANGE,19C,3,2
STACKDEPTH=8
VOLSFRS=191-191
