/*
 * SPDX-License-Identifier: GPL-2.0+
 *
 * Add CIX SKY1 SoC Version driver
 *
 */

#include <linux/iommu.h>
#include <linux/kernel.h>
#include <linux/pci.h>
#include <linux/platform_device.h>
#include <linux/types.h>
#include <linux/arm-smccc.h>
#include <linux/acpi.h>

#include <../drivers/iommu/arm/arm-smmu-v3/arm-smmu-v3.h>

bool param_efifb_enable = false;

#ifdef CIX_GOP_RESOURCE_QUIRK
#define CIX_SIP_SMMU_GOP_CTRL	0xc200000c
#define SMMU_RESET_BEFORE	0x0
#define SMMU_RESET_AFTER	0x1
#define MMHUB_BASE_STRT		0x0b1b0000
#define SYSHUB_BASE_STRT	0x0b0e0000
#define PCIEUB_BASE_STRT	0x0b010000

#define PCIE_SMMU_ID 		0
#define MMHUB_SMMU_ID 		1
#define SUB_SYSTEM_SMMU_ID 	2

extern int forbidden_ids_register(struct acpi_device_id *ids);
static struct acpi_device_id forbidden_id_list_ext[] = {
	{},	/* GPIO */
	{},	/* PWM */
	{}, /* GPT timer */
	{}
};

static int acpi_smmu_disable_notify(struct notifier_block *nb,
				 unsigned long action, void *data)
{
	struct device *dev = data;
	struct platform_device *pdev;
	struct acpi_iort_node **ainode;

	if (action == BUS_NOTIFY_ADD_DEVICE) {
		if (dev) {
			pdev = to_platform_device(dev);
			if (!strncmp(pdev->name, "arm-smmu-v3", 11)) {
				ainode = (struct acpi_iort_node **)dev_get_platdata(&pdev->dev);
				if (ainode && *ainode && (*ainode)->identifier == MMHUB_SMMU_ID) {
					pdev->name = "disabled-arm-smmu-v3";
				}
			}
		}
	}

	return 0;
}

static struct notifier_block acpi_smmu_disable_nb = {
	.notifier_call = acpi_smmu_disable_notify,
};
#endif

static int __init parse_gop(char *arg)
{
	if (!arg)
		return -EINVAL;

	if (strcmp(arg, "off") == 0)
		param_efifb_enable = false;
	else if (strcmp(arg, "on") == 0)
		param_efifb_enable = true;
	else
		return -EINVAL;
#ifdef CIX_GOP_RESOURCE_QUIRK
	if (param_efifb_enable) {
		/* For disbale GPIO, PWN and GPT timer when GOP enable. */
		strncpy(forbidden_id_list_ext[0].id, "CIXH1003", 8);
		strncpy(forbidden_id_list_ext[1].id, "CIXH2011", 8);
		strncpy(forbidden_id_list_ext[2].id, "CIXH1007", 8);
		forbidden_id_list_ext[0].driver_data = 0;
		forbidden_id_list_ext[1].driver_data = 0;
		forbidden_id_list_ext[2].driver_data = 0;
		return forbidden_ids_register(forbidden_id_list_ext);
	}
#endif
	return 0;
}
early_param("efifb_enable", parse_gop);

void cix_pcie_io_space_init(void)
{
	/*
	 * Default IO space is limited to IO_SPACE_LIMIT, which not enough
	 * for current usage. Expecially in acpi case. So extend it here.
	 */
	ioport_resource.end = -1;
}

#ifdef CIX_GOP_RESOURCE_QUIRK
static void smmu_mmhub_reset_before_quirks(struct device *dev)
{
	struct resource *res;
	struct arm_smccc_res smccc_res;

	res = platform_get_resource(to_platform_device(dev), IORESOURCE_MEM, 0);

	if (res->start != MMHUB_BASE_STRT)
		return;

	arm_smccc_smc(CIX_SIP_SMMU_GOP_CTRL,
                      SMMU_RESET_BEFORE, 0, 0, 0, 0,
                      0, 0, &smccc_res);
	return;
}

static void smmu_mmhub_reset_after_quirks(struct device *dev)
{
	struct resource *res;
	struct arm_smccc_res smccc_res;

	res = platform_get_resource(to_platform_device(dev), IORESOURCE_MEM, 0);

	if (res->start != MMHUB_BASE_STRT)
		return;

	arm_smccc_smc(CIX_SIP_SMMU_GOP_CTRL,
                      SMMU_RESET_AFTER, 0, 0, 0, 0,
                      0, 0, &smccc_res);

	return;

}

static int smmu_reset_notify(struct notifier_block *nb, unsigned long val,
						      void *dev)
{
	switch (val) {
	case SMMU_EN_BEFORE:
		smmu_mmhub_reset_before_quirks(dev);
		break;
	case SMMU_EN_AFTER:
		smmu_mmhub_reset_after_quirks(dev);
		break;
	default:
		break;
	}

	return 0;
}

static struct notifier_block smmu_reset_nb = {
	.notifier_call = smmu_reset_notify,
};

int cix_mmhub_quirks_init(void)
{
	if (!param_efifb_enable) {
		return register_smmu_probe_notifier(&smmu_reset_nb);
	}

	return 0;
}
#endif

static int cix_plat_init(void)
{
	cix_pcie_io_space_init();

#ifdef CIX_GOP_RESOURCE_QUIRK
	cix_mmhub_quirks_init();

	/* For disable smmu, when GOP enabled. */
	if (param_efifb_enable) {
		return bus_register_notifier(&platform_bus_type, &acpi_smmu_disable_nb);
	}
#endif

	return 0;
}
arch_initcall(cix_plat_init);
