INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82109/JJS2/ECE_exp2/Adder/Adder.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82109/JJS2/ECE_exp2/Adder/Adder.srcs/sources_1/new/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82109/JJS2/ECE_exp2/Adder/Adder.srcs/sim_1/new/FA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82109/JJS2/ECE_exp2/Adder/Adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
