OUTPUT vsync 	 location (3, 33, 1) 	 A3 	 
OUTPUT vblank 	 location (5, 33, 0) 	 A4 	 
INPUT  rst_n 	 location (17, 0, 0) 	 P8 	 
OUTPUT rgb[5] 	 location (0, 27, 0) 	 D3 	 
OUTPUT rgb[4] 	 location (0, 30, 0) 	 C1 	 
OUTPUT rgb[3] 	 location (0, 25, 0) 	 E1 	 
OUTPUT rgb[2] 	 location (0, 17, 0) 	 G1 	 
OUTPUT rgb[1] 	 location (0, 18, 0) 	 J1 	 
OUTPUT rgb[0] 	 location (0, 6, 0) 	 M1 	 
INOUT port_rw 	 location (0, 21, 1) 	 F4 	 
OUTPUT port_nmib 	 location (0, 11, 1) 	 K3 	 
INPUT  port_enb 	 location (0, 16, 1) 	 H1 	 
OUTPUT port_dmab 	 location (0, 4, 1) 	 N1 	 
OUTPUT port_data_rw 	 location (0, 22, 1) 	 D4 	 
INPUT  port_data[7] 	 location (33, 10, 1) 	 H11 	 
INPUT  port_data[6] 	 location (33, 11, 0) 	 G12 	 
INPUT  port_data[5] 	 location (33, 19, 1) 	 F11 	 
INPUT  port_data[4] 	 location (33, 27, 1) 	 D12 	 
INPUT  port_data[3] 	 location (29, 33, 1) 	 C12 	 
INPUT  port_data[2] 	 location (27, 33, 0) 	 D10 	 
INPUT  port_data[1] 	 location (13, 33, 1) 	 D7 	 
INPUT  port_data[0] 	 location (14, 33, 1) 	 C7 	 
INPUT  port_clk 	 location (0, 20, 1) 	 H4 	 
INOUT port_address[9] 	 location (25, 33, 0) 	 A10 	 
INOUT port_address[8] 	 location (16, 33, 1) 	 A6 	 
INOUT port_address[7] 	 location (33, 5, 1) 	 J12 	 
INOUT port_address[6] 	 location (33, 17, 0) 	 G14 	 
INOUT port_address[5] 	 location (33, 21, 0) 	 E12 	 
INOUT port_address[4] 	 location (33, 23, 1) 	 D14 	 
INOUT port_address[3] 	 location (33, 28, 0) 	 B14 	 
INOUT port_address[2] 	 location (22, 33, 1) 	 C10 	 
INOUT port_address[15] 	 location (33, 6, 1) 	 H12 	 
INOUT port_address[14] 	 location (33, 16, 1) 	 F14 	 
INOUT port_address[13] 	 location (33, 21, 1) 	 E14 	 
INOUT port_address[12] 	 location (33, 24, 1) 	 C14 	 
INOUT port_address[11] 	 location (30, 33, 1) 	 A12 	 
INOUT port_address[10] 	 location (20, 33, 1) 	 C9 	 
INOUT port_address[1] 	 location (26, 33, 0) 	 A11 	 
INOUT port_address[0] 	 location (17, 33, 0) 	 A7 	 
OUTPUT hsync 	 location (2, 33, 0) 	 A1 	 
OUTPUT hblank 	 location (3, 33, 0) 	 A2 	 
OUTPUT debug[1] 	 location (15, 0, 0) 	 L6 	 
OUTPUT debug[0] 	 location (12, 0, 1) 	 P4 	 
INPUT  clk 	 location (16, 0, 1) 	 P7 	 
