

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_149_11'
================================================================
* Date:           Thu May  2 23:56:29 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.593 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.390 us|  0.390 us|   39|   39|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_149_11  |       37|       37|         4|          1|          1|    35|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_10 = alloca i32 1"   --->   Operation 7 'alloca' 'i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 140, i12 %i_10"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body371"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = load i12 %i_10" [receiver.cpp:151]   --->   Operation 10 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.54ns)   --->   "%icmp_ln149 = icmp_ult  i12 %i, i12 2380" [receiver.cpp:149]   --->   Operation 12 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %icmp_ln149, void %for.end394.exitStub, void %for.body371.split" [receiver.cpp:149]   --->   Operation 13 'br' 'br_ln149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %i, i32 5, i32 11" [receiver.cpp:149]   --->   Operation 14 'partselect' 'lshr_ln' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i7 %lshr_ln" [receiver.cpp:149]   --->   Operation 15 'zext' 'zext_ln149' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.54ns)   --->   "%add_ln151 = add i12 %i, i12 3956" [receiver.cpp:151]   --->   Operation 16 'add' 'add_ln151' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i12 %add_ln151" [receiver.cpp:151]   --->   Operation 17 'zext' 'zext_ln151' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 18 'partselect' 'lshr_ln4' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%matched_I_12_addr_1 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 19 'getelementptr' 'matched_I_12_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%matched_I_12_load_1 = load i8 %matched_I_12_addr_1" [receiver.cpp:151]   --->   Operation 20 'load' 'matched_I_12_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151" [receiver.cpp:151]   --->   Operation 21 'getelementptr' 'preamble_upsampled_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%preamble_upsampled_load = load i12 %preamble_upsampled_addr" [receiver.cpp:151]   --->   Operation 22 'load' 'preamble_upsampled_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_1 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 23 'getelementptr' 'matched_Q_12_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%matched_Q_12_load_1 = load i8 %matched_Q_12_addr_1" [receiver.cpp:152]   --->   Operation 24 'load' 'matched_Q_12_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 25 [1/1] (1.54ns)   --->   "%add_ln151_1 = add i12 %i, i12 3957" [receiver.cpp:151]   --->   Operation 25 'add' 'add_ln151_1' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln151_2 = zext i12 %add_ln151_1" [receiver.cpp:151]   --->   Operation 26 'zext' 'zext_ln151_2' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lshr_ln151_2 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_1, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 27 'partselect' 'lshr_ln151_2' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%matched_I_13_addr = getelementptr i18 %matched_I_13, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 28 'getelementptr' 'matched_I_13_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%matched_I_13_load = load i8 %matched_I_13_addr" [receiver.cpp:151]   --->   Operation 29 'load' 'matched_I_13_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_1 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_2" [receiver.cpp:151]   --->   Operation 30 'getelementptr' 'preamble_upsampled_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_1 = load i12 %preamble_upsampled_addr_1" [receiver.cpp:151]   --->   Operation 31 'load' 'preamble_upsampled_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%matched_Q_13_addr = getelementptr i18 %matched_Q_13, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 32 'getelementptr' 'matched_Q_13_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%matched_Q_13_load = load i8 %matched_Q_13_addr" [receiver.cpp:152]   --->   Operation 33 'load' 'matched_Q_13_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 34 [1/1] (1.54ns)   --->   "%add_ln151_2 = add i12 %i, i12 3958" [receiver.cpp:151]   --->   Operation 34 'add' 'add_ln151_2' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln151_4 = zext i12 %add_ln151_2" [receiver.cpp:151]   --->   Operation 35 'zext' 'zext_ln151_4' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%lshr_ln151_4 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_2, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 36 'partselect' 'lshr_ln151_4' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%matched_I_14_addr = getelementptr i18 %matched_I_14, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 37 'getelementptr' 'matched_I_14_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%matched_I_14_load = load i8 %matched_I_14_addr" [receiver.cpp:151]   --->   Operation 38 'load' 'matched_I_14_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_2 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_4" [receiver.cpp:151]   --->   Operation 39 'getelementptr' 'preamble_upsampled_addr_2' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_2 = load i12 %preamble_upsampled_addr_2" [receiver.cpp:151]   --->   Operation 40 'load' 'preamble_upsampled_load_2' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%matched_Q_14_addr = getelementptr i18 %matched_Q_14, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 41 'getelementptr' 'matched_Q_14_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%matched_Q_14_load = load i8 %matched_Q_14_addr" [receiver.cpp:152]   --->   Operation 42 'load' 'matched_Q_14_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 43 [1/1] (1.54ns)   --->   "%add_ln151_3 = add i12 %i, i12 3959" [receiver.cpp:151]   --->   Operation 43 'add' 'add_ln151_3' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln151_6 = zext i12 %add_ln151_3" [receiver.cpp:151]   --->   Operation 44 'zext' 'zext_ln151_6' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%lshr_ln151_6 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_3, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 45 'partselect' 'lshr_ln151_6' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%matched_I_15_addr = getelementptr i18 %matched_I_15, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 46 'getelementptr' 'matched_I_15_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%matched_I_15_load = load i8 %matched_I_15_addr" [receiver.cpp:151]   --->   Operation 47 'load' 'matched_I_15_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_3 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_6" [receiver.cpp:151]   --->   Operation 48 'getelementptr' 'preamble_upsampled_addr_3' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_3 = load i12 %preamble_upsampled_addr_3" [receiver.cpp:151]   --->   Operation 49 'load' 'preamble_upsampled_load_3' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%matched_Q_15_addr = getelementptr i18 %matched_Q_15, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 50 'getelementptr' 'matched_Q_15_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (3.25ns)   --->   "%matched_Q_15_load = load i8 %matched_Q_15_addr" [receiver.cpp:152]   --->   Operation 51 'load' 'matched_Q_15_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 52 [1/1] (1.54ns)   --->   "%add_ln151_4 = add i12 %i, i12 3960" [receiver.cpp:151]   --->   Operation 52 'add' 'add_ln151_4' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln151_8 = zext i12 %add_ln151_4" [receiver.cpp:151]   --->   Operation 53 'zext' 'zext_ln151_8' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%lshr_ln151_8 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_4, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 54 'partselect' 'lshr_ln151_8' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%matched_I_16_addr = getelementptr i18 %matched_I_16, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 55 'getelementptr' 'matched_I_16_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (3.25ns)   --->   "%matched_I_16_load = load i8 %matched_I_16_addr" [receiver.cpp:151]   --->   Operation 56 'load' 'matched_I_16_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_4 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_8" [receiver.cpp:151]   --->   Operation 57 'getelementptr' 'preamble_upsampled_addr_4' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_4 = load i12 %preamble_upsampled_addr_4" [receiver.cpp:151]   --->   Operation 58 'load' 'preamble_upsampled_load_4' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%matched_Q_16_addr = getelementptr i18 %matched_Q_16, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 59 'getelementptr' 'matched_Q_16_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (3.25ns)   --->   "%matched_Q_16_load = load i8 %matched_Q_16_addr" [receiver.cpp:152]   --->   Operation 60 'load' 'matched_Q_16_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 61 [1/1] (1.54ns)   --->   "%add_ln151_5 = add i12 %i, i12 3961" [receiver.cpp:151]   --->   Operation 61 'add' 'add_ln151_5' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln151_10 = zext i12 %add_ln151_5" [receiver.cpp:151]   --->   Operation 62 'zext' 'zext_ln151_10' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%lshr_ln151_s = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_5, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 63 'partselect' 'lshr_ln151_s' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%matched_I_17_addr = getelementptr i18 %matched_I_17, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 64 'getelementptr' 'matched_I_17_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (3.25ns)   --->   "%matched_I_17_load = load i8 %matched_I_17_addr" [receiver.cpp:151]   --->   Operation 65 'load' 'matched_I_17_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_5 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_10" [receiver.cpp:151]   --->   Operation 66 'getelementptr' 'preamble_upsampled_addr_5' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 67 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_5 = load i12 %preamble_upsampled_addr_5" [receiver.cpp:151]   --->   Operation 67 'load' 'preamble_upsampled_load_5' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%matched_Q_17_addr = getelementptr i18 %matched_Q_17, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 68 'getelementptr' 'matched_Q_17_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (3.25ns)   --->   "%matched_Q_17_load = load i8 %matched_Q_17_addr" [receiver.cpp:152]   --->   Operation 69 'load' 'matched_Q_17_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 70 [1/1] (1.54ns)   --->   "%add_ln151_6 = add i12 %i, i12 3962" [receiver.cpp:151]   --->   Operation 70 'add' 'add_ln151_6' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln151_12 = zext i12 %add_ln151_6" [receiver.cpp:151]   --->   Operation 71 'zext' 'zext_ln151_12' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%lshr_ln151_1 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_6, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 72 'partselect' 'lshr_ln151_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%matched_I_18_addr = getelementptr i18 %matched_I_18, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 73 'getelementptr' 'matched_I_18_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (3.25ns)   --->   "%matched_I_18_load = load i8 %matched_I_18_addr" [receiver.cpp:151]   --->   Operation 74 'load' 'matched_I_18_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_6 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_12" [receiver.cpp:151]   --->   Operation 75 'getelementptr' 'preamble_upsampled_addr_6' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_6 = load i12 %preamble_upsampled_addr_6" [receiver.cpp:151]   --->   Operation 76 'load' 'preamble_upsampled_load_6' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%matched_Q_18_addr = getelementptr i18 %matched_Q_18, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 77 'getelementptr' 'matched_Q_18_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (3.25ns)   --->   "%matched_Q_18_load = load i8 %matched_Q_18_addr" [receiver.cpp:152]   --->   Operation 78 'load' 'matched_Q_18_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 79 [1/1] (1.54ns)   --->   "%add_ln151_7 = add i12 %i, i12 3963" [receiver.cpp:151]   --->   Operation 79 'add' 'add_ln151_7' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln151_14 = zext i12 %add_ln151_7" [receiver.cpp:151]   --->   Operation 80 'zext' 'zext_ln151_14' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%lshr_ln151_3 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_7, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 81 'partselect' 'lshr_ln151_3' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%matched_I_19_addr = getelementptr i18 %matched_I_19, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 82 'getelementptr' 'matched_I_19_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (3.25ns)   --->   "%matched_I_19_load = load i8 %matched_I_19_addr" [receiver.cpp:151]   --->   Operation 83 'load' 'matched_I_19_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_7 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_14" [receiver.cpp:151]   --->   Operation 84 'getelementptr' 'preamble_upsampled_addr_7' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 85 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_7 = load i12 %preamble_upsampled_addr_7" [receiver.cpp:151]   --->   Operation 85 'load' 'preamble_upsampled_load_7' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%matched_Q_19_addr = getelementptr i18 %matched_Q_19, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 86 'getelementptr' 'matched_Q_19_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (3.25ns)   --->   "%matched_Q_19_load = load i8 %matched_Q_19_addr" [receiver.cpp:152]   --->   Operation 87 'load' 'matched_Q_19_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 88 [1/1] (1.54ns)   --->   "%add_ln151_8 = add i12 %i, i12 3964" [receiver.cpp:151]   --->   Operation 88 'add' 'add_ln151_8' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln151_16 = zext i12 %add_ln151_8" [receiver.cpp:151]   --->   Operation 89 'zext' 'zext_ln151_16' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%lshr_ln151_5 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_8, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 90 'partselect' 'lshr_ln151_5' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%matched_I_20_addr = getelementptr i18 %matched_I_20, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 91 'getelementptr' 'matched_I_20_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (3.25ns)   --->   "%matched_I_20_load = load i8 %matched_I_20_addr" [receiver.cpp:151]   --->   Operation 92 'load' 'matched_I_20_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_8 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_16" [receiver.cpp:151]   --->   Operation 93 'getelementptr' 'preamble_upsampled_addr_8' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_8 = load i12 %preamble_upsampled_addr_8" [receiver.cpp:151]   --->   Operation 94 'load' 'preamble_upsampled_load_8' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%matched_Q_20_addr = getelementptr i18 %matched_Q_20, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 95 'getelementptr' 'matched_Q_20_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 96 [2/2] (3.25ns)   --->   "%matched_Q_20_load = load i8 %matched_Q_20_addr" [receiver.cpp:152]   --->   Operation 96 'load' 'matched_Q_20_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 97 [1/1] (1.54ns)   --->   "%add_ln151_9 = add i12 %i, i12 3965" [receiver.cpp:151]   --->   Operation 97 'add' 'add_ln151_9' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln151_18 = zext i12 %add_ln151_9" [receiver.cpp:151]   --->   Operation 98 'zext' 'zext_ln151_18' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%lshr_ln151_7 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_9, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 99 'partselect' 'lshr_ln151_7' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%matched_I_21_addr = getelementptr i18 %matched_I_21, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 100 'getelementptr' 'matched_I_21_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (3.25ns)   --->   "%matched_I_21_load = load i8 %matched_I_21_addr" [receiver.cpp:151]   --->   Operation 101 'load' 'matched_I_21_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_9 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_18" [receiver.cpp:151]   --->   Operation 102 'getelementptr' 'preamble_upsampled_addr_9' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 103 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_9 = load i12 %preamble_upsampled_addr_9" [receiver.cpp:151]   --->   Operation 103 'load' 'preamble_upsampled_load_9' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%matched_Q_21_addr = getelementptr i18 %matched_Q_21, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 104 'getelementptr' 'matched_Q_21_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 105 [2/2] (3.25ns)   --->   "%matched_Q_21_load = load i8 %matched_Q_21_addr" [receiver.cpp:152]   --->   Operation 105 'load' 'matched_Q_21_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 106 [1/1] (1.54ns)   --->   "%add_ln151_10 = add i12 %i, i12 3966" [receiver.cpp:151]   --->   Operation 106 'add' 'add_ln151_10' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln151_20 = zext i12 %add_ln151_10" [receiver.cpp:151]   --->   Operation 107 'zext' 'zext_ln151_20' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%lshr_ln151_9 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_10, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 108 'partselect' 'lshr_ln151_9' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%matched_I_22_addr = getelementptr i18 %matched_I_22, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 109 'getelementptr' 'matched_I_22_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 110 [2/2] (3.25ns)   --->   "%matched_I_22_load = load i8 %matched_I_22_addr" [receiver.cpp:151]   --->   Operation 110 'load' 'matched_I_22_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_10 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_20" [receiver.cpp:151]   --->   Operation 111 'getelementptr' 'preamble_upsampled_addr_10' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 112 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_10 = load i12 %preamble_upsampled_addr_10" [receiver.cpp:151]   --->   Operation 112 'load' 'preamble_upsampled_load_10' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%matched_Q_22_addr = getelementptr i18 %matched_Q_22, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 113 'getelementptr' 'matched_Q_22_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 114 [2/2] (3.25ns)   --->   "%matched_Q_22_load = load i8 %matched_Q_22_addr" [receiver.cpp:152]   --->   Operation 114 'load' 'matched_Q_22_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 115 [1/1] (1.54ns)   --->   "%add_ln151_11 = add i12 %i, i12 3967" [receiver.cpp:151]   --->   Operation 115 'add' 'add_ln151_11' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln151_22 = zext i12 %add_ln151_11" [receiver.cpp:151]   --->   Operation 116 'zext' 'zext_ln151_22' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%lshr_ln151_10 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_11, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 117 'partselect' 'lshr_ln151_10' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%matched_I_23_addr = getelementptr i18 %matched_I_23, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 118 'getelementptr' 'matched_I_23_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 119 [2/2] (3.25ns)   --->   "%matched_I_23_load = load i8 %matched_I_23_addr" [receiver.cpp:151]   --->   Operation 119 'load' 'matched_I_23_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_11 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_22" [receiver.cpp:151]   --->   Operation 120 'getelementptr' 'preamble_upsampled_addr_11' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 121 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_11 = load i12 %preamble_upsampled_addr_11" [receiver.cpp:151]   --->   Operation 121 'load' 'preamble_upsampled_load_11' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%matched_Q_23_addr = getelementptr i18 %matched_Q_23, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 122 'getelementptr' 'matched_Q_23_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 123 [2/2] (3.25ns)   --->   "%matched_Q_23_load = load i8 %matched_Q_23_addr" [receiver.cpp:152]   --->   Operation 123 'load' 'matched_Q_23_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 124 [1/1] (1.54ns)   --->   "%add_ln151_12 = add i12 %i, i12 3968" [receiver.cpp:151]   --->   Operation 124 'add' 'add_ln151_12' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln151_24 = zext i12 %add_ln151_12" [receiver.cpp:151]   --->   Operation 125 'zext' 'zext_ln151_24' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%lshr_ln151_11 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_12, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 126 'partselect' 'lshr_ln151_11' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%matched_I_24_addr = getelementptr i18 %matched_I_24, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 127 'getelementptr' 'matched_I_24_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 128 [2/2] (3.25ns)   --->   "%matched_I_24_load = load i8 %matched_I_24_addr" [receiver.cpp:151]   --->   Operation 128 'load' 'matched_I_24_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_12 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_24" [receiver.cpp:151]   --->   Operation 129 'getelementptr' 'preamble_upsampled_addr_12' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 130 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_12 = load i12 %preamble_upsampled_addr_12" [receiver.cpp:151]   --->   Operation 130 'load' 'preamble_upsampled_load_12' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%matched_Q_24_addr = getelementptr i18 %matched_Q_24, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 131 'getelementptr' 'matched_Q_24_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 132 [2/2] (3.25ns)   --->   "%matched_Q_24_load = load i8 %matched_Q_24_addr" [receiver.cpp:152]   --->   Operation 132 'load' 'matched_Q_24_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 133 [1/1] (1.54ns)   --->   "%add_ln151_13 = add i12 %i, i12 3969" [receiver.cpp:151]   --->   Operation 133 'add' 'add_ln151_13' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln151_26 = zext i12 %add_ln151_13" [receiver.cpp:151]   --->   Operation 134 'zext' 'zext_ln151_26' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%lshr_ln151_12 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_13, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 135 'partselect' 'lshr_ln151_12' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%matched_I_25_addr = getelementptr i18 %matched_I_25, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 136 'getelementptr' 'matched_I_25_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 137 [2/2] (3.25ns)   --->   "%matched_I_25_load = load i8 %matched_I_25_addr" [receiver.cpp:151]   --->   Operation 137 'load' 'matched_I_25_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_13 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_26" [receiver.cpp:151]   --->   Operation 138 'getelementptr' 'preamble_upsampled_addr_13' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 139 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_13 = load i12 %preamble_upsampled_addr_13" [receiver.cpp:151]   --->   Operation 139 'load' 'preamble_upsampled_load_13' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%matched_Q_25_addr = getelementptr i18 %matched_Q_25, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 140 'getelementptr' 'matched_Q_25_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 141 [2/2] (3.25ns)   --->   "%matched_Q_25_load = load i8 %matched_Q_25_addr" [receiver.cpp:152]   --->   Operation 141 'load' 'matched_Q_25_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 142 [1/1] (1.54ns)   --->   "%add_ln151_14 = add i12 %i, i12 3970" [receiver.cpp:151]   --->   Operation 142 'add' 'add_ln151_14' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln151_28 = zext i12 %add_ln151_14" [receiver.cpp:151]   --->   Operation 143 'zext' 'zext_ln151_28' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%lshr_ln151_13 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_14, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 144 'partselect' 'lshr_ln151_13' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%matched_I_26_addr = getelementptr i18 %matched_I_26, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 145 'getelementptr' 'matched_I_26_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 146 [2/2] (3.25ns)   --->   "%matched_I_26_load = load i8 %matched_I_26_addr" [receiver.cpp:151]   --->   Operation 146 'load' 'matched_I_26_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_14 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_28" [receiver.cpp:151]   --->   Operation 147 'getelementptr' 'preamble_upsampled_addr_14' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 148 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_14 = load i12 %preamble_upsampled_addr_14" [receiver.cpp:151]   --->   Operation 148 'load' 'preamble_upsampled_load_14' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%matched_Q_26_addr = getelementptr i18 %matched_Q_26, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 149 'getelementptr' 'matched_Q_26_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 150 [2/2] (3.25ns)   --->   "%matched_Q_26_load = load i8 %matched_Q_26_addr" [receiver.cpp:152]   --->   Operation 150 'load' 'matched_Q_26_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 151 [1/1] (1.54ns)   --->   "%add_ln151_15 = add i12 %i, i12 3971" [receiver.cpp:151]   --->   Operation 151 'add' 'add_ln151_15' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln151_30 = zext i12 %add_ln151_15" [receiver.cpp:151]   --->   Operation 152 'zext' 'zext_ln151_30' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%lshr_ln151_14 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_15, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 153 'partselect' 'lshr_ln151_14' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%matched_I_27_addr = getelementptr i18 %matched_I_27, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 154 'getelementptr' 'matched_I_27_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 155 [2/2] (3.25ns)   --->   "%matched_I_27_load = load i8 %matched_I_27_addr" [receiver.cpp:151]   --->   Operation 155 'load' 'matched_I_27_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_15 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_30" [receiver.cpp:151]   --->   Operation 156 'getelementptr' 'preamble_upsampled_addr_15' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 157 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_15 = load i12 %preamble_upsampled_addr_15" [receiver.cpp:151]   --->   Operation 157 'load' 'preamble_upsampled_load_15' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%matched_Q_27_addr = getelementptr i18 %matched_Q_27, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 158 'getelementptr' 'matched_Q_27_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 159 [2/2] (3.25ns)   --->   "%matched_Q_27_load = load i8 %matched_Q_27_addr" [receiver.cpp:152]   --->   Operation 159 'load' 'matched_Q_27_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 160 [1/1] (1.54ns)   --->   "%add_ln151_16 = add i12 %i, i12 3972" [receiver.cpp:151]   --->   Operation 160 'add' 'add_ln151_16' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln151_32 = zext i12 %add_ln151_16" [receiver.cpp:151]   --->   Operation 161 'zext' 'zext_ln151_32' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%lshr_ln151_15 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_16, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 162 'partselect' 'lshr_ln151_15' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%matched_I_28_addr = getelementptr i18 %matched_I_28, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 163 'getelementptr' 'matched_I_28_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 164 [2/2] (3.25ns)   --->   "%matched_I_28_load = load i8 %matched_I_28_addr" [receiver.cpp:151]   --->   Operation 164 'load' 'matched_I_28_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_16 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_32" [receiver.cpp:151]   --->   Operation 165 'getelementptr' 'preamble_upsampled_addr_16' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 166 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_16 = load i12 %preamble_upsampled_addr_16" [receiver.cpp:151]   --->   Operation 166 'load' 'preamble_upsampled_load_16' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%matched_Q_28_addr = getelementptr i18 %matched_Q_28, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 167 'getelementptr' 'matched_Q_28_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 168 [2/2] (3.25ns)   --->   "%matched_Q_28_load = load i8 %matched_Q_28_addr" [receiver.cpp:152]   --->   Operation 168 'load' 'matched_Q_28_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 169 [1/1] (1.54ns)   --->   "%add_ln151_17 = add i12 %i, i12 3973" [receiver.cpp:151]   --->   Operation 169 'add' 'add_ln151_17' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln151_34 = zext i12 %add_ln151_17" [receiver.cpp:151]   --->   Operation 170 'zext' 'zext_ln151_34' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%lshr_ln151_16 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_17, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 171 'partselect' 'lshr_ln151_16' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%matched_I_29_addr = getelementptr i18 %matched_I_29, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 172 'getelementptr' 'matched_I_29_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 173 [2/2] (3.25ns)   --->   "%matched_I_29_load = load i8 %matched_I_29_addr" [receiver.cpp:151]   --->   Operation 173 'load' 'matched_I_29_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_17 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_34" [receiver.cpp:151]   --->   Operation 174 'getelementptr' 'preamble_upsampled_addr_17' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 175 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_17 = load i12 %preamble_upsampled_addr_17" [receiver.cpp:151]   --->   Operation 175 'load' 'preamble_upsampled_load_17' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%matched_Q_29_addr = getelementptr i18 %matched_Q_29, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 176 'getelementptr' 'matched_Q_29_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 177 [2/2] (3.25ns)   --->   "%matched_Q_29_load = load i8 %matched_Q_29_addr" [receiver.cpp:152]   --->   Operation 177 'load' 'matched_Q_29_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 178 [1/1] (1.54ns)   --->   "%add_ln151_18 = add i12 %i, i12 3974" [receiver.cpp:151]   --->   Operation 178 'add' 'add_ln151_18' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln151_36 = zext i12 %add_ln151_18" [receiver.cpp:151]   --->   Operation 179 'zext' 'zext_ln151_36' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%lshr_ln151_17 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_18, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 180 'partselect' 'lshr_ln151_17' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%matched_I_30_addr = getelementptr i18 %matched_I_30, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 181 'getelementptr' 'matched_I_30_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 182 [2/2] (3.25ns)   --->   "%matched_I_30_load = load i8 %matched_I_30_addr" [receiver.cpp:151]   --->   Operation 182 'load' 'matched_I_30_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_18 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_36" [receiver.cpp:151]   --->   Operation 183 'getelementptr' 'preamble_upsampled_addr_18' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 184 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_18 = load i12 %preamble_upsampled_addr_18" [receiver.cpp:151]   --->   Operation 184 'load' 'preamble_upsampled_load_18' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%matched_Q_30_addr = getelementptr i18 %matched_Q_30, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 185 'getelementptr' 'matched_Q_30_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 186 [2/2] (3.25ns)   --->   "%matched_Q_30_load = load i8 %matched_Q_30_addr" [receiver.cpp:152]   --->   Operation 186 'load' 'matched_Q_30_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 187 [1/1] (1.54ns)   --->   "%add_ln151_19 = add i12 %i, i12 3975" [receiver.cpp:151]   --->   Operation 187 'add' 'add_ln151_19' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln151_38 = zext i12 %add_ln151_19" [receiver.cpp:151]   --->   Operation 188 'zext' 'zext_ln151_38' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%lshr_ln151_18 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_19, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 189 'partselect' 'lshr_ln151_18' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%matched_I_31_addr = getelementptr i18 %matched_I_31, i64 0, i64 %zext_ln149" [receiver.cpp:151]   --->   Operation 190 'getelementptr' 'matched_I_31_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 191 [2/2] (3.25ns)   --->   "%matched_I_31_load = load i8 %matched_I_31_addr" [receiver.cpp:151]   --->   Operation 191 'load' 'matched_I_31_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_19 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_38" [receiver.cpp:151]   --->   Operation 192 'getelementptr' 'preamble_upsampled_addr_19' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 193 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_19 = load i12 %preamble_upsampled_addr_19" [receiver.cpp:151]   --->   Operation 193 'load' 'preamble_upsampled_load_19' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%matched_Q_31_addr = getelementptr i18 %matched_Q_31, i64 0, i64 %zext_ln149" [receiver.cpp:152]   --->   Operation 194 'getelementptr' 'matched_Q_31_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 195 [2/2] (3.25ns)   --->   "%matched_Q_31_load = load i8 %matched_Q_31_addr" [receiver.cpp:152]   --->   Operation 195 'load' 'matched_Q_31_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 196 [1/1] (1.54ns)   --->   "%add_ln149 = add i12 %i, i12 20" [receiver.cpp:149]   --->   Operation 196 'add' 'add_ln149' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%lshr_ln151_19 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 197 'partselect' 'lshr_ln151_19' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln151_40 = zext i7 %lshr_ln151_19" [receiver.cpp:151]   --->   Operation 198 'zext' 'zext_ln151_40' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (1.54ns)   --->   "%add_ln151_20 = add i12 %i, i12 3976" [receiver.cpp:151]   --->   Operation 199 'add' 'add_ln151_20' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln151_41 = zext i12 %add_ln151_20" [receiver.cpp:151]   --->   Operation 200 'zext' 'zext_ln151_41' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%lshr_ln151_20 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_20, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 201 'partselect' 'lshr_ln151_20' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%matched_I_0_addr = getelementptr i18 %matched_I_0, i64 0, i64 %zext_ln151_40" [receiver.cpp:151]   --->   Operation 202 'getelementptr' 'matched_I_0_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 203 [2/2] (3.25ns)   --->   "%matched_I_0_load = load i8 %matched_I_0_addr" [receiver.cpp:151]   --->   Operation 203 'load' 'matched_I_0_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_20 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_41" [receiver.cpp:151]   --->   Operation 204 'getelementptr' 'preamble_upsampled_addr_20' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 205 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_20 = load i12 %preamble_upsampled_addr_20" [receiver.cpp:151]   --->   Operation 205 'load' 'preamble_upsampled_load_20' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%matched_Q_0_addr = getelementptr i18 %matched_Q_0, i64 0, i64 %zext_ln151_40" [receiver.cpp:152]   --->   Operation 206 'getelementptr' 'matched_Q_0_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 207 [2/2] (3.25ns)   --->   "%matched_Q_0_load = load i8 %matched_Q_0_addr" [receiver.cpp:152]   --->   Operation 207 'load' 'matched_Q_0_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 208 [1/1] (1.54ns)   --->   "%add_ln149_1 = add i12 %i, i12 21" [receiver.cpp:149]   --->   Operation 208 'add' 'add_ln149_1' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%lshr_ln151_21 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_1, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 209 'partselect' 'lshr_ln151_21' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln151_43 = zext i7 %lshr_ln151_21" [receiver.cpp:151]   --->   Operation 210 'zext' 'zext_ln151_43' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (1.54ns)   --->   "%add_ln151_21 = add i12 %i, i12 3977" [receiver.cpp:151]   --->   Operation 211 'add' 'add_ln151_21' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln151_44 = zext i12 %add_ln151_21" [receiver.cpp:151]   --->   Operation 212 'zext' 'zext_ln151_44' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%lshr_ln151_22 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_21, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 213 'partselect' 'lshr_ln151_22' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%matched_I_1_addr = getelementptr i18 %matched_I_1, i64 0, i64 %zext_ln151_43" [receiver.cpp:151]   --->   Operation 214 'getelementptr' 'matched_I_1_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 215 [2/2] (3.25ns)   --->   "%matched_I_1_load = load i8 %matched_I_1_addr" [receiver.cpp:151]   --->   Operation 215 'load' 'matched_I_1_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_21 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_44" [receiver.cpp:151]   --->   Operation 216 'getelementptr' 'preamble_upsampled_addr_21' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 217 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_21 = load i12 %preamble_upsampled_addr_21" [receiver.cpp:151]   --->   Operation 217 'load' 'preamble_upsampled_load_21' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%matched_Q_1_addr = getelementptr i18 %matched_Q_1, i64 0, i64 %zext_ln151_43" [receiver.cpp:152]   --->   Operation 218 'getelementptr' 'matched_Q_1_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 219 [2/2] (3.25ns)   --->   "%matched_Q_1_load = load i8 %matched_Q_1_addr" [receiver.cpp:152]   --->   Operation 219 'load' 'matched_Q_1_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 220 [1/1] (1.54ns)   --->   "%add_ln149_2 = add i12 %i, i12 22" [receiver.cpp:149]   --->   Operation 220 'add' 'add_ln149_2' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%lshr_ln151_23 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_2, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 221 'partselect' 'lshr_ln151_23' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln151_46 = zext i7 %lshr_ln151_23" [receiver.cpp:151]   --->   Operation 222 'zext' 'zext_ln151_46' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (1.54ns)   --->   "%add_ln151_22 = add i12 %i, i12 3978" [receiver.cpp:151]   --->   Operation 223 'add' 'add_ln151_22' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln151_47 = zext i12 %add_ln151_22" [receiver.cpp:151]   --->   Operation 224 'zext' 'zext_ln151_47' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%lshr_ln151_24 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_22, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 225 'partselect' 'lshr_ln151_24' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%matched_I_2_addr = getelementptr i18 %matched_I_2, i64 0, i64 %zext_ln151_46" [receiver.cpp:151]   --->   Operation 226 'getelementptr' 'matched_I_2_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 227 [2/2] (3.25ns)   --->   "%matched_I_2_load = load i8 %matched_I_2_addr" [receiver.cpp:151]   --->   Operation 227 'load' 'matched_I_2_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_22 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_47" [receiver.cpp:151]   --->   Operation 228 'getelementptr' 'preamble_upsampled_addr_22' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 229 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_22 = load i12 %preamble_upsampled_addr_22" [receiver.cpp:151]   --->   Operation 229 'load' 'preamble_upsampled_load_22' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%matched_Q_2_addr = getelementptr i18 %matched_Q_2, i64 0, i64 %zext_ln151_46" [receiver.cpp:152]   --->   Operation 230 'getelementptr' 'matched_Q_2_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 231 [2/2] (3.25ns)   --->   "%matched_Q_2_load = load i8 %matched_Q_2_addr" [receiver.cpp:152]   --->   Operation 231 'load' 'matched_Q_2_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 232 [1/1] (1.54ns)   --->   "%add_ln149_3 = add i12 %i, i12 23" [receiver.cpp:149]   --->   Operation 232 'add' 'add_ln149_3' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%lshr_ln151_25 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_3, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 233 'partselect' 'lshr_ln151_25' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln151_49 = zext i7 %lshr_ln151_25" [receiver.cpp:151]   --->   Operation 234 'zext' 'zext_ln151_49' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (1.54ns)   --->   "%add_ln151_23 = add i12 %i, i12 3979" [receiver.cpp:151]   --->   Operation 235 'add' 'add_ln151_23' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln151_50 = zext i12 %add_ln151_23" [receiver.cpp:151]   --->   Operation 236 'zext' 'zext_ln151_50' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%lshr_ln151_26 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_23, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 237 'partselect' 'lshr_ln151_26' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%matched_I_3_addr = getelementptr i18 %matched_I_3, i64 0, i64 %zext_ln151_49" [receiver.cpp:151]   --->   Operation 238 'getelementptr' 'matched_I_3_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 239 [2/2] (3.25ns)   --->   "%matched_I_3_load = load i8 %matched_I_3_addr" [receiver.cpp:151]   --->   Operation 239 'load' 'matched_I_3_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_23 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_50" [receiver.cpp:151]   --->   Operation 240 'getelementptr' 'preamble_upsampled_addr_23' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 241 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_23 = load i12 %preamble_upsampled_addr_23" [receiver.cpp:151]   --->   Operation 241 'load' 'preamble_upsampled_load_23' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%matched_Q_3_addr = getelementptr i18 %matched_Q_3, i64 0, i64 %zext_ln151_49" [receiver.cpp:152]   --->   Operation 242 'getelementptr' 'matched_Q_3_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 243 [2/2] (3.25ns)   --->   "%matched_Q_3_load = load i8 %matched_Q_3_addr" [receiver.cpp:152]   --->   Operation 243 'load' 'matched_Q_3_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 244 [1/1] (1.54ns)   --->   "%add_ln149_4 = add i12 %i, i12 24" [receiver.cpp:149]   --->   Operation 244 'add' 'add_ln149_4' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%lshr_ln151_27 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_4, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 245 'partselect' 'lshr_ln151_27' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln151_52 = zext i7 %lshr_ln151_27" [receiver.cpp:151]   --->   Operation 246 'zext' 'zext_ln151_52' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (1.54ns)   --->   "%add_ln151_24 = add i12 %i, i12 3980" [receiver.cpp:151]   --->   Operation 247 'add' 'add_ln151_24' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln151_53 = zext i12 %add_ln151_24" [receiver.cpp:151]   --->   Operation 248 'zext' 'zext_ln151_53' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%lshr_ln151_28 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_24, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 249 'partselect' 'lshr_ln151_28' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%matched_I_4_addr = getelementptr i18 %matched_I_4, i64 0, i64 %zext_ln151_52" [receiver.cpp:151]   --->   Operation 250 'getelementptr' 'matched_I_4_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 251 [2/2] (3.25ns)   --->   "%matched_I_4_load = load i8 %matched_I_4_addr" [receiver.cpp:151]   --->   Operation 251 'load' 'matched_I_4_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_24 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_53" [receiver.cpp:151]   --->   Operation 252 'getelementptr' 'preamble_upsampled_addr_24' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 253 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_24 = load i12 %preamble_upsampled_addr_24" [receiver.cpp:151]   --->   Operation 253 'load' 'preamble_upsampled_load_24' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%matched_Q_4_addr = getelementptr i18 %matched_Q_4, i64 0, i64 %zext_ln151_52" [receiver.cpp:152]   --->   Operation 254 'getelementptr' 'matched_Q_4_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 255 [2/2] (3.25ns)   --->   "%matched_Q_4_load = load i8 %matched_Q_4_addr" [receiver.cpp:152]   --->   Operation 255 'load' 'matched_Q_4_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 256 [1/1] (1.54ns)   --->   "%add_ln149_5 = add i12 %i, i12 25" [receiver.cpp:149]   --->   Operation 256 'add' 'add_ln149_5' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%lshr_ln151_29 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_5, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 257 'partselect' 'lshr_ln151_29' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln151_55 = zext i7 %lshr_ln151_29" [receiver.cpp:151]   --->   Operation 258 'zext' 'zext_ln151_55' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (1.54ns)   --->   "%add_ln151_25 = add i12 %i, i12 3981" [receiver.cpp:151]   --->   Operation 259 'add' 'add_ln151_25' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln151_56 = zext i12 %add_ln151_25" [receiver.cpp:151]   --->   Operation 260 'zext' 'zext_ln151_56' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%lshr_ln151_30 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_25, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 261 'partselect' 'lshr_ln151_30' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%matched_I_5_addr = getelementptr i18 %matched_I_5, i64 0, i64 %zext_ln151_55" [receiver.cpp:151]   --->   Operation 262 'getelementptr' 'matched_I_5_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 263 [2/2] (3.25ns)   --->   "%matched_I_5_load = load i8 %matched_I_5_addr" [receiver.cpp:151]   --->   Operation 263 'load' 'matched_I_5_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_25 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_56" [receiver.cpp:151]   --->   Operation 264 'getelementptr' 'preamble_upsampled_addr_25' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 265 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_25 = load i12 %preamble_upsampled_addr_25" [receiver.cpp:151]   --->   Operation 265 'load' 'preamble_upsampled_load_25' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%matched_Q_5_addr = getelementptr i18 %matched_Q_5, i64 0, i64 %zext_ln151_55" [receiver.cpp:152]   --->   Operation 266 'getelementptr' 'matched_Q_5_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 267 [2/2] (3.25ns)   --->   "%matched_Q_5_load = load i8 %matched_Q_5_addr" [receiver.cpp:152]   --->   Operation 267 'load' 'matched_Q_5_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 268 [1/1] (1.54ns)   --->   "%add_ln149_6 = add i12 %i, i12 26" [receiver.cpp:149]   --->   Operation 268 'add' 'add_ln149_6' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%lshr_ln151_31 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_6, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 269 'partselect' 'lshr_ln151_31' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln151_58 = zext i7 %lshr_ln151_31" [receiver.cpp:151]   --->   Operation 270 'zext' 'zext_ln151_58' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (1.54ns)   --->   "%add_ln151_26 = add i12 %i, i12 3982" [receiver.cpp:151]   --->   Operation 271 'add' 'add_ln151_26' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln151_59 = zext i12 %add_ln151_26" [receiver.cpp:151]   --->   Operation 272 'zext' 'zext_ln151_59' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%lshr_ln151_32 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_26, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 273 'partselect' 'lshr_ln151_32' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%matched_I_6_addr = getelementptr i18 %matched_I_6, i64 0, i64 %zext_ln151_58" [receiver.cpp:151]   --->   Operation 274 'getelementptr' 'matched_I_6_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 275 [2/2] (3.25ns)   --->   "%matched_I_6_load = load i8 %matched_I_6_addr" [receiver.cpp:151]   --->   Operation 275 'load' 'matched_I_6_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_26 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_59" [receiver.cpp:151]   --->   Operation 276 'getelementptr' 'preamble_upsampled_addr_26' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 277 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_26 = load i12 %preamble_upsampled_addr_26" [receiver.cpp:151]   --->   Operation 277 'load' 'preamble_upsampled_load_26' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%matched_Q_6_addr = getelementptr i18 %matched_Q_6, i64 0, i64 %zext_ln151_58" [receiver.cpp:152]   --->   Operation 278 'getelementptr' 'matched_Q_6_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 279 [2/2] (3.25ns)   --->   "%matched_Q_6_load = load i8 %matched_Q_6_addr" [receiver.cpp:152]   --->   Operation 279 'load' 'matched_Q_6_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 280 [1/1] (1.54ns)   --->   "%add_ln149_7 = add i12 %i, i12 27" [receiver.cpp:149]   --->   Operation 280 'add' 'add_ln149_7' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%lshr_ln151_33 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_7, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 281 'partselect' 'lshr_ln151_33' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln151_61 = zext i7 %lshr_ln151_33" [receiver.cpp:151]   --->   Operation 282 'zext' 'zext_ln151_61' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (1.54ns)   --->   "%add_ln151_27 = add i12 %i, i12 3983" [receiver.cpp:151]   --->   Operation 283 'add' 'add_ln151_27' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln151_62 = zext i12 %add_ln151_27" [receiver.cpp:151]   --->   Operation 284 'zext' 'zext_ln151_62' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%lshr_ln151_34 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_27, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 285 'partselect' 'lshr_ln151_34' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%matched_I_7_addr = getelementptr i18 %matched_I_7, i64 0, i64 %zext_ln151_61" [receiver.cpp:151]   --->   Operation 286 'getelementptr' 'matched_I_7_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 287 [2/2] (3.25ns)   --->   "%matched_I_7_load = load i8 %matched_I_7_addr" [receiver.cpp:151]   --->   Operation 287 'load' 'matched_I_7_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_27 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_62" [receiver.cpp:151]   --->   Operation 288 'getelementptr' 'preamble_upsampled_addr_27' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 289 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_27 = load i12 %preamble_upsampled_addr_27" [receiver.cpp:151]   --->   Operation 289 'load' 'preamble_upsampled_load_27' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%matched_Q_7_addr = getelementptr i18 %matched_Q_7, i64 0, i64 %zext_ln151_61" [receiver.cpp:152]   --->   Operation 290 'getelementptr' 'matched_Q_7_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 291 [2/2] (3.25ns)   --->   "%matched_Q_7_load = load i8 %matched_Q_7_addr" [receiver.cpp:152]   --->   Operation 291 'load' 'matched_Q_7_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 292 [1/1] (1.54ns)   --->   "%add_ln149_8 = add i12 %i, i12 28" [receiver.cpp:149]   --->   Operation 292 'add' 'add_ln149_8' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%lshr_ln151_35 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_8, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 293 'partselect' 'lshr_ln151_35' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln151_64 = zext i7 %lshr_ln151_35" [receiver.cpp:151]   --->   Operation 294 'zext' 'zext_ln151_64' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (1.54ns)   --->   "%add_ln151_28 = add i12 %i, i12 3984" [receiver.cpp:151]   --->   Operation 295 'add' 'add_ln151_28' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln151_65 = zext i12 %add_ln151_28" [receiver.cpp:151]   --->   Operation 296 'zext' 'zext_ln151_65' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%lshr_ln151_36 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_28, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 297 'partselect' 'lshr_ln151_36' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%matched_I_8_addr = getelementptr i18 %matched_I_8, i64 0, i64 %zext_ln151_64" [receiver.cpp:151]   --->   Operation 298 'getelementptr' 'matched_I_8_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 299 [2/2] (3.25ns)   --->   "%matched_I_8_load = load i8 %matched_I_8_addr" [receiver.cpp:151]   --->   Operation 299 'load' 'matched_I_8_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_28 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_65" [receiver.cpp:151]   --->   Operation 300 'getelementptr' 'preamble_upsampled_addr_28' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 301 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_28 = load i12 %preamble_upsampled_addr_28" [receiver.cpp:151]   --->   Operation 301 'load' 'preamble_upsampled_load_28' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%matched_Q_8_addr = getelementptr i18 %matched_Q_8, i64 0, i64 %zext_ln151_64" [receiver.cpp:152]   --->   Operation 302 'getelementptr' 'matched_Q_8_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 303 [2/2] (3.25ns)   --->   "%matched_Q_8_load = load i8 %matched_Q_8_addr" [receiver.cpp:152]   --->   Operation 303 'load' 'matched_Q_8_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 304 [1/1] (1.54ns)   --->   "%add_ln149_9 = add i12 %i, i12 29" [receiver.cpp:149]   --->   Operation 304 'add' 'add_ln149_9' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%lshr_ln151_37 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_9, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 305 'partselect' 'lshr_ln151_37' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln151_67 = zext i7 %lshr_ln151_37" [receiver.cpp:151]   --->   Operation 306 'zext' 'zext_ln151_67' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (1.54ns)   --->   "%add_ln151_29 = add i12 %i, i12 3985" [receiver.cpp:151]   --->   Operation 307 'add' 'add_ln151_29' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln151_68 = zext i12 %add_ln151_29" [receiver.cpp:151]   --->   Operation 308 'zext' 'zext_ln151_68' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%lshr_ln151_38 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_29, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 309 'partselect' 'lshr_ln151_38' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%matched_I_9_addr = getelementptr i18 %matched_I_9, i64 0, i64 %zext_ln151_67" [receiver.cpp:151]   --->   Operation 310 'getelementptr' 'matched_I_9_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 311 [2/2] (3.25ns)   --->   "%matched_I_9_load = load i8 %matched_I_9_addr" [receiver.cpp:151]   --->   Operation 311 'load' 'matched_I_9_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_29 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_68" [receiver.cpp:151]   --->   Operation 312 'getelementptr' 'preamble_upsampled_addr_29' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 313 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_29 = load i12 %preamble_upsampled_addr_29" [receiver.cpp:151]   --->   Operation 313 'load' 'preamble_upsampled_load_29' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%matched_Q_9_addr = getelementptr i18 %matched_Q_9, i64 0, i64 %zext_ln151_67" [receiver.cpp:152]   --->   Operation 314 'getelementptr' 'matched_Q_9_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 315 [2/2] (3.25ns)   --->   "%matched_Q_9_load = load i8 %matched_Q_9_addr" [receiver.cpp:152]   --->   Operation 315 'load' 'matched_Q_9_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 316 [1/1] (1.54ns)   --->   "%add_ln149_10 = add i12 %i, i12 30" [receiver.cpp:149]   --->   Operation 316 'add' 'add_ln149_10' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%lshr_ln151_39 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_10, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 317 'partselect' 'lshr_ln151_39' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln151_70 = zext i7 %lshr_ln151_39" [receiver.cpp:151]   --->   Operation 318 'zext' 'zext_ln151_70' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (1.54ns)   --->   "%add_ln151_30 = add i12 %i, i12 3986" [receiver.cpp:151]   --->   Operation 319 'add' 'add_ln151_30' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln151_71 = zext i12 %add_ln151_30" [receiver.cpp:151]   --->   Operation 320 'zext' 'zext_ln151_71' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%lshr_ln151_40 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_30, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 321 'partselect' 'lshr_ln151_40' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%matched_I_10_addr = getelementptr i18 %matched_I_10, i64 0, i64 %zext_ln151_70" [receiver.cpp:151]   --->   Operation 322 'getelementptr' 'matched_I_10_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 323 [2/2] (3.25ns)   --->   "%matched_I_10_load = load i8 %matched_I_10_addr" [receiver.cpp:151]   --->   Operation 323 'load' 'matched_I_10_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_30 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_71" [receiver.cpp:151]   --->   Operation 324 'getelementptr' 'preamble_upsampled_addr_30' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 325 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_30 = load i12 %preamble_upsampled_addr_30" [receiver.cpp:151]   --->   Operation 325 'load' 'preamble_upsampled_load_30' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%matched_Q_10_addr = getelementptr i18 %matched_Q_10, i64 0, i64 %zext_ln151_70" [receiver.cpp:152]   --->   Operation 326 'getelementptr' 'matched_Q_10_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 327 [2/2] (3.25ns)   --->   "%matched_Q_10_load = load i8 %matched_Q_10_addr" [receiver.cpp:152]   --->   Operation 327 'load' 'matched_Q_10_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 328 [1/1] (1.54ns)   --->   "%add_ln149_11 = add i12 %i, i12 31" [receiver.cpp:149]   --->   Operation 328 'add' 'add_ln149_11' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%lshr_ln151_41 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_11, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 329 'partselect' 'lshr_ln151_41' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln151_73 = zext i7 %lshr_ln151_41" [receiver.cpp:151]   --->   Operation 330 'zext' 'zext_ln151_73' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (1.54ns)   --->   "%add_ln151_31 = add i12 %i, i12 3987" [receiver.cpp:151]   --->   Operation 331 'add' 'add_ln151_31' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln151_74 = zext i12 %add_ln151_31" [receiver.cpp:151]   --->   Operation 332 'zext' 'zext_ln151_74' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%lshr_ln151_42 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_31, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 333 'partselect' 'lshr_ln151_42' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%matched_I_11_addr = getelementptr i18 %matched_I_11, i64 0, i64 %zext_ln151_73" [receiver.cpp:151]   --->   Operation 334 'getelementptr' 'matched_I_11_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 335 [2/2] (3.25ns)   --->   "%matched_I_11_load = load i8 %matched_I_11_addr" [receiver.cpp:151]   --->   Operation 335 'load' 'matched_I_11_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_31 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_74" [receiver.cpp:151]   --->   Operation 336 'getelementptr' 'preamble_upsampled_addr_31' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 337 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_31 = load i12 %preamble_upsampled_addr_31" [receiver.cpp:151]   --->   Operation 337 'load' 'preamble_upsampled_load_31' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%matched_Q_11_addr = getelementptr i18 %matched_Q_11, i64 0, i64 %zext_ln151_73" [receiver.cpp:152]   --->   Operation 338 'getelementptr' 'matched_Q_11_addr' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 339 [2/2] (3.25ns)   --->   "%matched_Q_11_load = load i8 %matched_Q_11_addr" [receiver.cpp:152]   --->   Operation 339 'load' 'matched_Q_11_load' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 340 [1/1] (1.87ns)   --->   "%add_ln151_32 = add i7 %lshr_ln, i7 1" [receiver.cpp:151]   --->   Operation 340 'add' 'add_ln151_32' <Predicate = (icmp_ln149)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln151_76 = zext i7 %add_ln151_32" [receiver.cpp:151]   --->   Operation 341 'zext' 'zext_ln151_76' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (1.54ns)   --->   "%add_ln151_33 = add i12 %i, i12 3988" [receiver.cpp:151]   --->   Operation 342 'add' 'add_ln151_33' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln151_77 = zext i12 %add_ln151_33" [receiver.cpp:151]   --->   Operation 343 'zext' 'zext_ln151_77' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%lshr_ln151_43 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_33, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 344 'partselect' 'lshr_ln151_43' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%matched_I_12_addr_2 = getelementptr i18 %matched_I_12, i64 0, i64 %zext_ln151_76" [receiver.cpp:151]   --->   Operation 345 'getelementptr' 'matched_I_12_addr_2' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 346 [2/2] (3.25ns)   --->   "%matched_I_12_load_2 = load i8 %matched_I_12_addr_2" [receiver.cpp:151]   --->   Operation 346 'load' 'matched_I_12_load_2' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_32 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_77" [receiver.cpp:151]   --->   Operation 347 'getelementptr' 'preamble_upsampled_addr_32' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 348 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_32 = load i12 %preamble_upsampled_addr_32" [receiver.cpp:151]   --->   Operation 348 'load' 'preamble_upsampled_load_32' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%matched_Q_12_addr_2 = getelementptr i18 %matched_Q_12, i64 0, i64 %zext_ln151_76" [receiver.cpp:152]   --->   Operation 349 'getelementptr' 'matched_Q_12_addr_2' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 350 [2/2] (3.25ns)   --->   "%matched_Q_12_load_2 = load i8 %matched_Q_12_addr_2" [receiver.cpp:152]   --->   Operation 350 'load' 'matched_Q_12_load_2' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 351 [1/1] (1.54ns)   --->   "%add_ln149_12 = add i12 %i, i12 33" [receiver.cpp:149]   --->   Operation 351 'add' 'add_ln149_12' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%lshr_ln151_44 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_12, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 352 'partselect' 'lshr_ln151_44' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln151_79 = zext i7 %lshr_ln151_44" [receiver.cpp:151]   --->   Operation 353 'zext' 'zext_ln151_79' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (1.54ns)   --->   "%add_ln151_34 = add i12 %i, i12 3989" [receiver.cpp:151]   --->   Operation 354 'add' 'add_ln151_34' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln151_80 = zext i12 %add_ln151_34" [receiver.cpp:151]   --->   Operation 355 'zext' 'zext_ln151_80' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%lshr_ln151_45 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_34, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 356 'partselect' 'lshr_ln151_45' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%matched_I_13_addr_1 = getelementptr i18 %matched_I_13, i64 0, i64 %zext_ln151_79" [receiver.cpp:151]   --->   Operation 357 'getelementptr' 'matched_I_13_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 358 [2/2] (3.25ns)   --->   "%matched_I_13_load_1 = load i8 %matched_I_13_addr_1" [receiver.cpp:151]   --->   Operation 358 'load' 'matched_I_13_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_33 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_80" [receiver.cpp:151]   --->   Operation 359 'getelementptr' 'preamble_upsampled_addr_33' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 360 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_33 = load i12 %preamble_upsampled_addr_33" [receiver.cpp:151]   --->   Operation 360 'load' 'preamble_upsampled_load_33' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%matched_Q_13_addr_1 = getelementptr i18 %matched_Q_13, i64 0, i64 %zext_ln151_79" [receiver.cpp:152]   --->   Operation 361 'getelementptr' 'matched_Q_13_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 362 [2/2] (3.25ns)   --->   "%matched_Q_13_load_1 = load i8 %matched_Q_13_addr_1" [receiver.cpp:152]   --->   Operation 362 'load' 'matched_Q_13_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 363 [1/1] (1.54ns)   --->   "%add_ln149_13 = add i12 %i, i12 34" [receiver.cpp:149]   --->   Operation 363 'add' 'add_ln149_13' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%lshr_ln151_46 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_13, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 364 'partselect' 'lshr_ln151_46' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln151_82 = zext i7 %lshr_ln151_46" [receiver.cpp:151]   --->   Operation 365 'zext' 'zext_ln151_82' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (1.54ns)   --->   "%add_ln151_35 = add i12 %i, i12 3990" [receiver.cpp:151]   --->   Operation 366 'add' 'add_ln151_35' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln151_83 = zext i12 %add_ln151_35" [receiver.cpp:151]   --->   Operation 367 'zext' 'zext_ln151_83' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%lshr_ln151_47 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_35, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 368 'partselect' 'lshr_ln151_47' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%matched_I_14_addr_1 = getelementptr i18 %matched_I_14, i64 0, i64 %zext_ln151_82" [receiver.cpp:151]   --->   Operation 369 'getelementptr' 'matched_I_14_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 370 [2/2] (3.25ns)   --->   "%matched_I_14_load_1 = load i8 %matched_I_14_addr_1" [receiver.cpp:151]   --->   Operation 370 'load' 'matched_I_14_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_34 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_83" [receiver.cpp:151]   --->   Operation 371 'getelementptr' 'preamble_upsampled_addr_34' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 372 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_34 = load i12 %preamble_upsampled_addr_34" [receiver.cpp:151]   --->   Operation 372 'load' 'preamble_upsampled_load_34' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%matched_Q_14_addr_1 = getelementptr i18 %matched_Q_14, i64 0, i64 %zext_ln151_82" [receiver.cpp:152]   --->   Operation 373 'getelementptr' 'matched_Q_14_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 374 [2/2] (3.25ns)   --->   "%matched_Q_14_load_1 = load i8 %matched_Q_14_addr_1" [receiver.cpp:152]   --->   Operation 374 'load' 'matched_Q_14_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 375 [1/1] (1.54ns)   --->   "%add_ln149_14 = add i12 %i, i12 35" [receiver.cpp:149]   --->   Operation 375 'add' 'add_ln149_14' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%lshr_ln151_48 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_14, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 376 'partselect' 'lshr_ln151_48' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln151_85 = zext i7 %lshr_ln151_48" [receiver.cpp:151]   --->   Operation 377 'zext' 'zext_ln151_85' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (1.54ns)   --->   "%add_ln151_36 = add i12 %i, i12 3991" [receiver.cpp:151]   --->   Operation 378 'add' 'add_ln151_36' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln151_86 = zext i12 %add_ln151_36" [receiver.cpp:151]   --->   Operation 379 'zext' 'zext_ln151_86' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%lshr_ln151_49 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_36, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 380 'partselect' 'lshr_ln151_49' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%matched_I_15_addr_1 = getelementptr i18 %matched_I_15, i64 0, i64 %zext_ln151_85" [receiver.cpp:151]   --->   Operation 381 'getelementptr' 'matched_I_15_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 382 [2/2] (3.25ns)   --->   "%matched_I_15_load_1 = load i8 %matched_I_15_addr_1" [receiver.cpp:151]   --->   Operation 382 'load' 'matched_I_15_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_35 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_86" [receiver.cpp:151]   --->   Operation 383 'getelementptr' 'preamble_upsampled_addr_35' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 384 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_35 = load i12 %preamble_upsampled_addr_35" [receiver.cpp:151]   --->   Operation 384 'load' 'preamble_upsampled_load_35' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%matched_Q_15_addr_1 = getelementptr i18 %matched_Q_15, i64 0, i64 %zext_ln151_85" [receiver.cpp:152]   --->   Operation 385 'getelementptr' 'matched_Q_15_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 386 [2/2] (3.25ns)   --->   "%matched_Q_15_load_1 = load i8 %matched_Q_15_addr_1" [receiver.cpp:152]   --->   Operation 386 'load' 'matched_Q_15_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 387 [1/1] (1.54ns)   --->   "%add_ln149_15 = add i12 %i, i12 36" [receiver.cpp:149]   --->   Operation 387 'add' 'add_ln149_15' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%lshr_ln151_50 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_15, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 388 'partselect' 'lshr_ln151_50' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln151_88 = zext i7 %lshr_ln151_50" [receiver.cpp:151]   --->   Operation 389 'zext' 'zext_ln151_88' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (1.54ns)   --->   "%add_ln151_37 = add i12 %i, i12 3992" [receiver.cpp:151]   --->   Operation 390 'add' 'add_ln151_37' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln151_89 = zext i12 %add_ln151_37" [receiver.cpp:151]   --->   Operation 391 'zext' 'zext_ln151_89' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%lshr_ln151_51 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_37, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 392 'partselect' 'lshr_ln151_51' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%matched_I_16_addr_1 = getelementptr i18 %matched_I_16, i64 0, i64 %zext_ln151_88" [receiver.cpp:151]   --->   Operation 393 'getelementptr' 'matched_I_16_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 394 [2/2] (3.25ns)   --->   "%matched_I_16_load_1 = load i8 %matched_I_16_addr_1" [receiver.cpp:151]   --->   Operation 394 'load' 'matched_I_16_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_36 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_89" [receiver.cpp:151]   --->   Operation 395 'getelementptr' 'preamble_upsampled_addr_36' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 396 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_36 = load i12 %preamble_upsampled_addr_36" [receiver.cpp:151]   --->   Operation 396 'load' 'preamble_upsampled_load_36' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%matched_Q_16_addr_1 = getelementptr i18 %matched_Q_16, i64 0, i64 %zext_ln151_88" [receiver.cpp:152]   --->   Operation 397 'getelementptr' 'matched_Q_16_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 398 [2/2] (3.25ns)   --->   "%matched_Q_16_load_1 = load i8 %matched_Q_16_addr_1" [receiver.cpp:152]   --->   Operation 398 'load' 'matched_Q_16_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 399 [1/1] (1.54ns)   --->   "%add_ln149_16 = add i12 %i, i12 37" [receiver.cpp:149]   --->   Operation 399 'add' 'add_ln149_16' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%lshr_ln151_52 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_16, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 400 'partselect' 'lshr_ln151_52' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln151_91 = zext i7 %lshr_ln151_52" [receiver.cpp:151]   --->   Operation 401 'zext' 'zext_ln151_91' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (1.54ns)   --->   "%add_ln151_38 = add i12 %i, i12 3993" [receiver.cpp:151]   --->   Operation 402 'add' 'add_ln151_38' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln151_92 = zext i12 %add_ln151_38" [receiver.cpp:151]   --->   Operation 403 'zext' 'zext_ln151_92' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%lshr_ln151_53 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_38, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 404 'partselect' 'lshr_ln151_53' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%matched_I_17_addr_1 = getelementptr i18 %matched_I_17, i64 0, i64 %zext_ln151_91" [receiver.cpp:151]   --->   Operation 405 'getelementptr' 'matched_I_17_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 406 [2/2] (3.25ns)   --->   "%matched_I_17_load_1 = load i8 %matched_I_17_addr_1" [receiver.cpp:151]   --->   Operation 406 'load' 'matched_I_17_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_37 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_92" [receiver.cpp:151]   --->   Operation 407 'getelementptr' 'preamble_upsampled_addr_37' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 408 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_37 = load i12 %preamble_upsampled_addr_37" [receiver.cpp:151]   --->   Operation 408 'load' 'preamble_upsampled_load_37' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%matched_Q_17_addr_1 = getelementptr i18 %matched_Q_17, i64 0, i64 %zext_ln151_91" [receiver.cpp:152]   --->   Operation 409 'getelementptr' 'matched_Q_17_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 410 [2/2] (3.25ns)   --->   "%matched_Q_17_load_1 = load i8 %matched_Q_17_addr_1" [receiver.cpp:152]   --->   Operation 410 'load' 'matched_Q_17_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 411 [1/1] (1.54ns)   --->   "%add_ln149_17 = add i12 %i, i12 38" [receiver.cpp:149]   --->   Operation 411 'add' 'add_ln149_17' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%lshr_ln151_54 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_17, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 412 'partselect' 'lshr_ln151_54' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln151_94 = zext i7 %lshr_ln151_54" [receiver.cpp:151]   --->   Operation 413 'zext' 'zext_ln151_94' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (1.54ns)   --->   "%add_ln151_39 = add i12 %i, i12 3994" [receiver.cpp:151]   --->   Operation 414 'add' 'add_ln151_39' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln151_95 = zext i12 %add_ln151_39" [receiver.cpp:151]   --->   Operation 415 'zext' 'zext_ln151_95' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%lshr_ln151_55 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_39, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 416 'partselect' 'lshr_ln151_55' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%matched_I_18_addr_1 = getelementptr i18 %matched_I_18, i64 0, i64 %zext_ln151_94" [receiver.cpp:151]   --->   Operation 417 'getelementptr' 'matched_I_18_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 418 [2/2] (3.25ns)   --->   "%matched_I_18_load_1 = load i8 %matched_I_18_addr_1" [receiver.cpp:151]   --->   Operation 418 'load' 'matched_I_18_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_38 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_95" [receiver.cpp:151]   --->   Operation 419 'getelementptr' 'preamble_upsampled_addr_38' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 420 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_38 = load i12 %preamble_upsampled_addr_38" [receiver.cpp:151]   --->   Operation 420 'load' 'preamble_upsampled_load_38' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%matched_Q_18_addr_1 = getelementptr i18 %matched_Q_18, i64 0, i64 %zext_ln151_94" [receiver.cpp:152]   --->   Operation 421 'getelementptr' 'matched_Q_18_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 422 [2/2] (3.25ns)   --->   "%matched_Q_18_load_1 = load i8 %matched_Q_18_addr_1" [receiver.cpp:152]   --->   Operation 422 'load' 'matched_Q_18_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 423 [1/1] (1.54ns)   --->   "%add_ln149_18 = add i12 %i, i12 39" [receiver.cpp:149]   --->   Operation 423 'add' 'add_ln149_18' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%lshr_ln151_56 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_18, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 424 'partselect' 'lshr_ln151_56' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln151_97 = zext i7 %lshr_ln151_56" [receiver.cpp:151]   --->   Operation 425 'zext' 'zext_ln151_97' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (1.54ns)   --->   "%add_ln151_40 = add i12 %i, i12 3995" [receiver.cpp:151]   --->   Operation 426 'add' 'add_ln151_40' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln151_98 = zext i12 %add_ln151_40" [receiver.cpp:151]   --->   Operation 427 'zext' 'zext_ln151_98' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%lshr_ln151_57 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_40, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 428 'partselect' 'lshr_ln151_57' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%matched_I_19_addr_1 = getelementptr i18 %matched_I_19, i64 0, i64 %zext_ln151_97" [receiver.cpp:151]   --->   Operation 429 'getelementptr' 'matched_I_19_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 430 [2/2] (3.25ns)   --->   "%matched_I_19_load_1 = load i8 %matched_I_19_addr_1" [receiver.cpp:151]   --->   Operation 430 'load' 'matched_I_19_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_39 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_98" [receiver.cpp:151]   --->   Operation 431 'getelementptr' 'preamble_upsampled_addr_39' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 432 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_39 = load i12 %preamble_upsampled_addr_39" [receiver.cpp:151]   --->   Operation 432 'load' 'preamble_upsampled_load_39' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%matched_Q_19_addr_1 = getelementptr i18 %matched_Q_19, i64 0, i64 %zext_ln151_97" [receiver.cpp:152]   --->   Operation 433 'getelementptr' 'matched_Q_19_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 434 [2/2] (3.25ns)   --->   "%matched_Q_19_load_1 = load i8 %matched_Q_19_addr_1" [receiver.cpp:152]   --->   Operation 434 'load' 'matched_Q_19_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 435 [1/1] (1.54ns)   --->   "%add_ln149_19 = add i12 %i, i12 40" [receiver.cpp:149]   --->   Operation 435 'add' 'add_ln149_19' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%lshr_ln151_58 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_19, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 436 'partselect' 'lshr_ln151_58' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln151_100 = zext i7 %lshr_ln151_58" [receiver.cpp:151]   --->   Operation 437 'zext' 'zext_ln151_100' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (1.54ns)   --->   "%add_ln151_41 = add i12 %i, i12 3996" [receiver.cpp:151]   --->   Operation 438 'add' 'add_ln151_41' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln151_101 = zext i12 %add_ln151_41" [receiver.cpp:151]   --->   Operation 439 'zext' 'zext_ln151_101' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%lshr_ln151_59 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_41, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 440 'partselect' 'lshr_ln151_59' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%matched_I_20_addr_1 = getelementptr i18 %matched_I_20, i64 0, i64 %zext_ln151_100" [receiver.cpp:151]   --->   Operation 441 'getelementptr' 'matched_I_20_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 442 [2/2] (3.25ns)   --->   "%matched_I_20_load_1 = load i8 %matched_I_20_addr_1" [receiver.cpp:151]   --->   Operation 442 'load' 'matched_I_20_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_40 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_101" [receiver.cpp:151]   --->   Operation 443 'getelementptr' 'preamble_upsampled_addr_40' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 444 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_40 = load i12 %preamble_upsampled_addr_40" [receiver.cpp:151]   --->   Operation 444 'load' 'preamble_upsampled_load_40' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%matched_Q_20_addr_1 = getelementptr i18 %matched_Q_20, i64 0, i64 %zext_ln151_100" [receiver.cpp:152]   --->   Operation 445 'getelementptr' 'matched_Q_20_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 446 [2/2] (3.25ns)   --->   "%matched_Q_20_load_1 = load i8 %matched_Q_20_addr_1" [receiver.cpp:152]   --->   Operation 446 'load' 'matched_Q_20_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 447 [1/1] (1.54ns)   --->   "%add_ln149_20 = add i12 %i, i12 41" [receiver.cpp:149]   --->   Operation 447 'add' 'add_ln149_20' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%lshr_ln151_60 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_20, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 448 'partselect' 'lshr_ln151_60' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln151_103 = zext i7 %lshr_ln151_60" [receiver.cpp:151]   --->   Operation 449 'zext' 'zext_ln151_103' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (1.54ns)   --->   "%add_ln151_42 = add i12 %i, i12 3997" [receiver.cpp:151]   --->   Operation 450 'add' 'add_ln151_42' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln151_104 = zext i12 %add_ln151_42" [receiver.cpp:151]   --->   Operation 451 'zext' 'zext_ln151_104' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%lshr_ln151_61 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_42, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 452 'partselect' 'lshr_ln151_61' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%matched_I_21_addr_1 = getelementptr i18 %matched_I_21, i64 0, i64 %zext_ln151_103" [receiver.cpp:151]   --->   Operation 453 'getelementptr' 'matched_I_21_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 454 [2/2] (3.25ns)   --->   "%matched_I_21_load_1 = load i8 %matched_I_21_addr_1" [receiver.cpp:151]   --->   Operation 454 'load' 'matched_I_21_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_41 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_104" [receiver.cpp:151]   --->   Operation 455 'getelementptr' 'preamble_upsampled_addr_41' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 456 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_41 = load i12 %preamble_upsampled_addr_41" [receiver.cpp:151]   --->   Operation 456 'load' 'preamble_upsampled_load_41' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%matched_Q_21_addr_1 = getelementptr i18 %matched_Q_21, i64 0, i64 %zext_ln151_103" [receiver.cpp:152]   --->   Operation 457 'getelementptr' 'matched_Q_21_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 458 [2/2] (3.25ns)   --->   "%matched_Q_21_load_1 = load i8 %matched_Q_21_addr_1" [receiver.cpp:152]   --->   Operation 458 'load' 'matched_Q_21_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 459 [1/1] (1.54ns)   --->   "%add_ln149_21 = add i12 %i, i12 42" [receiver.cpp:149]   --->   Operation 459 'add' 'add_ln149_21' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%lshr_ln151_62 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_21, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 460 'partselect' 'lshr_ln151_62' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln151_106 = zext i7 %lshr_ln151_62" [receiver.cpp:151]   --->   Operation 461 'zext' 'zext_ln151_106' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (1.54ns)   --->   "%add_ln151_43 = add i12 %i, i12 3998" [receiver.cpp:151]   --->   Operation 462 'add' 'add_ln151_43' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln151_107 = zext i12 %add_ln151_43" [receiver.cpp:151]   --->   Operation 463 'zext' 'zext_ln151_107' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%lshr_ln151_63 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_43, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 464 'partselect' 'lshr_ln151_63' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%matched_I_22_addr_1 = getelementptr i18 %matched_I_22, i64 0, i64 %zext_ln151_106" [receiver.cpp:151]   --->   Operation 465 'getelementptr' 'matched_I_22_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 466 [2/2] (3.25ns)   --->   "%matched_I_22_load_1 = load i8 %matched_I_22_addr_1" [receiver.cpp:151]   --->   Operation 466 'load' 'matched_I_22_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_42 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_107" [receiver.cpp:151]   --->   Operation 467 'getelementptr' 'preamble_upsampled_addr_42' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 468 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_42 = load i12 %preamble_upsampled_addr_42" [receiver.cpp:151]   --->   Operation 468 'load' 'preamble_upsampled_load_42' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%matched_Q_22_addr_1 = getelementptr i18 %matched_Q_22, i64 0, i64 %zext_ln151_106" [receiver.cpp:152]   --->   Operation 469 'getelementptr' 'matched_Q_22_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 470 [2/2] (3.25ns)   --->   "%matched_Q_22_load_1 = load i8 %matched_Q_22_addr_1" [receiver.cpp:152]   --->   Operation 470 'load' 'matched_Q_22_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 471 [1/1] (1.54ns)   --->   "%add_ln149_22 = add i12 %i, i12 43" [receiver.cpp:149]   --->   Operation 471 'add' 'add_ln149_22' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%lshr_ln151_64 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_22, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 472 'partselect' 'lshr_ln151_64' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln151_109 = zext i7 %lshr_ln151_64" [receiver.cpp:151]   --->   Operation 473 'zext' 'zext_ln151_109' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (1.54ns)   --->   "%add_ln151_44 = add i12 %i, i12 3999" [receiver.cpp:151]   --->   Operation 474 'add' 'add_ln151_44' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln151_110 = zext i12 %add_ln151_44" [receiver.cpp:151]   --->   Operation 475 'zext' 'zext_ln151_110' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%lshr_ln151_65 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_44, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 476 'partselect' 'lshr_ln151_65' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%matched_I_23_addr_1 = getelementptr i18 %matched_I_23, i64 0, i64 %zext_ln151_109" [receiver.cpp:151]   --->   Operation 477 'getelementptr' 'matched_I_23_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 478 [2/2] (3.25ns)   --->   "%matched_I_23_load_1 = load i8 %matched_I_23_addr_1" [receiver.cpp:151]   --->   Operation 478 'load' 'matched_I_23_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_43 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_110" [receiver.cpp:151]   --->   Operation 479 'getelementptr' 'preamble_upsampled_addr_43' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 480 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_43 = load i12 %preamble_upsampled_addr_43" [receiver.cpp:151]   --->   Operation 480 'load' 'preamble_upsampled_load_43' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%matched_Q_23_addr_1 = getelementptr i18 %matched_Q_23, i64 0, i64 %zext_ln151_109" [receiver.cpp:152]   --->   Operation 481 'getelementptr' 'matched_Q_23_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 482 [2/2] (3.25ns)   --->   "%matched_Q_23_load_1 = load i8 %matched_Q_23_addr_1" [receiver.cpp:152]   --->   Operation 482 'load' 'matched_Q_23_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 483 [1/1] (1.54ns)   --->   "%add_ln149_23 = add i12 %i, i12 44" [receiver.cpp:149]   --->   Operation 483 'add' 'add_ln149_23' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%lshr_ln151_66 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_23, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 484 'partselect' 'lshr_ln151_66' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln151_112 = zext i7 %lshr_ln151_66" [receiver.cpp:151]   --->   Operation 485 'zext' 'zext_ln151_112' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (1.54ns)   --->   "%add_ln151_45 = add i12 %i, i12 4000" [receiver.cpp:151]   --->   Operation 486 'add' 'add_ln151_45' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln151_113 = zext i12 %add_ln151_45" [receiver.cpp:151]   --->   Operation 487 'zext' 'zext_ln151_113' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%lshr_ln151_67 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_45, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 488 'partselect' 'lshr_ln151_67' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%matched_I_24_addr_1 = getelementptr i18 %matched_I_24, i64 0, i64 %zext_ln151_112" [receiver.cpp:151]   --->   Operation 489 'getelementptr' 'matched_I_24_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 490 [2/2] (3.25ns)   --->   "%matched_I_24_load_1 = load i8 %matched_I_24_addr_1" [receiver.cpp:151]   --->   Operation 490 'load' 'matched_I_24_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_44 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_113" [receiver.cpp:151]   --->   Operation 491 'getelementptr' 'preamble_upsampled_addr_44' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 492 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_44 = load i12 %preamble_upsampled_addr_44" [receiver.cpp:151]   --->   Operation 492 'load' 'preamble_upsampled_load_44' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%matched_Q_24_addr_1 = getelementptr i18 %matched_Q_24, i64 0, i64 %zext_ln151_112" [receiver.cpp:152]   --->   Operation 493 'getelementptr' 'matched_Q_24_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 494 [2/2] (3.25ns)   --->   "%matched_Q_24_load_1 = load i8 %matched_Q_24_addr_1" [receiver.cpp:152]   --->   Operation 494 'load' 'matched_Q_24_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 495 [1/1] (1.54ns)   --->   "%add_ln149_24 = add i12 %i, i12 45" [receiver.cpp:149]   --->   Operation 495 'add' 'add_ln149_24' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%lshr_ln151_68 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_24, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 496 'partselect' 'lshr_ln151_68' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln151_115 = zext i7 %lshr_ln151_68" [receiver.cpp:151]   --->   Operation 497 'zext' 'zext_ln151_115' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (1.54ns)   --->   "%add_ln151_46 = add i12 %i, i12 4001" [receiver.cpp:151]   --->   Operation 498 'add' 'add_ln151_46' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln151_116 = zext i12 %add_ln151_46" [receiver.cpp:151]   --->   Operation 499 'zext' 'zext_ln151_116' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%lshr_ln151_69 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_46, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 500 'partselect' 'lshr_ln151_69' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%matched_I_25_addr_1 = getelementptr i18 %matched_I_25, i64 0, i64 %zext_ln151_115" [receiver.cpp:151]   --->   Operation 501 'getelementptr' 'matched_I_25_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 502 [2/2] (3.25ns)   --->   "%matched_I_25_load_1 = load i8 %matched_I_25_addr_1" [receiver.cpp:151]   --->   Operation 502 'load' 'matched_I_25_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_45 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_116" [receiver.cpp:151]   --->   Operation 503 'getelementptr' 'preamble_upsampled_addr_45' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 504 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_45 = load i12 %preamble_upsampled_addr_45" [receiver.cpp:151]   --->   Operation 504 'load' 'preamble_upsampled_load_45' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%matched_Q_25_addr_1 = getelementptr i18 %matched_Q_25, i64 0, i64 %zext_ln151_115" [receiver.cpp:152]   --->   Operation 505 'getelementptr' 'matched_Q_25_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 506 [2/2] (3.25ns)   --->   "%matched_Q_25_load_1 = load i8 %matched_Q_25_addr_1" [receiver.cpp:152]   --->   Operation 506 'load' 'matched_Q_25_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 507 [1/1] (1.54ns)   --->   "%add_ln149_25 = add i12 %i, i12 46" [receiver.cpp:149]   --->   Operation 507 'add' 'add_ln149_25' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%lshr_ln151_70 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_25, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 508 'partselect' 'lshr_ln151_70' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln151_118 = zext i7 %lshr_ln151_70" [receiver.cpp:151]   --->   Operation 509 'zext' 'zext_ln151_118' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (1.54ns)   --->   "%add_ln151_47 = add i12 %i, i12 4002" [receiver.cpp:151]   --->   Operation 510 'add' 'add_ln151_47' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln151_119 = zext i12 %add_ln151_47" [receiver.cpp:151]   --->   Operation 511 'zext' 'zext_ln151_119' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%lshr_ln151_71 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_47, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 512 'partselect' 'lshr_ln151_71' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%matched_I_26_addr_1 = getelementptr i18 %matched_I_26, i64 0, i64 %zext_ln151_118" [receiver.cpp:151]   --->   Operation 513 'getelementptr' 'matched_I_26_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 514 [2/2] (3.25ns)   --->   "%matched_I_26_load_1 = load i8 %matched_I_26_addr_1" [receiver.cpp:151]   --->   Operation 514 'load' 'matched_I_26_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_46 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_119" [receiver.cpp:151]   --->   Operation 515 'getelementptr' 'preamble_upsampled_addr_46' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 516 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_46 = load i12 %preamble_upsampled_addr_46" [receiver.cpp:151]   --->   Operation 516 'load' 'preamble_upsampled_load_46' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%matched_Q_26_addr_1 = getelementptr i18 %matched_Q_26, i64 0, i64 %zext_ln151_118" [receiver.cpp:152]   --->   Operation 517 'getelementptr' 'matched_Q_26_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 518 [2/2] (3.25ns)   --->   "%matched_Q_26_load_1 = load i8 %matched_Q_26_addr_1" [receiver.cpp:152]   --->   Operation 518 'load' 'matched_Q_26_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 519 [1/1] (1.54ns)   --->   "%add_ln149_26 = add i12 %i, i12 47" [receiver.cpp:149]   --->   Operation 519 'add' 'add_ln149_26' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%lshr_ln151_72 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_26, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 520 'partselect' 'lshr_ln151_72' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln151_121 = zext i7 %lshr_ln151_72" [receiver.cpp:151]   --->   Operation 521 'zext' 'zext_ln151_121' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (1.54ns)   --->   "%add_ln151_48 = add i12 %i, i12 4003" [receiver.cpp:151]   --->   Operation 522 'add' 'add_ln151_48' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln151_122 = zext i12 %add_ln151_48" [receiver.cpp:151]   --->   Operation 523 'zext' 'zext_ln151_122' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%lshr_ln151_73 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_48, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 524 'partselect' 'lshr_ln151_73' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%matched_I_27_addr_1 = getelementptr i18 %matched_I_27, i64 0, i64 %zext_ln151_121" [receiver.cpp:151]   --->   Operation 525 'getelementptr' 'matched_I_27_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 526 [2/2] (3.25ns)   --->   "%matched_I_27_load_1 = load i8 %matched_I_27_addr_1" [receiver.cpp:151]   --->   Operation 526 'load' 'matched_I_27_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_47 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_122" [receiver.cpp:151]   --->   Operation 527 'getelementptr' 'preamble_upsampled_addr_47' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 528 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_47 = load i12 %preamble_upsampled_addr_47" [receiver.cpp:151]   --->   Operation 528 'load' 'preamble_upsampled_load_47' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%matched_Q_27_addr_1 = getelementptr i18 %matched_Q_27, i64 0, i64 %zext_ln151_121" [receiver.cpp:152]   --->   Operation 529 'getelementptr' 'matched_Q_27_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 530 [2/2] (3.25ns)   --->   "%matched_Q_27_load_1 = load i8 %matched_Q_27_addr_1" [receiver.cpp:152]   --->   Operation 530 'load' 'matched_Q_27_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 531 [1/1] (1.54ns)   --->   "%add_ln149_27 = add i12 %i, i12 48" [receiver.cpp:149]   --->   Operation 531 'add' 'add_ln149_27' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%lshr_ln151_74 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_27, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 532 'partselect' 'lshr_ln151_74' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln151_124 = zext i7 %lshr_ln151_74" [receiver.cpp:151]   --->   Operation 533 'zext' 'zext_ln151_124' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (1.54ns)   --->   "%add_ln151_49 = add i12 %i, i12 4004" [receiver.cpp:151]   --->   Operation 534 'add' 'add_ln151_49' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln151_125 = zext i12 %add_ln151_49" [receiver.cpp:151]   --->   Operation 535 'zext' 'zext_ln151_125' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%lshr_ln151_75 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_49, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 536 'partselect' 'lshr_ln151_75' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%matched_I_28_addr_1 = getelementptr i18 %matched_I_28, i64 0, i64 %zext_ln151_124" [receiver.cpp:151]   --->   Operation 537 'getelementptr' 'matched_I_28_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 538 [2/2] (3.25ns)   --->   "%matched_I_28_load_1 = load i8 %matched_I_28_addr_1" [receiver.cpp:151]   --->   Operation 538 'load' 'matched_I_28_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_48 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_125" [receiver.cpp:151]   --->   Operation 539 'getelementptr' 'preamble_upsampled_addr_48' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 540 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_48 = load i12 %preamble_upsampled_addr_48" [receiver.cpp:151]   --->   Operation 540 'load' 'preamble_upsampled_load_48' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%matched_Q_28_addr_1 = getelementptr i18 %matched_Q_28, i64 0, i64 %zext_ln151_124" [receiver.cpp:152]   --->   Operation 541 'getelementptr' 'matched_Q_28_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 542 [2/2] (3.25ns)   --->   "%matched_Q_28_load_1 = load i8 %matched_Q_28_addr_1" [receiver.cpp:152]   --->   Operation 542 'load' 'matched_Q_28_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 543 [1/1] (1.54ns)   --->   "%add_ln149_28 = add i12 %i, i12 49" [receiver.cpp:149]   --->   Operation 543 'add' 'add_ln149_28' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%lshr_ln151_76 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_28, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 544 'partselect' 'lshr_ln151_76' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln151_127 = zext i7 %lshr_ln151_76" [receiver.cpp:151]   --->   Operation 545 'zext' 'zext_ln151_127' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (1.54ns)   --->   "%add_ln151_50 = add i12 %i, i12 4005" [receiver.cpp:151]   --->   Operation 546 'add' 'add_ln151_50' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln151_128 = zext i12 %add_ln151_50" [receiver.cpp:151]   --->   Operation 547 'zext' 'zext_ln151_128' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%lshr_ln151_77 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_50, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 548 'partselect' 'lshr_ln151_77' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%matched_I_29_addr_1 = getelementptr i18 %matched_I_29, i64 0, i64 %zext_ln151_127" [receiver.cpp:151]   --->   Operation 549 'getelementptr' 'matched_I_29_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 550 [2/2] (3.25ns)   --->   "%matched_I_29_load_1 = load i8 %matched_I_29_addr_1" [receiver.cpp:151]   --->   Operation 550 'load' 'matched_I_29_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_49 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_128" [receiver.cpp:151]   --->   Operation 551 'getelementptr' 'preamble_upsampled_addr_49' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 552 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_49 = load i12 %preamble_upsampled_addr_49" [receiver.cpp:151]   --->   Operation 552 'load' 'preamble_upsampled_load_49' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%matched_Q_29_addr_1 = getelementptr i18 %matched_Q_29, i64 0, i64 %zext_ln151_127" [receiver.cpp:152]   --->   Operation 553 'getelementptr' 'matched_Q_29_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 554 [2/2] (3.25ns)   --->   "%matched_Q_29_load_1 = load i8 %matched_Q_29_addr_1" [receiver.cpp:152]   --->   Operation 554 'load' 'matched_Q_29_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 555 [1/1] (1.54ns)   --->   "%add_ln149_29 = add i12 %i, i12 50" [receiver.cpp:149]   --->   Operation 555 'add' 'add_ln149_29' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%lshr_ln151_78 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_29, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 556 'partselect' 'lshr_ln151_78' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln151_130 = zext i7 %lshr_ln151_78" [receiver.cpp:151]   --->   Operation 557 'zext' 'zext_ln151_130' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (1.54ns)   --->   "%add_ln151_51 = add i12 %i, i12 4006" [receiver.cpp:151]   --->   Operation 558 'add' 'add_ln151_51' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln151_131 = zext i12 %add_ln151_51" [receiver.cpp:151]   --->   Operation 559 'zext' 'zext_ln151_131' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%lshr_ln151_79 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_51, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 560 'partselect' 'lshr_ln151_79' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%matched_I_30_addr_1 = getelementptr i18 %matched_I_30, i64 0, i64 %zext_ln151_130" [receiver.cpp:151]   --->   Operation 561 'getelementptr' 'matched_I_30_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 562 [2/2] (3.25ns)   --->   "%matched_I_30_load_1 = load i8 %matched_I_30_addr_1" [receiver.cpp:151]   --->   Operation 562 'load' 'matched_I_30_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_50 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_131" [receiver.cpp:151]   --->   Operation 563 'getelementptr' 'preamble_upsampled_addr_50' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 564 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_50 = load i12 %preamble_upsampled_addr_50" [receiver.cpp:151]   --->   Operation 564 'load' 'preamble_upsampled_load_50' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%matched_Q_30_addr_1 = getelementptr i18 %matched_Q_30, i64 0, i64 %zext_ln151_130" [receiver.cpp:152]   --->   Operation 565 'getelementptr' 'matched_Q_30_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 566 [2/2] (3.25ns)   --->   "%matched_Q_30_load_1 = load i8 %matched_Q_30_addr_1" [receiver.cpp:152]   --->   Operation 566 'load' 'matched_Q_30_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 567 [1/1] (1.54ns)   --->   "%add_ln149_30 = add i12 %i, i12 51" [receiver.cpp:149]   --->   Operation 567 'add' 'add_ln149_30' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%lshr_ln151_80 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_30, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 568 'partselect' 'lshr_ln151_80' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln151_133 = zext i7 %lshr_ln151_80" [receiver.cpp:151]   --->   Operation 569 'zext' 'zext_ln151_133' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (1.54ns)   --->   "%add_ln151_52 = add i12 %i, i12 4007" [receiver.cpp:151]   --->   Operation 570 'add' 'add_ln151_52' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln151_134 = zext i12 %add_ln151_52" [receiver.cpp:151]   --->   Operation 571 'zext' 'zext_ln151_134' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%lshr_ln151_81 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_52, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 572 'partselect' 'lshr_ln151_81' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%matched_I_31_addr_1 = getelementptr i18 %matched_I_31, i64 0, i64 %zext_ln151_133" [receiver.cpp:151]   --->   Operation 573 'getelementptr' 'matched_I_31_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 574 [2/2] (3.25ns)   --->   "%matched_I_31_load_1 = load i8 %matched_I_31_addr_1" [receiver.cpp:151]   --->   Operation 574 'load' 'matched_I_31_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_51 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_134" [receiver.cpp:151]   --->   Operation 575 'getelementptr' 'preamble_upsampled_addr_51' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 576 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_51 = load i12 %preamble_upsampled_addr_51" [receiver.cpp:151]   --->   Operation 576 'load' 'preamble_upsampled_load_51' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%matched_Q_31_addr_1 = getelementptr i18 %matched_Q_31, i64 0, i64 %zext_ln151_133" [receiver.cpp:152]   --->   Operation 577 'getelementptr' 'matched_Q_31_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 578 [2/2] (3.25ns)   --->   "%matched_Q_31_load_1 = load i8 %matched_Q_31_addr_1" [receiver.cpp:152]   --->   Operation 578 'load' 'matched_Q_31_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 579 [1/1] (1.54ns)   --->   "%add_ln149_31 = add i12 %i, i12 52" [receiver.cpp:149]   --->   Operation 579 'add' 'add_ln149_31' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%lshr_ln151_82 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_31, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 580 'partselect' 'lshr_ln151_82' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln151_136 = zext i7 %lshr_ln151_82" [receiver.cpp:151]   --->   Operation 581 'zext' 'zext_ln151_136' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (1.54ns)   --->   "%add_ln151_53 = add i12 %i, i12 4008" [receiver.cpp:151]   --->   Operation 582 'add' 'add_ln151_53' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln151_137 = zext i12 %add_ln151_53" [receiver.cpp:151]   --->   Operation 583 'zext' 'zext_ln151_137' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%lshr_ln151_83 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_53, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 584 'partselect' 'lshr_ln151_83' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%matched_I_0_addr_1 = getelementptr i18 %matched_I_0, i64 0, i64 %zext_ln151_136" [receiver.cpp:151]   --->   Operation 585 'getelementptr' 'matched_I_0_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 586 [2/2] (3.25ns)   --->   "%matched_I_0_load_1 = load i8 %matched_I_0_addr_1" [receiver.cpp:151]   --->   Operation 586 'load' 'matched_I_0_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_52 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_137" [receiver.cpp:151]   --->   Operation 587 'getelementptr' 'preamble_upsampled_addr_52' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 588 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_52 = load i12 %preamble_upsampled_addr_52" [receiver.cpp:151]   --->   Operation 588 'load' 'preamble_upsampled_load_52' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%matched_Q_0_addr_1 = getelementptr i18 %matched_Q_0, i64 0, i64 %zext_ln151_136" [receiver.cpp:152]   --->   Operation 589 'getelementptr' 'matched_Q_0_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 590 [2/2] (3.25ns)   --->   "%matched_Q_0_load_1 = load i8 %matched_Q_0_addr_1" [receiver.cpp:152]   --->   Operation 590 'load' 'matched_Q_0_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 591 [1/1] (1.54ns)   --->   "%add_ln149_32 = add i12 %i, i12 53" [receiver.cpp:149]   --->   Operation 591 'add' 'add_ln149_32' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%lshr_ln151_84 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_32, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 592 'partselect' 'lshr_ln151_84' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln151_139 = zext i7 %lshr_ln151_84" [receiver.cpp:151]   --->   Operation 593 'zext' 'zext_ln151_139' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (1.54ns)   --->   "%add_ln151_54 = add i12 %i, i12 4009" [receiver.cpp:151]   --->   Operation 594 'add' 'add_ln151_54' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln151_140 = zext i12 %add_ln151_54" [receiver.cpp:151]   --->   Operation 595 'zext' 'zext_ln151_140' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%lshr_ln151_85 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_54, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 596 'partselect' 'lshr_ln151_85' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%matched_I_1_addr_1 = getelementptr i18 %matched_I_1, i64 0, i64 %zext_ln151_139" [receiver.cpp:151]   --->   Operation 597 'getelementptr' 'matched_I_1_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 598 [2/2] (3.25ns)   --->   "%matched_I_1_load_1 = load i8 %matched_I_1_addr_1" [receiver.cpp:151]   --->   Operation 598 'load' 'matched_I_1_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_53 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_140" [receiver.cpp:151]   --->   Operation 599 'getelementptr' 'preamble_upsampled_addr_53' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 600 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_53 = load i12 %preamble_upsampled_addr_53" [receiver.cpp:151]   --->   Operation 600 'load' 'preamble_upsampled_load_53' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%matched_Q_1_addr_1 = getelementptr i18 %matched_Q_1, i64 0, i64 %zext_ln151_139" [receiver.cpp:152]   --->   Operation 601 'getelementptr' 'matched_Q_1_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 602 [2/2] (3.25ns)   --->   "%matched_Q_1_load_1 = load i8 %matched_Q_1_addr_1" [receiver.cpp:152]   --->   Operation 602 'load' 'matched_Q_1_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 603 [1/1] (1.54ns)   --->   "%add_ln149_33 = add i12 %i, i12 54" [receiver.cpp:149]   --->   Operation 603 'add' 'add_ln149_33' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%lshr_ln151_86 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_33, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 604 'partselect' 'lshr_ln151_86' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln151_142 = zext i7 %lshr_ln151_86" [receiver.cpp:151]   --->   Operation 605 'zext' 'zext_ln151_142' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (1.54ns)   --->   "%add_ln151_55 = add i12 %i, i12 4010" [receiver.cpp:151]   --->   Operation 606 'add' 'add_ln151_55' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln151_143 = zext i12 %add_ln151_55" [receiver.cpp:151]   --->   Operation 607 'zext' 'zext_ln151_143' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%lshr_ln151_87 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_55, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 608 'partselect' 'lshr_ln151_87' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%matched_I_2_addr_1 = getelementptr i18 %matched_I_2, i64 0, i64 %zext_ln151_142" [receiver.cpp:151]   --->   Operation 609 'getelementptr' 'matched_I_2_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 610 [2/2] (3.25ns)   --->   "%matched_I_2_load_1 = load i8 %matched_I_2_addr_1" [receiver.cpp:151]   --->   Operation 610 'load' 'matched_I_2_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_54 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_143" [receiver.cpp:151]   --->   Operation 611 'getelementptr' 'preamble_upsampled_addr_54' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 612 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_54 = load i12 %preamble_upsampled_addr_54" [receiver.cpp:151]   --->   Operation 612 'load' 'preamble_upsampled_load_54' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%matched_Q_2_addr_1 = getelementptr i18 %matched_Q_2, i64 0, i64 %zext_ln151_142" [receiver.cpp:152]   --->   Operation 613 'getelementptr' 'matched_Q_2_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 614 [2/2] (3.25ns)   --->   "%matched_Q_2_load_1 = load i8 %matched_Q_2_addr_1" [receiver.cpp:152]   --->   Operation 614 'load' 'matched_Q_2_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 615 [1/1] (1.54ns)   --->   "%add_ln149_34 = add i12 %i, i12 55" [receiver.cpp:149]   --->   Operation 615 'add' 'add_ln149_34' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%lshr_ln151_88 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_34, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 616 'partselect' 'lshr_ln151_88' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln151_145 = zext i7 %lshr_ln151_88" [receiver.cpp:151]   --->   Operation 617 'zext' 'zext_ln151_145' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (1.54ns)   --->   "%add_ln151_56 = add i12 %i, i12 4011" [receiver.cpp:151]   --->   Operation 618 'add' 'add_ln151_56' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln151_146 = zext i12 %add_ln151_56" [receiver.cpp:151]   --->   Operation 619 'zext' 'zext_ln151_146' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%lshr_ln151_89 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_56, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 620 'partselect' 'lshr_ln151_89' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%matched_I_3_addr_1 = getelementptr i18 %matched_I_3, i64 0, i64 %zext_ln151_145" [receiver.cpp:151]   --->   Operation 621 'getelementptr' 'matched_I_3_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 622 [2/2] (3.25ns)   --->   "%matched_I_3_load_1 = load i8 %matched_I_3_addr_1" [receiver.cpp:151]   --->   Operation 622 'load' 'matched_I_3_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_55 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_146" [receiver.cpp:151]   --->   Operation 623 'getelementptr' 'preamble_upsampled_addr_55' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 624 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_55 = load i12 %preamble_upsampled_addr_55" [receiver.cpp:151]   --->   Operation 624 'load' 'preamble_upsampled_load_55' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%matched_Q_3_addr_1 = getelementptr i18 %matched_Q_3, i64 0, i64 %zext_ln151_145" [receiver.cpp:152]   --->   Operation 625 'getelementptr' 'matched_Q_3_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 626 [2/2] (3.25ns)   --->   "%matched_Q_3_load_1 = load i8 %matched_Q_3_addr_1" [receiver.cpp:152]   --->   Operation 626 'load' 'matched_Q_3_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 627 [1/1] (1.54ns)   --->   "%add_ln149_35 = add i12 %i, i12 56" [receiver.cpp:149]   --->   Operation 627 'add' 'add_ln149_35' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%lshr_ln151_90 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_35, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 628 'partselect' 'lshr_ln151_90' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln151_148 = zext i7 %lshr_ln151_90" [receiver.cpp:151]   --->   Operation 629 'zext' 'zext_ln151_148' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (1.54ns)   --->   "%add_ln151_57 = add i12 %i, i12 4012" [receiver.cpp:151]   --->   Operation 630 'add' 'add_ln151_57' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln151_149 = zext i12 %add_ln151_57" [receiver.cpp:151]   --->   Operation 631 'zext' 'zext_ln151_149' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%lshr_ln151_91 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_57, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 632 'partselect' 'lshr_ln151_91' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%matched_I_4_addr_1 = getelementptr i18 %matched_I_4, i64 0, i64 %zext_ln151_148" [receiver.cpp:151]   --->   Operation 633 'getelementptr' 'matched_I_4_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 634 [2/2] (3.25ns)   --->   "%matched_I_4_load_1 = load i8 %matched_I_4_addr_1" [receiver.cpp:151]   --->   Operation 634 'load' 'matched_I_4_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_56 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_149" [receiver.cpp:151]   --->   Operation 635 'getelementptr' 'preamble_upsampled_addr_56' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 636 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_56 = load i12 %preamble_upsampled_addr_56" [receiver.cpp:151]   --->   Operation 636 'load' 'preamble_upsampled_load_56' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 637 [1/1] (0.00ns)   --->   "%matched_Q_4_addr_1 = getelementptr i18 %matched_Q_4, i64 0, i64 %zext_ln151_148" [receiver.cpp:152]   --->   Operation 637 'getelementptr' 'matched_Q_4_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 638 [2/2] (3.25ns)   --->   "%matched_Q_4_load_1 = load i8 %matched_Q_4_addr_1" [receiver.cpp:152]   --->   Operation 638 'load' 'matched_Q_4_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 639 [1/1] (1.54ns)   --->   "%add_ln149_36 = add i12 %i, i12 57" [receiver.cpp:149]   --->   Operation 639 'add' 'add_ln149_36' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%lshr_ln151_92 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_36, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 640 'partselect' 'lshr_ln151_92' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln151_151 = zext i7 %lshr_ln151_92" [receiver.cpp:151]   --->   Operation 641 'zext' 'zext_ln151_151' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (1.54ns)   --->   "%add_ln151_58 = add i12 %i, i12 4013" [receiver.cpp:151]   --->   Operation 642 'add' 'add_ln151_58' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln151_152 = zext i12 %add_ln151_58" [receiver.cpp:151]   --->   Operation 643 'zext' 'zext_ln151_152' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%lshr_ln151_93 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_58, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 644 'partselect' 'lshr_ln151_93' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%matched_I_5_addr_1 = getelementptr i18 %matched_I_5, i64 0, i64 %zext_ln151_151" [receiver.cpp:151]   --->   Operation 645 'getelementptr' 'matched_I_5_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 646 [2/2] (3.25ns)   --->   "%matched_I_5_load_1 = load i8 %matched_I_5_addr_1" [receiver.cpp:151]   --->   Operation 646 'load' 'matched_I_5_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_57 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_152" [receiver.cpp:151]   --->   Operation 647 'getelementptr' 'preamble_upsampled_addr_57' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 648 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_57 = load i12 %preamble_upsampled_addr_57" [receiver.cpp:151]   --->   Operation 648 'load' 'preamble_upsampled_load_57' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%matched_Q_5_addr_1 = getelementptr i18 %matched_Q_5, i64 0, i64 %zext_ln151_151" [receiver.cpp:152]   --->   Operation 649 'getelementptr' 'matched_Q_5_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 650 [2/2] (3.25ns)   --->   "%matched_Q_5_load_1 = load i8 %matched_Q_5_addr_1" [receiver.cpp:152]   --->   Operation 650 'load' 'matched_Q_5_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 651 [1/1] (1.54ns)   --->   "%add_ln149_37 = add i12 %i, i12 58" [receiver.cpp:149]   --->   Operation 651 'add' 'add_ln149_37' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%lshr_ln151_94 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_37, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 652 'partselect' 'lshr_ln151_94' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln151_154 = zext i7 %lshr_ln151_94" [receiver.cpp:151]   --->   Operation 653 'zext' 'zext_ln151_154' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (1.54ns)   --->   "%add_ln151_59 = add i12 %i, i12 4014" [receiver.cpp:151]   --->   Operation 654 'add' 'add_ln151_59' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln151_155 = zext i12 %add_ln151_59" [receiver.cpp:151]   --->   Operation 655 'zext' 'zext_ln151_155' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%lshr_ln151_95 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_59, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 656 'partselect' 'lshr_ln151_95' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%matched_I_6_addr_1 = getelementptr i18 %matched_I_6, i64 0, i64 %zext_ln151_154" [receiver.cpp:151]   --->   Operation 657 'getelementptr' 'matched_I_6_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 658 [2/2] (3.25ns)   --->   "%matched_I_6_load_1 = load i8 %matched_I_6_addr_1" [receiver.cpp:151]   --->   Operation 658 'load' 'matched_I_6_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_58 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_155" [receiver.cpp:151]   --->   Operation 659 'getelementptr' 'preamble_upsampled_addr_58' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 660 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_58 = load i12 %preamble_upsampled_addr_58" [receiver.cpp:151]   --->   Operation 660 'load' 'preamble_upsampled_load_58' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%matched_Q_6_addr_1 = getelementptr i18 %matched_Q_6, i64 0, i64 %zext_ln151_154" [receiver.cpp:152]   --->   Operation 661 'getelementptr' 'matched_Q_6_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 662 [2/2] (3.25ns)   --->   "%matched_Q_6_load_1 = load i8 %matched_Q_6_addr_1" [receiver.cpp:152]   --->   Operation 662 'load' 'matched_Q_6_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 663 [1/1] (1.54ns)   --->   "%add_ln149_38 = add i12 %i, i12 59" [receiver.cpp:149]   --->   Operation 663 'add' 'add_ln149_38' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "%lshr_ln151_96 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_38, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 664 'partselect' 'lshr_ln151_96' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln151_157 = zext i7 %lshr_ln151_96" [receiver.cpp:151]   --->   Operation 665 'zext' 'zext_ln151_157' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (1.54ns)   --->   "%add_ln151_60 = add i12 %i, i12 4015" [receiver.cpp:151]   --->   Operation 666 'add' 'add_ln151_60' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln151_158 = zext i12 %add_ln151_60" [receiver.cpp:151]   --->   Operation 667 'zext' 'zext_ln151_158' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%lshr_ln151_97 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_60, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 668 'partselect' 'lshr_ln151_97' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "%matched_I_7_addr_1 = getelementptr i18 %matched_I_7, i64 0, i64 %zext_ln151_157" [receiver.cpp:151]   --->   Operation 669 'getelementptr' 'matched_I_7_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 670 [2/2] (3.25ns)   --->   "%matched_I_7_load_1 = load i8 %matched_I_7_addr_1" [receiver.cpp:151]   --->   Operation 670 'load' 'matched_I_7_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 671 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_59 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_158" [receiver.cpp:151]   --->   Operation 671 'getelementptr' 'preamble_upsampled_addr_59' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 672 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_59 = load i12 %preamble_upsampled_addr_59" [receiver.cpp:151]   --->   Operation 672 'load' 'preamble_upsampled_load_59' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%matched_Q_7_addr_1 = getelementptr i18 %matched_Q_7, i64 0, i64 %zext_ln151_157" [receiver.cpp:152]   --->   Operation 673 'getelementptr' 'matched_Q_7_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 674 [2/2] (3.25ns)   --->   "%matched_Q_7_load_1 = load i8 %matched_Q_7_addr_1" [receiver.cpp:152]   --->   Operation 674 'load' 'matched_Q_7_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 675 [1/1] (1.54ns)   --->   "%add_ln149_39 = add i12 %i, i12 60" [receiver.cpp:149]   --->   Operation 675 'add' 'add_ln149_39' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%lshr_ln151_98 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_39, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 676 'partselect' 'lshr_ln151_98' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln151_160 = zext i7 %lshr_ln151_98" [receiver.cpp:151]   --->   Operation 677 'zext' 'zext_ln151_160' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (1.54ns)   --->   "%add_ln151_61 = add i12 %i, i12 4016" [receiver.cpp:151]   --->   Operation 678 'add' 'add_ln151_61' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln151_161 = zext i12 %add_ln151_61" [receiver.cpp:151]   --->   Operation 679 'zext' 'zext_ln151_161' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%lshr_ln151_99 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_61, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 680 'partselect' 'lshr_ln151_99' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "%matched_I_8_addr_1 = getelementptr i18 %matched_I_8, i64 0, i64 %zext_ln151_160" [receiver.cpp:151]   --->   Operation 681 'getelementptr' 'matched_I_8_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 682 [2/2] (3.25ns)   --->   "%matched_I_8_load_1 = load i8 %matched_I_8_addr_1" [receiver.cpp:151]   --->   Operation 682 'load' 'matched_I_8_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_60 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_161" [receiver.cpp:151]   --->   Operation 683 'getelementptr' 'preamble_upsampled_addr_60' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 684 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_60 = load i12 %preamble_upsampled_addr_60" [receiver.cpp:151]   --->   Operation 684 'load' 'preamble_upsampled_load_60' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%matched_Q_8_addr_1 = getelementptr i18 %matched_Q_8, i64 0, i64 %zext_ln151_160" [receiver.cpp:152]   --->   Operation 685 'getelementptr' 'matched_Q_8_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 686 [2/2] (3.25ns)   --->   "%matched_Q_8_load_1 = load i8 %matched_Q_8_addr_1" [receiver.cpp:152]   --->   Operation 686 'load' 'matched_Q_8_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 687 [1/1] (1.54ns)   --->   "%add_ln149_40 = add i12 %i, i12 61" [receiver.cpp:149]   --->   Operation 687 'add' 'add_ln149_40' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 688 [1/1] (0.00ns)   --->   "%lshr_ln151_100 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_40, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 688 'partselect' 'lshr_ln151_100' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln151_163 = zext i7 %lshr_ln151_100" [receiver.cpp:151]   --->   Operation 689 'zext' 'zext_ln151_163' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (1.54ns)   --->   "%add_ln151_62 = add i12 %i, i12 4017" [receiver.cpp:151]   --->   Operation 690 'add' 'add_ln151_62' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln151_164 = zext i12 %add_ln151_62" [receiver.cpp:151]   --->   Operation 691 'zext' 'zext_ln151_164' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%lshr_ln151_101 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_62, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 692 'partselect' 'lshr_ln151_101' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.00ns)   --->   "%matched_I_9_addr_1 = getelementptr i18 %matched_I_9, i64 0, i64 %zext_ln151_163" [receiver.cpp:151]   --->   Operation 693 'getelementptr' 'matched_I_9_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 694 [2/2] (3.25ns)   --->   "%matched_I_9_load_1 = load i8 %matched_I_9_addr_1" [receiver.cpp:151]   --->   Operation 694 'load' 'matched_I_9_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 695 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_61 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_164" [receiver.cpp:151]   --->   Operation 695 'getelementptr' 'preamble_upsampled_addr_61' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 696 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_61 = load i12 %preamble_upsampled_addr_61" [receiver.cpp:151]   --->   Operation 696 'load' 'preamble_upsampled_load_61' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 697 [1/1] (0.00ns)   --->   "%matched_Q_9_addr_1 = getelementptr i18 %matched_Q_9, i64 0, i64 %zext_ln151_163" [receiver.cpp:152]   --->   Operation 697 'getelementptr' 'matched_Q_9_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 698 [2/2] (3.25ns)   --->   "%matched_Q_9_load_1 = load i8 %matched_Q_9_addr_1" [receiver.cpp:152]   --->   Operation 698 'load' 'matched_Q_9_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 699 [1/1] (1.54ns)   --->   "%add_ln149_41 = add i12 %i, i12 62" [receiver.cpp:149]   --->   Operation 699 'add' 'add_ln149_41' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%lshr_ln151_102 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_41, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 700 'partselect' 'lshr_ln151_102' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln151_166 = zext i7 %lshr_ln151_102" [receiver.cpp:151]   --->   Operation 701 'zext' 'zext_ln151_166' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 702 [1/1] (1.54ns)   --->   "%add_ln151_63 = add i12 %i, i12 4018" [receiver.cpp:151]   --->   Operation 702 'add' 'add_ln151_63' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln151_167 = zext i12 %add_ln151_63" [receiver.cpp:151]   --->   Operation 703 'zext' 'zext_ln151_167' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%lshr_ln151_103 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_63, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 704 'partselect' 'lshr_ln151_103' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%matched_I_10_addr_1 = getelementptr i18 %matched_I_10, i64 0, i64 %zext_ln151_166" [receiver.cpp:151]   --->   Operation 705 'getelementptr' 'matched_I_10_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 706 [2/2] (3.25ns)   --->   "%matched_I_10_load_1 = load i8 %matched_I_10_addr_1" [receiver.cpp:151]   --->   Operation 706 'load' 'matched_I_10_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_62 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_167" [receiver.cpp:151]   --->   Operation 707 'getelementptr' 'preamble_upsampled_addr_62' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 708 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_62 = load i12 %preamble_upsampled_addr_62" [receiver.cpp:151]   --->   Operation 708 'load' 'preamble_upsampled_load_62' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 709 [1/1] (0.00ns)   --->   "%matched_Q_10_addr_1 = getelementptr i18 %matched_Q_10, i64 0, i64 %zext_ln151_166" [receiver.cpp:152]   --->   Operation 709 'getelementptr' 'matched_Q_10_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 710 [2/2] (3.25ns)   --->   "%matched_Q_10_load_1 = load i8 %matched_Q_10_addr_1" [receiver.cpp:152]   --->   Operation 710 'load' 'matched_Q_10_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 711 [1/1] (1.54ns)   --->   "%add_ln149_42 = add i12 %i, i12 63" [receiver.cpp:149]   --->   Operation 711 'add' 'add_ln149_42' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 712 [1/1] (0.00ns)   --->   "%lshr_ln151_104 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %add_ln149_42, i32 5, i32 11" [receiver.cpp:151]   --->   Operation 712 'partselect' 'lshr_ln151_104' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln151_169 = zext i7 %lshr_ln151_104" [receiver.cpp:151]   --->   Operation 713 'zext' 'zext_ln151_169' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 714 [1/1] (1.54ns)   --->   "%add_ln151_64 = add i12 %i, i12 4019" [receiver.cpp:151]   --->   Operation 714 'add' 'add_ln151_64' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln151_170 = zext i12 %add_ln151_64" [receiver.cpp:151]   --->   Operation 715 'zext' 'zext_ln151_170' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.00ns)   --->   "%lshr_ln151_105 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %add_ln151_64, i32 6, i32 11" [receiver.cpp:151]   --->   Operation 716 'partselect' 'lshr_ln151_105' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (0.00ns)   --->   "%matched_I_11_addr_1 = getelementptr i18 %matched_I_11, i64 0, i64 %zext_ln151_169" [receiver.cpp:151]   --->   Operation 717 'getelementptr' 'matched_I_11_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 718 [2/2] (3.25ns)   --->   "%matched_I_11_load_1 = load i8 %matched_I_11_addr_1" [receiver.cpp:151]   --->   Operation 718 'load' 'matched_I_11_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 719 [1/1] (0.00ns)   --->   "%preamble_upsampled_addr_63 = getelementptr i16 %preamble_upsampled, i64 0, i64 %zext_ln151_170" [receiver.cpp:151]   --->   Operation 719 'getelementptr' 'preamble_upsampled_addr_63' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 720 [2/2] (3.25ns)   --->   "%preamble_upsampled_load_63 = load i12 %preamble_upsampled_addr_63" [receiver.cpp:151]   --->   Operation 720 'load' 'preamble_upsampled_load_63' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_1 : Operation 721 [1/1] (0.00ns)   --->   "%matched_Q_11_addr_1 = getelementptr i18 %matched_Q_11, i64 0, i64 %zext_ln151_169" [receiver.cpp:152]   --->   Operation 721 'getelementptr' 'matched_Q_11_addr_1' <Predicate = (icmp_ln149)> <Delay = 0.00>
ST_1 : Operation 722 [2/2] (3.25ns)   --->   "%matched_Q_11_load_1 = load i8 %matched_Q_11_addr_1" [receiver.cpp:152]   --->   Operation 722 'load' 'matched_Q_11_load_1' <Predicate = (icmp_ln149)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_1 : Operation 723 [1/1] (1.54ns)   --->   "%add_ln149_43 = add i12 %i, i12 64" [receiver.cpp:149]   --->   Operation 723 'add' 'add_ln149_43' <Predicate = (icmp_ln149)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 724 [1/1] (1.58ns)   --->   "%store_ln149 = store i12 %add_ln149_43, i12 %i_10" [receiver.cpp:149]   --->   Operation 724 'store' 'store_ln149' <Predicate = (icmp_ln149)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 725 [1/2] (3.25ns)   --->   "%matched_I_12_load_1 = load i8 %matched_I_12_addr_1" [receiver.cpp:151]   --->   Operation 725 'load' 'matched_I_12_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 726 [1/2] (3.25ns)   --->   "%preamble_upsampled_load = load i12 %preamble_upsampled_addr" [receiver.cpp:151]   --->   Operation 726 'load' 'preamble_upsampled_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 727 [1/2] (3.25ns)   --->   "%matched_Q_12_load_1 = load i8 %matched_Q_12_addr_1" [receiver.cpp:152]   --->   Operation 727 'load' 'matched_Q_12_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 728 [1/2] (3.25ns)   --->   "%matched_I_13_load = load i8 %matched_I_13_addr" [receiver.cpp:151]   --->   Operation 728 'load' 'matched_I_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 729 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_1 = load i12 %preamble_upsampled_addr_1" [receiver.cpp:151]   --->   Operation 729 'load' 'preamble_upsampled_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 730 [1/2] (3.25ns)   --->   "%matched_Q_13_load = load i8 %matched_Q_13_addr" [receiver.cpp:152]   --->   Operation 730 'load' 'matched_Q_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 731 [1/2] (3.25ns)   --->   "%matched_I_14_load = load i8 %matched_I_14_addr" [receiver.cpp:151]   --->   Operation 731 'load' 'matched_I_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 732 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_2 = load i12 %preamble_upsampled_addr_2" [receiver.cpp:151]   --->   Operation 732 'load' 'preamble_upsampled_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 733 [1/2] (3.25ns)   --->   "%matched_Q_14_load = load i8 %matched_Q_14_addr" [receiver.cpp:152]   --->   Operation 733 'load' 'matched_Q_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 734 [1/2] (3.25ns)   --->   "%matched_I_15_load = load i8 %matched_I_15_addr" [receiver.cpp:151]   --->   Operation 734 'load' 'matched_I_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 735 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_3 = load i12 %preamble_upsampled_addr_3" [receiver.cpp:151]   --->   Operation 735 'load' 'preamble_upsampled_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 736 [1/2] (3.25ns)   --->   "%matched_Q_15_load = load i8 %matched_Q_15_addr" [receiver.cpp:152]   --->   Operation 736 'load' 'matched_Q_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 737 [1/2] (3.25ns)   --->   "%matched_I_16_load = load i8 %matched_I_16_addr" [receiver.cpp:151]   --->   Operation 737 'load' 'matched_I_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 738 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_4 = load i12 %preamble_upsampled_addr_4" [receiver.cpp:151]   --->   Operation 738 'load' 'preamble_upsampled_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 739 [1/2] (3.25ns)   --->   "%matched_Q_16_load = load i8 %matched_Q_16_addr" [receiver.cpp:152]   --->   Operation 739 'load' 'matched_Q_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 740 [1/2] (3.25ns)   --->   "%matched_I_17_load = load i8 %matched_I_17_addr" [receiver.cpp:151]   --->   Operation 740 'load' 'matched_I_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 741 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_5 = load i12 %preamble_upsampled_addr_5" [receiver.cpp:151]   --->   Operation 741 'load' 'preamble_upsampled_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 742 [1/2] (3.25ns)   --->   "%matched_Q_17_load = load i8 %matched_Q_17_addr" [receiver.cpp:152]   --->   Operation 742 'load' 'matched_Q_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 743 [1/2] (3.25ns)   --->   "%matched_I_18_load = load i8 %matched_I_18_addr" [receiver.cpp:151]   --->   Operation 743 'load' 'matched_I_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 744 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_6 = load i12 %preamble_upsampled_addr_6" [receiver.cpp:151]   --->   Operation 744 'load' 'preamble_upsampled_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 745 [1/2] (3.25ns)   --->   "%matched_Q_18_load = load i8 %matched_Q_18_addr" [receiver.cpp:152]   --->   Operation 745 'load' 'matched_Q_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 746 [1/2] (3.25ns)   --->   "%matched_I_19_load = load i8 %matched_I_19_addr" [receiver.cpp:151]   --->   Operation 746 'load' 'matched_I_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 747 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_7 = load i12 %preamble_upsampled_addr_7" [receiver.cpp:151]   --->   Operation 747 'load' 'preamble_upsampled_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 748 [1/2] (3.25ns)   --->   "%matched_Q_19_load = load i8 %matched_Q_19_addr" [receiver.cpp:152]   --->   Operation 748 'load' 'matched_Q_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 749 [1/2] (3.25ns)   --->   "%matched_I_20_load = load i8 %matched_I_20_addr" [receiver.cpp:151]   --->   Operation 749 'load' 'matched_I_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 750 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_8 = load i12 %preamble_upsampled_addr_8" [receiver.cpp:151]   --->   Operation 750 'load' 'preamble_upsampled_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 751 [1/2] (3.25ns)   --->   "%matched_Q_20_load = load i8 %matched_Q_20_addr" [receiver.cpp:152]   --->   Operation 751 'load' 'matched_Q_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 752 [1/2] (3.25ns)   --->   "%matched_I_21_load = load i8 %matched_I_21_addr" [receiver.cpp:151]   --->   Operation 752 'load' 'matched_I_21_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 753 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_9 = load i12 %preamble_upsampled_addr_9" [receiver.cpp:151]   --->   Operation 753 'load' 'preamble_upsampled_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 754 [1/2] (3.25ns)   --->   "%matched_Q_21_load = load i8 %matched_Q_21_addr" [receiver.cpp:152]   --->   Operation 754 'load' 'matched_Q_21_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 755 [1/2] (3.25ns)   --->   "%matched_I_22_load = load i8 %matched_I_22_addr" [receiver.cpp:151]   --->   Operation 755 'load' 'matched_I_22_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 756 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_10 = load i12 %preamble_upsampled_addr_10" [receiver.cpp:151]   --->   Operation 756 'load' 'preamble_upsampled_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 757 [1/2] (3.25ns)   --->   "%matched_Q_22_load = load i8 %matched_Q_22_addr" [receiver.cpp:152]   --->   Operation 757 'load' 'matched_Q_22_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 758 [1/2] (3.25ns)   --->   "%matched_I_23_load = load i8 %matched_I_23_addr" [receiver.cpp:151]   --->   Operation 758 'load' 'matched_I_23_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 759 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_11 = load i12 %preamble_upsampled_addr_11" [receiver.cpp:151]   --->   Operation 759 'load' 'preamble_upsampled_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 760 [1/2] (3.25ns)   --->   "%matched_Q_23_load = load i8 %matched_Q_23_addr" [receiver.cpp:152]   --->   Operation 760 'load' 'matched_Q_23_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 761 [1/2] (3.25ns)   --->   "%matched_I_24_load = load i8 %matched_I_24_addr" [receiver.cpp:151]   --->   Operation 761 'load' 'matched_I_24_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 762 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_12 = load i12 %preamble_upsampled_addr_12" [receiver.cpp:151]   --->   Operation 762 'load' 'preamble_upsampled_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 763 [1/2] (3.25ns)   --->   "%matched_Q_24_load = load i8 %matched_Q_24_addr" [receiver.cpp:152]   --->   Operation 763 'load' 'matched_Q_24_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 764 [1/2] (3.25ns)   --->   "%matched_I_25_load = load i8 %matched_I_25_addr" [receiver.cpp:151]   --->   Operation 764 'load' 'matched_I_25_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 765 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_13 = load i12 %preamble_upsampled_addr_13" [receiver.cpp:151]   --->   Operation 765 'load' 'preamble_upsampled_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 766 [1/2] (3.25ns)   --->   "%matched_Q_25_load = load i8 %matched_Q_25_addr" [receiver.cpp:152]   --->   Operation 766 'load' 'matched_Q_25_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 767 [1/2] (3.25ns)   --->   "%matched_I_26_load = load i8 %matched_I_26_addr" [receiver.cpp:151]   --->   Operation 767 'load' 'matched_I_26_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 768 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_14 = load i12 %preamble_upsampled_addr_14" [receiver.cpp:151]   --->   Operation 768 'load' 'preamble_upsampled_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 769 [1/2] (3.25ns)   --->   "%matched_Q_26_load = load i8 %matched_Q_26_addr" [receiver.cpp:152]   --->   Operation 769 'load' 'matched_Q_26_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 770 [1/2] (3.25ns)   --->   "%matched_I_27_load = load i8 %matched_I_27_addr" [receiver.cpp:151]   --->   Operation 770 'load' 'matched_I_27_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 771 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_15 = load i12 %preamble_upsampled_addr_15" [receiver.cpp:151]   --->   Operation 771 'load' 'preamble_upsampled_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 772 [1/2] (3.25ns)   --->   "%matched_Q_27_load = load i8 %matched_Q_27_addr" [receiver.cpp:152]   --->   Operation 772 'load' 'matched_Q_27_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 773 [1/2] (3.25ns)   --->   "%matched_I_28_load = load i8 %matched_I_28_addr" [receiver.cpp:151]   --->   Operation 773 'load' 'matched_I_28_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 774 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_16 = load i12 %preamble_upsampled_addr_16" [receiver.cpp:151]   --->   Operation 774 'load' 'preamble_upsampled_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 775 [1/2] (3.25ns)   --->   "%matched_Q_28_load = load i8 %matched_Q_28_addr" [receiver.cpp:152]   --->   Operation 775 'load' 'matched_Q_28_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 776 [1/2] (3.25ns)   --->   "%matched_I_29_load = load i8 %matched_I_29_addr" [receiver.cpp:151]   --->   Operation 776 'load' 'matched_I_29_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 777 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_17 = load i12 %preamble_upsampled_addr_17" [receiver.cpp:151]   --->   Operation 777 'load' 'preamble_upsampled_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 778 [1/2] (3.25ns)   --->   "%matched_Q_29_load = load i8 %matched_Q_29_addr" [receiver.cpp:152]   --->   Operation 778 'load' 'matched_Q_29_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 779 [1/2] (3.25ns)   --->   "%matched_I_30_load = load i8 %matched_I_30_addr" [receiver.cpp:151]   --->   Operation 779 'load' 'matched_I_30_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 780 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_18 = load i12 %preamble_upsampled_addr_18" [receiver.cpp:151]   --->   Operation 780 'load' 'preamble_upsampled_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 781 [1/2] (3.25ns)   --->   "%matched_Q_30_load = load i8 %matched_Q_30_addr" [receiver.cpp:152]   --->   Operation 781 'load' 'matched_Q_30_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 782 [1/2] (3.25ns)   --->   "%matched_I_31_load = load i8 %matched_I_31_addr" [receiver.cpp:151]   --->   Operation 782 'load' 'matched_I_31_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 783 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_19 = load i12 %preamble_upsampled_addr_19" [receiver.cpp:151]   --->   Operation 783 'load' 'preamble_upsampled_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 784 [1/2] (3.25ns)   --->   "%matched_Q_31_load = load i8 %matched_Q_31_addr" [receiver.cpp:152]   --->   Operation 784 'load' 'matched_Q_31_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 785 [1/2] (3.25ns)   --->   "%matched_I_0_load = load i8 %matched_I_0_addr" [receiver.cpp:151]   --->   Operation 785 'load' 'matched_I_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 786 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_20 = load i12 %preamble_upsampled_addr_20" [receiver.cpp:151]   --->   Operation 786 'load' 'preamble_upsampled_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 787 [1/2] (3.25ns)   --->   "%matched_Q_0_load = load i8 %matched_Q_0_addr" [receiver.cpp:152]   --->   Operation 787 'load' 'matched_Q_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 788 [1/2] (3.25ns)   --->   "%matched_I_1_load = load i8 %matched_I_1_addr" [receiver.cpp:151]   --->   Operation 788 'load' 'matched_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 789 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_21 = load i12 %preamble_upsampled_addr_21" [receiver.cpp:151]   --->   Operation 789 'load' 'preamble_upsampled_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 790 [1/2] (3.25ns)   --->   "%matched_Q_1_load = load i8 %matched_Q_1_addr" [receiver.cpp:152]   --->   Operation 790 'load' 'matched_Q_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 791 [1/2] (3.25ns)   --->   "%matched_I_2_load = load i8 %matched_I_2_addr" [receiver.cpp:151]   --->   Operation 791 'load' 'matched_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 792 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_22 = load i12 %preamble_upsampled_addr_22" [receiver.cpp:151]   --->   Operation 792 'load' 'preamble_upsampled_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 793 [1/2] (3.25ns)   --->   "%matched_Q_2_load = load i8 %matched_Q_2_addr" [receiver.cpp:152]   --->   Operation 793 'load' 'matched_Q_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 794 [1/2] (3.25ns)   --->   "%matched_I_3_load = load i8 %matched_I_3_addr" [receiver.cpp:151]   --->   Operation 794 'load' 'matched_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 795 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_23 = load i12 %preamble_upsampled_addr_23" [receiver.cpp:151]   --->   Operation 795 'load' 'preamble_upsampled_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 796 [1/2] (3.25ns)   --->   "%matched_Q_3_load = load i8 %matched_Q_3_addr" [receiver.cpp:152]   --->   Operation 796 'load' 'matched_Q_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 797 [1/2] (3.25ns)   --->   "%matched_I_4_load = load i8 %matched_I_4_addr" [receiver.cpp:151]   --->   Operation 797 'load' 'matched_I_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 798 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_24 = load i12 %preamble_upsampled_addr_24" [receiver.cpp:151]   --->   Operation 798 'load' 'preamble_upsampled_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 799 [1/2] (3.25ns)   --->   "%matched_Q_4_load = load i8 %matched_Q_4_addr" [receiver.cpp:152]   --->   Operation 799 'load' 'matched_Q_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 800 [1/2] (3.25ns)   --->   "%matched_I_5_load = load i8 %matched_I_5_addr" [receiver.cpp:151]   --->   Operation 800 'load' 'matched_I_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 801 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_25 = load i12 %preamble_upsampled_addr_25" [receiver.cpp:151]   --->   Operation 801 'load' 'preamble_upsampled_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 802 [1/2] (3.25ns)   --->   "%matched_Q_5_load = load i8 %matched_Q_5_addr" [receiver.cpp:152]   --->   Operation 802 'load' 'matched_Q_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 803 [1/2] (3.25ns)   --->   "%matched_I_6_load = load i8 %matched_I_6_addr" [receiver.cpp:151]   --->   Operation 803 'load' 'matched_I_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 804 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_26 = load i12 %preamble_upsampled_addr_26" [receiver.cpp:151]   --->   Operation 804 'load' 'preamble_upsampled_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 805 [1/2] (3.25ns)   --->   "%matched_Q_6_load = load i8 %matched_Q_6_addr" [receiver.cpp:152]   --->   Operation 805 'load' 'matched_Q_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 806 [1/2] (3.25ns)   --->   "%matched_I_7_load = load i8 %matched_I_7_addr" [receiver.cpp:151]   --->   Operation 806 'load' 'matched_I_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 807 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_27 = load i12 %preamble_upsampled_addr_27" [receiver.cpp:151]   --->   Operation 807 'load' 'preamble_upsampled_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 808 [1/2] (3.25ns)   --->   "%matched_Q_7_load = load i8 %matched_Q_7_addr" [receiver.cpp:152]   --->   Operation 808 'load' 'matched_Q_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 809 [1/2] (3.25ns)   --->   "%matched_I_8_load = load i8 %matched_I_8_addr" [receiver.cpp:151]   --->   Operation 809 'load' 'matched_I_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 810 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_28 = load i12 %preamble_upsampled_addr_28" [receiver.cpp:151]   --->   Operation 810 'load' 'preamble_upsampled_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 811 [1/2] (3.25ns)   --->   "%matched_Q_8_load = load i8 %matched_Q_8_addr" [receiver.cpp:152]   --->   Operation 811 'load' 'matched_Q_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 812 [1/2] (3.25ns)   --->   "%matched_I_9_load = load i8 %matched_I_9_addr" [receiver.cpp:151]   --->   Operation 812 'load' 'matched_I_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 813 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_29 = load i12 %preamble_upsampled_addr_29" [receiver.cpp:151]   --->   Operation 813 'load' 'preamble_upsampled_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 814 [1/2] (3.25ns)   --->   "%matched_Q_9_load = load i8 %matched_Q_9_addr" [receiver.cpp:152]   --->   Operation 814 'load' 'matched_Q_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 815 [1/2] (3.25ns)   --->   "%matched_I_10_load = load i8 %matched_I_10_addr" [receiver.cpp:151]   --->   Operation 815 'load' 'matched_I_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 816 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_30 = load i12 %preamble_upsampled_addr_30" [receiver.cpp:151]   --->   Operation 816 'load' 'preamble_upsampled_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 817 [1/2] (3.25ns)   --->   "%matched_Q_10_load = load i8 %matched_Q_10_addr" [receiver.cpp:152]   --->   Operation 817 'load' 'matched_Q_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 818 [1/2] (3.25ns)   --->   "%matched_I_11_load = load i8 %matched_I_11_addr" [receiver.cpp:151]   --->   Operation 818 'load' 'matched_I_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 819 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_31 = load i12 %preamble_upsampled_addr_31" [receiver.cpp:151]   --->   Operation 819 'load' 'preamble_upsampled_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 820 [1/2] (3.25ns)   --->   "%matched_Q_11_load = load i8 %matched_Q_11_addr" [receiver.cpp:152]   --->   Operation 820 'load' 'matched_Q_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 821 [1/2] (3.25ns)   --->   "%matched_I_12_load_2 = load i8 %matched_I_12_addr_2" [receiver.cpp:151]   --->   Operation 821 'load' 'matched_I_12_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 822 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_32 = load i12 %preamble_upsampled_addr_32" [receiver.cpp:151]   --->   Operation 822 'load' 'preamble_upsampled_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 823 [1/2] (3.25ns)   --->   "%matched_Q_12_load_2 = load i8 %matched_Q_12_addr_2" [receiver.cpp:152]   --->   Operation 823 'load' 'matched_Q_12_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 824 [1/2] (3.25ns)   --->   "%matched_I_13_load_1 = load i8 %matched_I_13_addr_1" [receiver.cpp:151]   --->   Operation 824 'load' 'matched_I_13_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 825 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_33 = load i12 %preamble_upsampled_addr_33" [receiver.cpp:151]   --->   Operation 825 'load' 'preamble_upsampled_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 826 [1/2] (3.25ns)   --->   "%matched_Q_13_load_1 = load i8 %matched_Q_13_addr_1" [receiver.cpp:152]   --->   Operation 826 'load' 'matched_Q_13_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 827 [1/2] (3.25ns)   --->   "%matched_I_14_load_1 = load i8 %matched_I_14_addr_1" [receiver.cpp:151]   --->   Operation 827 'load' 'matched_I_14_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 828 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_34 = load i12 %preamble_upsampled_addr_34" [receiver.cpp:151]   --->   Operation 828 'load' 'preamble_upsampled_load_34' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 829 [1/2] (3.25ns)   --->   "%matched_Q_14_load_1 = load i8 %matched_Q_14_addr_1" [receiver.cpp:152]   --->   Operation 829 'load' 'matched_Q_14_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 830 [1/2] (3.25ns)   --->   "%matched_I_15_load_1 = load i8 %matched_I_15_addr_1" [receiver.cpp:151]   --->   Operation 830 'load' 'matched_I_15_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 831 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_35 = load i12 %preamble_upsampled_addr_35" [receiver.cpp:151]   --->   Operation 831 'load' 'preamble_upsampled_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 832 [1/2] (3.25ns)   --->   "%matched_Q_15_load_1 = load i8 %matched_Q_15_addr_1" [receiver.cpp:152]   --->   Operation 832 'load' 'matched_Q_15_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 833 [1/2] (3.25ns)   --->   "%matched_I_16_load_1 = load i8 %matched_I_16_addr_1" [receiver.cpp:151]   --->   Operation 833 'load' 'matched_I_16_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 834 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_36 = load i12 %preamble_upsampled_addr_36" [receiver.cpp:151]   --->   Operation 834 'load' 'preamble_upsampled_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 835 [1/2] (3.25ns)   --->   "%matched_Q_16_load_1 = load i8 %matched_Q_16_addr_1" [receiver.cpp:152]   --->   Operation 835 'load' 'matched_Q_16_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 836 [1/2] (3.25ns)   --->   "%matched_I_17_load_1 = load i8 %matched_I_17_addr_1" [receiver.cpp:151]   --->   Operation 836 'load' 'matched_I_17_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 837 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_37 = load i12 %preamble_upsampled_addr_37" [receiver.cpp:151]   --->   Operation 837 'load' 'preamble_upsampled_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 838 [1/2] (3.25ns)   --->   "%matched_Q_17_load_1 = load i8 %matched_Q_17_addr_1" [receiver.cpp:152]   --->   Operation 838 'load' 'matched_Q_17_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 839 [1/2] (3.25ns)   --->   "%matched_I_18_load_1 = load i8 %matched_I_18_addr_1" [receiver.cpp:151]   --->   Operation 839 'load' 'matched_I_18_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 840 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_38 = load i12 %preamble_upsampled_addr_38" [receiver.cpp:151]   --->   Operation 840 'load' 'preamble_upsampled_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 841 [1/2] (3.25ns)   --->   "%matched_Q_18_load_1 = load i8 %matched_Q_18_addr_1" [receiver.cpp:152]   --->   Operation 841 'load' 'matched_Q_18_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 842 [1/2] (3.25ns)   --->   "%matched_I_19_load_1 = load i8 %matched_I_19_addr_1" [receiver.cpp:151]   --->   Operation 842 'load' 'matched_I_19_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 843 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_39 = load i12 %preamble_upsampled_addr_39" [receiver.cpp:151]   --->   Operation 843 'load' 'preamble_upsampled_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 844 [1/2] (3.25ns)   --->   "%matched_Q_19_load_1 = load i8 %matched_Q_19_addr_1" [receiver.cpp:152]   --->   Operation 844 'load' 'matched_Q_19_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 845 [1/2] (3.25ns)   --->   "%matched_I_20_load_1 = load i8 %matched_I_20_addr_1" [receiver.cpp:151]   --->   Operation 845 'load' 'matched_I_20_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 846 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_40 = load i12 %preamble_upsampled_addr_40" [receiver.cpp:151]   --->   Operation 846 'load' 'preamble_upsampled_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 847 [1/2] (3.25ns)   --->   "%matched_Q_20_load_1 = load i8 %matched_Q_20_addr_1" [receiver.cpp:152]   --->   Operation 847 'load' 'matched_Q_20_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 848 [1/2] (3.25ns)   --->   "%matched_I_21_load_1 = load i8 %matched_I_21_addr_1" [receiver.cpp:151]   --->   Operation 848 'load' 'matched_I_21_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 849 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_41 = load i12 %preamble_upsampled_addr_41" [receiver.cpp:151]   --->   Operation 849 'load' 'preamble_upsampled_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 850 [1/2] (3.25ns)   --->   "%matched_Q_21_load_1 = load i8 %matched_Q_21_addr_1" [receiver.cpp:152]   --->   Operation 850 'load' 'matched_Q_21_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 851 [1/2] (3.25ns)   --->   "%matched_I_22_load_1 = load i8 %matched_I_22_addr_1" [receiver.cpp:151]   --->   Operation 851 'load' 'matched_I_22_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 852 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_42 = load i12 %preamble_upsampled_addr_42" [receiver.cpp:151]   --->   Operation 852 'load' 'preamble_upsampled_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 853 [1/2] (3.25ns)   --->   "%matched_Q_22_load_1 = load i8 %matched_Q_22_addr_1" [receiver.cpp:152]   --->   Operation 853 'load' 'matched_Q_22_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 854 [1/2] (3.25ns)   --->   "%matched_I_23_load_1 = load i8 %matched_I_23_addr_1" [receiver.cpp:151]   --->   Operation 854 'load' 'matched_I_23_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 855 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_43 = load i12 %preamble_upsampled_addr_43" [receiver.cpp:151]   --->   Operation 855 'load' 'preamble_upsampled_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 856 [1/2] (3.25ns)   --->   "%matched_Q_23_load_1 = load i8 %matched_Q_23_addr_1" [receiver.cpp:152]   --->   Operation 856 'load' 'matched_Q_23_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 857 [1/2] (3.25ns)   --->   "%matched_I_24_load_1 = load i8 %matched_I_24_addr_1" [receiver.cpp:151]   --->   Operation 857 'load' 'matched_I_24_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 858 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_44 = load i12 %preamble_upsampled_addr_44" [receiver.cpp:151]   --->   Operation 858 'load' 'preamble_upsampled_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 859 [1/2] (3.25ns)   --->   "%matched_Q_24_load_1 = load i8 %matched_Q_24_addr_1" [receiver.cpp:152]   --->   Operation 859 'load' 'matched_Q_24_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 860 [1/2] (3.25ns)   --->   "%matched_I_25_load_1 = load i8 %matched_I_25_addr_1" [receiver.cpp:151]   --->   Operation 860 'load' 'matched_I_25_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 861 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_45 = load i12 %preamble_upsampled_addr_45" [receiver.cpp:151]   --->   Operation 861 'load' 'preamble_upsampled_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 862 [1/2] (3.25ns)   --->   "%matched_Q_25_load_1 = load i8 %matched_Q_25_addr_1" [receiver.cpp:152]   --->   Operation 862 'load' 'matched_Q_25_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 863 [1/2] (3.25ns)   --->   "%matched_I_26_load_1 = load i8 %matched_I_26_addr_1" [receiver.cpp:151]   --->   Operation 863 'load' 'matched_I_26_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 864 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_46 = load i12 %preamble_upsampled_addr_46" [receiver.cpp:151]   --->   Operation 864 'load' 'preamble_upsampled_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 865 [1/2] (3.25ns)   --->   "%matched_Q_26_load_1 = load i8 %matched_Q_26_addr_1" [receiver.cpp:152]   --->   Operation 865 'load' 'matched_Q_26_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 866 [1/2] (3.25ns)   --->   "%matched_I_27_load_1 = load i8 %matched_I_27_addr_1" [receiver.cpp:151]   --->   Operation 866 'load' 'matched_I_27_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 867 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_47 = load i12 %preamble_upsampled_addr_47" [receiver.cpp:151]   --->   Operation 867 'load' 'preamble_upsampled_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 868 [1/2] (3.25ns)   --->   "%matched_Q_27_load_1 = load i8 %matched_Q_27_addr_1" [receiver.cpp:152]   --->   Operation 868 'load' 'matched_Q_27_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 869 [1/2] (3.25ns)   --->   "%matched_I_28_load_1 = load i8 %matched_I_28_addr_1" [receiver.cpp:151]   --->   Operation 869 'load' 'matched_I_28_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 870 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_48 = load i12 %preamble_upsampled_addr_48" [receiver.cpp:151]   --->   Operation 870 'load' 'preamble_upsampled_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 871 [1/2] (3.25ns)   --->   "%matched_Q_28_load_1 = load i8 %matched_Q_28_addr_1" [receiver.cpp:152]   --->   Operation 871 'load' 'matched_Q_28_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 872 [1/2] (3.25ns)   --->   "%matched_I_29_load_1 = load i8 %matched_I_29_addr_1" [receiver.cpp:151]   --->   Operation 872 'load' 'matched_I_29_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 873 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_49 = load i12 %preamble_upsampled_addr_49" [receiver.cpp:151]   --->   Operation 873 'load' 'preamble_upsampled_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 874 [1/2] (3.25ns)   --->   "%matched_Q_29_load_1 = load i8 %matched_Q_29_addr_1" [receiver.cpp:152]   --->   Operation 874 'load' 'matched_Q_29_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 875 [1/2] (3.25ns)   --->   "%matched_I_30_load_1 = load i8 %matched_I_30_addr_1" [receiver.cpp:151]   --->   Operation 875 'load' 'matched_I_30_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 876 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_50 = load i12 %preamble_upsampled_addr_50" [receiver.cpp:151]   --->   Operation 876 'load' 'preamble_upsampled_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 877 [1/2] (3.25ns)   --->   "%matched_Q_30_load_1 = load i8 %matched_Q_30_addr_1" [receiver.cpp:152]   --->   Operation 877 'load' 'matched_Q_30_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 878 [1/2] (3.25ns)   --->   "%matched_I_31_load_1 = load i8 %matched_I_31_addr_1" [receiver.cpp:151]   --->   Operation 878 'load' 'matched_I_31_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 879 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_51 = load i12 %preamble_upsampled_addr_51" [receiver.cpp:151]   --->   Operation 879 'load' 'preamble_upsampled_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 880 [1/2] (3.25ns)   --->   "%matched_Q_31_load_1 = load i8 %matched_Q_31_addr_1" [receiver.cpp:152]   --->   Operation 880 'load' 'matched_Q_31_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 881 [1/2] (3.25ns)   --->   "%matched_I_0_load_1 = load i8 %matched_I_0_addr_1" [receiver.cpp:151]   --->   Operation 881 'load' 'matched_I_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 882 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_52 = load i12 %preamble_upsampled_addr_52" [receiver.cpp:151]   --->   Operation 882 'load' 'preamble_upsampled_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 883 [1/2] (3.25ns)   --->   "%matched_Q_0_load_1 = load i8 %matched_Q_0_addr_1" [receiver.cpp:152]   --->   Operation 883 'load' 'matched_Q_0_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 884 [1/2] (3.25ns)   --->   "%matched_I_1_load_1 = load i8 %matched_I_1_addr_1" [receiver.cpp:151]   --->   Operation 884 'load' 'matched_I_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 885 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_53 = load i12 %preamble_upsampled_addr_53" [receiver.cpp:151]   --->   Operation 885 'load' 'preamble_upsampled_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 886 [1/2] (3.25ns)   --->   "%matched_Q_1_load_1 = load i8 %matched_Q_1_addr_1" [receiver.cpp:152]   --->   Operation 886 'load' 'matched_Q_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 887 [1/2] (3.25ns)   --->   "%matched_I_2_load_1 = load i8 %matched_I_2_addr_1" [receiver.cpp:151]   --->   Operation 887 'load' 'matched_I_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 888 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_54 = load i12 %preamble_upsampled_addr_54" [receiver.cpp:151]   --->   Operation 888 'load' 'preamble_upsampled_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 889 [1/2] (3.25ns)   --->   "%matched_Q_2_load_1 = load i8 %matched_Q_2_addr_1" [receiver.cpp:152]   --->   Operation 889 'load' 'matched_Q_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 890 [1/2] (3.25ns)   --->   "%matched_I_3_load_1 = load i8 %matched_I_3_addr_1" [receiver.cpp:151]   --->   Operation 890 'load' 'matched_I_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 891 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_55 = load i12 %preamble_upsampled_addr_55" [receiver.cpp:151]   --->   Operation 891 'load' 'preamble_upsampled_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 892 [1/2] (3.25ns)   --->   "%matched_Q_3_load_1 = load i8 %matched_Q_3_addr_1" [receiver.cpp:152]   --->   Operation 892 'load' 'matched_Q_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 893 [1/2] (3.25ns)   --->   "%matched_I_4_load_1 = load i8 %matched_I_4_addr_1" [receiver.cpp:151]   --->   Operation 893 'load' 'matched_I_4_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 894 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_56 = load i12 %preamble_upsampled_addr_56" [receiver.cpp:151]   --->   Operation 894 'load' 'preamble_upsampled_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 895 [1/2] (3.25ns)   --->   "%matched_Q_4_load_1 = load i8 %matched_Q_4_addr_1" [receiver.cpp:152]   --->   Operation 895 'load' 'matched_Q_4_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 896 [1/2] (3.25ns)   --->   "%matched_I_5_load_1 = load i8 %matched_I_5_addr_1" [receiver.cpp:151]   --->   Operation 896 'load' 'matched_I_5_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 897 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_57 = load i12 %preamble_upsampled_addr_57" [receiver.cpp:151]   --->   Operation 897 'load' 'preamble_upsampled_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 898 [1/2] (3.25ns)   --->   "%matched_Q_5_load_1 = load i8 %matched_Q_5_addr_1" [receiver.cpp:152]   --->   Operation 898 'load' 'matched_Q_5_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 899 [1/2] (3.25ns)   --->   "%matched_I_6_load_1 = load i8 %matched_I_6_addr_1" [receiver.cpp:151]   --->   Operation 899 'load' 'matched_I_6_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 900 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_58 = load i12 %preamble_upsampled_addr_58" [receiver.cpp:151]   --->   Operation 900 'load' 'preamble_upsampled_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 901 [1/2] (3.25ns)   --->   "%matched_Q_6_load_1 = load i8 %matched_Q_6_addr_1" [receiver.cpp:152]   --->   Operation 901 'load' 'matched_Q_6_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 902 [1/2] (3.25ns)   --->   "%matched_I_7_load_1 = load i8 %matched_I_7_addr_1" [receiver.cpp:151]   --->   Operation 902 'load' 'matched_I_7_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 903 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_59 = load i12 %preamble_upsampled_addr_59" [receiver.cpp:151]   --->   Operation 903 'load' 'preamble_upsampled_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 904 [1/2] (3.25ns)   --->   "%matched_Q_7_load_1 = load i8 %matched_Q_7_addr_1" [receiver.cpp:152]   --->   Operation 904 'load' 'matched_Q_7_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 905 [1/2] (3.25ns)   --->   "%matched_I_8_load_1 = load i8 %matched_I_8_addr_1" [receiver.cpp:151]   --->   Operation 905 'load' 'matched_I_8_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 906 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_60 = load i12 %preamble_upsampled_addr_60" [receiver.cpp:151]   --->   Operation 906 'load' 'preamble_upsampled_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 907 [1/2] (3.25ns)   --->   "%matched_Q_8_load_1 = load i8 %matched_Q_8_addr_1" [receiver.cpp:152]   --->   Operation 907 'load' 'matched_Q_8_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 908 [1/2] (3.25ns)   --->   "%matched_I_9_load_1 = load i8 %matched_I_9_addr_1" [receiver.cpp:151]   --->   Operation 908 'load' 'matched_I_9_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 909 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_61 = load i12 %preamble_upsampled_addr_61" [receiver.cpp:151]   --->   Operation 909 'load' 'preamble_upsampled_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 910 [1/2] (3.25ns)   --->   "%matched_Q_9_load_1 = load i8 %matched_Q_9_addr_1" [receiver.cpp:152]   --->   Operation 910 'load' 'matched_Q_9_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 911 [1/2] (3.25ns)   --->   "%matched_I_10_load_1 = load i8 %matched_I_10_addr_1" [receiver.cpp:151]   --->   Operation 911 'load' 'matched_I_10_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 912 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_62 = load i12 %preamble_upsampled_addr_62" [receiver.cpp:151]   --->   Operation 912 'load' 'preamble_upsampled_load_62' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 913 [1/2] (3.25ns)   --->   "%matched_Q_10_load_1 = load i8 %matched_Q_10_addr_1" [receiver.cpp:152]   --->   Operation 913 'load' 'matched_Q_10_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 914 [1/2] (3.25ns)   --->   "%matched_I_11_load_1 = load i8 %matched_I_11_addr_1" [receiver.cpp:151]   --->   Operation 914 'load' 'matched_I_11_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>
ST_2 : Operation 915 [1/2] (3.25ns)   --->   "%preamble_upsampled_load_63 = load i12 %preamble_upsampled_addr_63" [receiver.cpp:151]   --->   Operation 915 'load' 'preamble_upsampled_load_63' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 2240> <ROM>
ST_2 : Operation 916 [1/2] (3.25ns)   --->   "%matched_Q_11_load_1 = load i8 %matched_Q_11_addr_1" [receiver.cpp:152]   --->   Operation 916 'load' 'matched_Q_11_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 235> <RAM>

State 3 <SV = 2> <Delay = 5.59>
ST_3 : Operation 917 [1/1] (0.00ns)   --->   "%sext_ln151 = sext i18 %matched_I_12_load_1" [receiver.cpp:151]   --->   Operation 917 'sext' 'sext_ln151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 918 [1/1] (0.00ns)   --->   "%sext_ln151_1 = sext i16 %preamble_upsampled_load" [receiver.cpp:151]   --->   Operation 918 'sext' 'sext_ln151_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 919 [1/1] (5.59ns)   --->   "%mul_ln151 = mul i34 %sext_ln151_1, i34 %sext_ln151" [receiver.cpp:151]   --->   Operation 919 'mul' 'mul_ln151' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 920 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 920 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 921 [1/1] (0.00ns)   --->   "%sext_ln152 = sext i18 %matched_Q_12_load_1" [receiver.cpp:152]   --->   Operation 921 'sext' 'sext_ln152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 922 [1/1] (5.59ns)   --->   "%mul_ln152 = mul i34 %sext_ln152, i34 %sext_ln151_1" [receiver.cpp:152]   --->   Operation 922 'mul' 'mul_ln152' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 923 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 923 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln151_2 = sext i18 %matched_I_13_load" [receiver.cpp:151]   --->   Operation 924 'sext' 'sext_ln151_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 925 [1/1] (0.00ns)   --->   "%sext_ln151_3 = sext i16 %preamble_upsampled_load_1" [receiver.cpp:151]   --->   Operation 925 'sext' 'sext_ln151_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 926 [1/1] (5.59ns)   --->   "%mul_ln151_1 = mul i34 %sext_ln151_3, i34 %sext_ln151_2" [receiver.cpp:151]   --->   Operation 926 'mul' 'mul_ln151_1' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 927 [1/1] (0.00ns)   --->   "%trunc_ln151_1 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_1, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 927 'partselect' 'trunc_ln151_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln152_1 = sext i18 %matched_Q_13_load" [receiver.cpp:152]   --->   Operation 928 'sext' 'sext_ln152_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 929 [1/1] (5.59ns)   --->   "%mul_ln152_1 = mul i34 %sext_ln152_1, i34 %sext_ln151_3" [receiver.cpp:152]   --->   Operation 929 'mul' 'mul_ln152_1' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 930 [1/1] (0.00ns)   --->   "%trunc_ln152_1 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_1, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 930 'partselect' 'trunc_ln152_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln151_4 = sext i18 %matched_I_14_load" [receiver.cpp:151]   --->   Operation 931 'sext' 'sext_ln151_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 932 [1/1] (0.00ns)   --->   "%sext_ln151_5 = sext i16 %preamble_upsampled_load_2" [receiver.cpp:151]   --->   Operation 932 'sext' 'sext_ln151_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 933 [1/1] (5.59ns)   --->   "%mul_ln151_2 = mul i34 %sext_ln151_5, i34 %sext_ln151_4" [receiver.cpp:151]   --->   Operation 933 'mul' 'mul_ln151_2' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 934 [1/1] (0.00ns)   --->   "%trunc_ln151_2 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_2, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 934 'partselect' 'trunc_ln151_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 935 [1/1] (0.00ns)   --->   "%sext_ln152_2 = sext i18 %matched_Q_14_load" [receiver.cpp:152]   --->   Operation 935 'sext' 'sext_ln152_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 936 [1/1] (5.59ns)   --->   "%mul_ln152_2 = mul i34 %sext_ln152_2, i34 %sext_ln151_5" [receiver.cpp:152]   --->   Operation 936 'mul' 'mul_ln152_2' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 937 [1/1] (0.00ns)   --->   "%trunc_ln152_2 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_2, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 937 'partselect' 'trunc_ln152_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 938 [1/1] (0.00ns)   --->   "%sext_ln151_6 = sext i18 %matched_I_15_load" [receiver.cpp:151]   --->   Operation 938 'sext' 'sext_ln151_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln151_7 = sext i16 %preamble_upsampled_load_3" [receiver.cpp:151]   --->   Operation 939 'sext' 'sext_ln151_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 940 [1/1] (5.59ns)   --->   "%mul_ln151_3 = mul i34 %sext_ln151_7, i34 %sext_ln151_6" [receiver.cpp:151]   --->   Operation 940 'mul' 'mul_ln151_3' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 941 [1/1] (0.00ns)   --->   "%trunc_ln151_3 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_3, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 941 'partselect' 'trunc_ln151_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln152_3 = sext i18 %matched_Q_15_load" [receiver.cpp:152]   --->   Operation 942 'sext' 'sext_ln152_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 943 [1/1] (5.59ns)   --->   "%mul_ln152_3 = mul i34 %sext_ln152_3, i34 %sext_ln151_7" [receiver.cpp:152]   --->   Operation 943 'mul' 'mul_ln152_3' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 944 [1/1] (0.00ns)   --->   "%trunc_ln152_3 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_3, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 944 'partselect' 'trunc_ln152_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 945 [1/1] (0.00ns)   --->   "%sext_ln151_8 = sext i18 %matched_I_16_load" [receiver.cpp:151]   --->   Operation 945 'sext' 'sext_ln151_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 946 [1/1] (0.00ns)   --->   "%sext_ln151_9 = sext i16 %preamble_upsampled_load_4" [receiver.cpp:151]   --->   Operation 946 'sext' 'sext_ln151_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 947 [1/1] (5.59ns)   --->   "%mul_ln151_4 = mul i34 %sext_ln151_9, i34 %sext_ln151_8" [receiver.cpp:151]   --->   Operation 947 'mul' 'mul_ln151_4' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 948 [1/1] (0.00ns)   --->   "%trunc_ln151_4 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_4, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 948 'partselect' 'trunc_ln151_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 949 [1/1] (0.00ns)   --->   "%sext_ln152_4 = sext i18 %matched_Q_16_load" [receiver.cpp:152]   --->   Operation 949 'sext' 'sext_ln152_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 950 [1/1] (5.59ns)   --->   "%mul_ln152_4 = mul i34 %sext_ln152_4, i34 %sext_ln151_9" [receiver.cpp:152]   --->   Operation 950 'mul' 'mul_ln152_4' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 951 [1/1] (0.00ns)   --->   "%trunc_ln152_4 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_4, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 951 'partselect' 'trunc_ln152_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 952 [1/1] (0.00ns)   --->   "%sext_ln151_10 = sext i18 %matched_I_17_load" [receiver.cpp:151]   --->   Operation 952 'sext' 'sext_ln151_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 953 [1/1] (0.00ns)   --->   "%sext_ln151_11 = sext i16 %preamble_upsampled_load_5" [receiver.cpp:151]   --->   Operation 953 'sext' 'sext_ln151_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 954 [1/1] (5.59ns)   --->   "%mul_ln151_5 = mul i34 %sext_ln151_11, i34 %sext_ln151_10" [receiver.cpp:151]   --->   Operation 954 'mul' 'mul_ln151_5' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 955 [1/1] (0.00ns)   --->   "%trunc_ln151_5 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_5, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 955 'partselect' 'trunc_ln151_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 956 [1/1] (0.00ns)   --->   "%sext_ln152_5 = sext i18 %matched_Q_17_load" [receiver.cpp:152]   --->   Operation 956 'sext' 'sext_ln152_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 957 [1/1] (5.59ns)   --->   "%mul_ln152_5 = mul i34 %sext_ln152_5, i34 %sext_ln151_11" [receiver.cpp:152]   --->   Operation 957 'mul' 'mul_ln152_5' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 958 [1/1] (0.00ns)   --->   "%trunc_ln152_5 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_5, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 958 'partselect' 'trunc_ln152_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 959 [1/1] (0.00ns)   --->   "%sext_ln151_12 = sext i18 %matched_I_18_load" [receiver.cpp:151]   --->   Operation 959 'sext' 'sext_ln151_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 960 [1/1] (0.00ns)   --->   "%sext_ln151_13 = sext i16 %preamble_upsampled_load_6" [receiver.cpp:151]   --->   Operation 960 'sext' 'sext_ln151_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 961 [1/1] (5.59ns)   --->   "%mul_ln151_6 = mul i34 %sext_ln151_13, i34 %sext_ln151_12" [receiver.cpp:151]   --->   Operation 961 'mul' 'mul_ln151_6' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 962 [1/1] (0.00ns)   --->   "%trunc_ln151_6 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_6, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 962 'partselect' 'trunc_ln151_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 963 [1/1] (0.00ns)   --->   "%sext_ln152_6 = sext i18 %matched_Q_18_load" [receiver.cpp:152]   --->   Operation 963 'sext' 'sext_ln152_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 964 [1/1] (5.59ns)   --->   "%mul_ln152_6 = mul i34 %sext_ln152_6, i34 %sext_ln151_13" [receiver.cpp:152]   --->   Operation 964 'mul' 'mul_ln152_6' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 965 [1/1] (0.00ns)   --->   "%trunc_ln152_6 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_6, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 965 'partselect' 'trunc_ln152_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 966 [1/1] (0.00ns)   --->   "%sext_ln151_14 = sext i18 %matched_I_19_load" [receiver.cpp:151]   --->   Operation 966 'sext' 'sext_ln151_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 967 [1/1] (0.00ns)   --->   "%sext_ln151_15 = sext i16 %preamble_upsampled_load_7" [receiver.cpp:151]   --->   Operation 967 'sext' 'sext_ln151_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 968 [1/1] (5.59ns)   --->   "%mul_ln151_7 = mul i34 %sext_ln151_15, i34 %sext_ln151_14" [receiver.cpp:151]   --->   Operation 968 'mul' 'mul_ln151_7' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 969 [1/1] (0.00ns)   --->   "%trunc_ln151_7 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_7, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 969 'partselect' 'trunc_ln151_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln152_7 = sext i18 %matched_Q_19_load" [receiver.cpp:152]   --->   Operation 970 'sext' 'sext_ln152_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 971 [1/1] (5.59ns)   --->   "%mul_ln152_7 = mul i34 %sext_ln152_7, i34 %sext_ln151_15" [receiver.cpp:152]   --->   Operation 971 'mul' 'mul_ln152_7' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 972 [1/1] (0.00ns)   --->   "%trunc_ln152_7 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_7, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 972 'partselect' 'trunc_ln152_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 973 [1/1] (0.00ns)   --->   "%sext_ln151_16 = sext i18 %matched_I_20_load" [receiver.cpp:151]   --->   Operation 973 'sext' 'sext_ln151_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 974 [1/1] (0.00ns)   --->   "%sext_ln151_17 = sext i16 %preamble_upsampled_load_8" [receiver.cpp:151]   --->   Operation 974 'sext' 'sext_ln151_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 975 [1/1] (5.59ns)   --->   "%mul_ln151_8 = mul i34 %sext_ln151_17, i34 %sext_ln151_16" [receiver.cpp:151]   --->   Operation 975 'mul' 'mul_ln151_8' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 976 [1/1] (0.00ns)   --->   "%trunc_ln151_8 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_8, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 976 'partselect' 'trunc_ln151_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 977 [1/1] (0.00ns)   --->   "%sext_ln152_8 = sext i18 %matched_Q_20_load" [receiver.cpp:152]   --->   Operation 977 'sext' 'sext_ln152_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 978 [1/1] (5.59ns)   --->   "%mul_ln152_8 = mul i34 %sext_ln152_8, i34 %sext_ln151_17" [receiver.cpp:152]   --->   Operation 978 'mul' 'mul_ln152_8' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 979 [1/1] (0.00ns)   --->   "%trunc_ln152_8 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_8, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 979 'partselect' 'trunc_ln152_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 980 [1/1] (0.00ns)   --->   "%sext_ln151_18 = sext i18 %matched_I_21_load" [receiver.cpp:151]   --->   Operation 980 'sext' 'sext_ln151_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln151_19 = sext i16 %preamble_upsampled_load_9" [receiver.cpp:151]   --->   Operation 981 'sext' 'sext_ln151_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 982 [1/1] (5.59ns)   --->   "%mul_ln151_9 = mul i34 %sext_ln151_19, i34 %sext_ln151_18" [receiver.cpp:151]   --->   Operation 982 'mul' 'mul_ln151_9' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 983 [1/1] (0.00ns)   --->   "%trunc_ln151_9 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_9, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 983 'partselect' 'trunc_ln151_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln152_9 = sext i18 %matched_Q_21_load" [receiver.cpp:152]   --->   Operation 984 'sext' 'sext_ln152_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 985 [1/1] (5.59ns)   --->   "%mul_ln152_9 = mul i34 %sext_ln152_9, i34 %sext_ln151_19" [receiver.cpp:152]   --->   Operation 985 'mul' 'mul_ln152_9' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 986 [1/1] (0.00ns)   --->   "%trunc_ln152_9 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_9, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 986 'partselect' 'trunc_ln152_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln151_20 = sext i18 %matched_I_22_load" [receiver.cpp:151]   --->   Operation 987 'sext' 'sext_ln151_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln151_21 = sext i16 %preamble_upsampled_load_10" [receiver.cpp:151]   --->   Operation 988 'sext' 'sext_ln151_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 989 [1/1] (5.59ns)   --->   "%mul_ln151_10 = mul i34 %sext_ln151_21, i34 %sext_ln151_20" [receiver.cpp:151]   --->   Operation 989 'mul' 'mul_ln151_10' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 990 [1/1] (0.00ns)   --->   "%trunc_ln151_s = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_10, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 990 'partselect' 'trunc_ln151_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln152_10 = sext i18 %matched_Q_22_load" [receiver.cpp:152]   --->   Operation 991 'sext' 'sext_ln152_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 992 [1/1] (5.59ns)   --->   "%mul_ln152_10 = mul i34 %sext_ln152_10, i34 %sext_ln151_21" [receiver.cpp:152]   --->   Operation 992 'mul' 'mul_ln152_10' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 993 [1/1] (0.00ns)   --->   "%trunc_ln152_s = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_10, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 993 'partselect' 'trunc_ln152_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 994 [1/1] (0.00ns)   --->   "%sext_ln151_22 = sext i18 %matched_I_23_load" [receiver.cpp:151]   --->   Operation 994 'sext' 'sext_ln151_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 995 [1/1] (0.00ns)   --->   "%sext_ln151_23 = sext i16 %preamble_upsampled_load_11" [receiver.cpp:151]   --->   Operation 995 'sext' 'sext_ln151_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 996 [1/1] (5.59ns)   --->   "%mul_ln151_11 = mul i34 %sext_ln151_23, i34 %sext_ln151_22" [receiver.cpp:151]   --->   Operation 996 'mul' 'mul_ln151_11' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 997 [1/1] (0.00ns)   --->   "%trunc_ln151_10 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_11, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 997 'partselect' 'trunc_ln151_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln152_11 = sext i18 %matched_Q_23_load" [receiver.cpp:152]   --->   Operation 998 'sext' 'sext_ln152_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 999 [1/1] (5.59ns)   --->   "%mul_ln152_11 = mul i34 %sext_ln152_11, i34 %sext_ln151_23" [receiver.cpp:152]   --->   Operation 999 'mul' 'mul_ln152_11' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1000 [1/1] (0.00ns)   --->   "%trunc_ln152_10 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_11, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1000 'partselect' 'trunc_ln152_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1001 [1/1] (0.00ns)   --->   "%sext_ln151_24 = sext i18 %matched_I_24_load" [receiver.cpp:151]   --->   Operation 1001 'sext' 'sext_ln151_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1002 [1/1] (0.00ns)   --->   "%sext_ln151_25 = sext i16 %preamble_upsampled_load_12" [receiver.cpp:151]   --->   Operation 1002 'sext' 'sext_ln151_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1003 [1/1] (5.59ns)   --->   "%mul_ln151_12 = mul i34 %sext_ln151_25, i34 %sext_ln151_24" [receiver.cpp:151]   --->   Operation 1003 'mul' 'mul_ln151_12' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1004 [1/1] (0.00ns)   --->   "%trunc_ln151_11 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_12, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1004 'partselect' 'trunc_ln151_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln152_12 = sext i18 %matched_Q_24_load" [receiver.cpp:152]   --->   Operation 1005 'sext' 'sext_ln152_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1006 [1/1] (5.59ns)   --->   "%mul_ln152_12 = mul i34 %sext_ln152_12, i34 %sext_ln151_25" [receiver.cpp:152]   --->   Operation 1006 'mul' 'mul_ln152_12' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1007 [1/1] (0.00ns)   --->   "%trunc_ln152_11 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_12, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1007 'partselect' 'trunc_ln152_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1008 [1/1] (0.00ns)   --->   "%sext_ln151_26 = sext i18 %matched_I_25_load" [receiver.cpp:151]   --->   Operation 1008 'sext' 'sext_ln151_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1009 [1/1] (0.00ns)   --->   "%sext_ln151_27 = sext i16 %preamble_upsampled_load_13" [receiver.cpp:151]   --->   Operation 1009 'sext' 'sext_ln151_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1010 [1/1] (5.59ns)   --->   "%mul_ln151_13 = mul i34 %sext_ln151_27, i34 %sext_ln151_26" [receiver.cpp:151]   --->   Operation 1010 'mul' 'mul_ln151_13' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1011 [1/1] (0.00ns)   --->   "%trunc_ln151_12 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_13, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1011 'partselect' 'trunc_ln151_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1012 [1/1] (0.00ns)   --->   "%sext_ln152_13 = sext i18 %matched_Q_25_load" [receiver.cpp:152]   --->   Operation 1012 'sext' 'sext_ln152_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1013 [1/1] (5.59ns)   --->   "%mul_ln152_13 = mul i34 %sext_ln152_13, i34 %sext_ln151_27" [receiver.cpp:152]   --->   Operation 1013 'mul' 'mul_ln152_13' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1014 [1/1] (0.00ns)   --->   "%trunc_ln152_12 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_13, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1014 'partselect' 'trunc_ln152_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1015 [1/1] (0.00ns)   --->   "%sext_ln151_28 = sext i18 %matched_I_26_load" [receiver.cpp:151]   --->   Operation 1015 'sext' 'sext_ln151_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1016 [1/1] (0.00ns)   --->   "%sext_ln151_29 = sext i16 %preamble_upsampled_load_14" [receiver.cpp:151]   --->   Operation 1016 'sext' 'sext_ln151_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1017 [1/1] (5.59ns)   --->   "%mul_ln151_14 = mul i34 %sext_ln151_29, i34 %sext_ln151_28" [receiver.cpp:151]   --->   Operation 1017 'mul' 'mul_ln151_14' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1018 [1/1] (0.00ns)   --->   "%trunc_ln151_13 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_14, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1018 'partselect' 'trunc_ln151_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln152_14 = sext i18 %matched_Q_26_load" [receiver.cpp:152]   --->   Operation 1019 'sext' 'sext_ln152_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1020 [1/1] (5.59ns)   --->   "%mul_ln152_14 = mul i34 %sext_ln152_14, i34 %sext_ln151_29" [receiver.cpp:152]   --->   Operation 1020 'mul' 'mul_ln152_14' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1021 [1/1] (0.00ns)   --->   "%trunc_ln152_13 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_14, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1021 'partselect' 'trunc_ln152_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1022 [1/1] (0.00ns)   --->   "%sext_ln151_30 = sext i18 %matched_I_27_load" [receiver.cpp:151]   --->   Operation 1022 'sext' 'sext_ln151_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1023 [1/1] (0.00ns)   --->   "%sext_ln151_31 = sext i16 %preamble_upsampled_load_15" [receiver.cpp:151]   --->   Operation 1023 'sext' 'sext_ln151_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1024 [1/1] (5.59ns)   --->   "%mul_ln151_15 = mul i34 %sext_ln151_31, i34 %sext_ln151_30" [receiver.cpp:151]   --->   Operation 1024 'mul' 'mul_ln151_15' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1025 [1/1] (0.00ns)   --->   "%trunc_ln151_14 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_15, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1025 'partselect' 'trunc_ln151_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1026 [1/1] (0.00ns)   --->   "%sext_ln152_15 = sext i18 %matched_Q_27_load" [receiver.cpp:152]   --->   Operation 1026 'sext' 'sext_ln152_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1027 [1/1] (5.59ns)   --->   "%mul_ln152_15 = mul i34 %sext_ln152_15, i34 %sext_ln151_31" [receiver.cpp:152]   --->   Operation 1027 'mul' 'mul_ln152_15' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1028 [1/1] (0.00ns)   --->   "%trunc_ln152_14 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_15, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1028 'partselect' 'trunc_ln152_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln151_32 = sext i18 %matched_I_28_load" [receiver.cpp:151]   --->   Operation 1029 'sext' 'sext_ln151_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln151_33 = sext i16 %preamble_upsampled_load_16" [receiver.cpp:151]   --->   Operation 1030 'sext' 'sext_ln151_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1031 [1/1] (5.59ns)   --->   "%mul_ln151_16 = mul i34 %sext_ln151_33, i34 %sext_ln151_32" [receiver.cpp:151]   --->   Operation 1031 'mul' 'mul_ln151_16' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1032 [1/1] (0.00ns)   --->   "%trunc_ln151_15 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_16, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1032 'partselect' 'trunc_ln151_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1033 [1/1] (0.00ns)   --->   "%sext_ln152_16 = sext i18 %matched_Q_28_load" [receiver.cpp:152]   --->   Operation 1033 'sext' 'sext_ln152_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1034 [1/1] (5.59ns)   --->   "%mul_ln152_16 = mul i34 %sext_ln152_16, i34 %sext_ln151_33" [receiver.cpp:152]   --->   Operation 1034 'mul' 'mul_ln152_16' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1035 [1/1] (0.00ns)   --->   "%trunc_ln152_15 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_16, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1035 'partselect' 'trunc_ln152_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1036 [1/1] (0.00ns)   --->   "%sext_ln151_34 = sext i18 %matched_I_29_load" [receiver.cpp:151]   --->   Operation 1036 'sext' 'sext_ln151_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1037 [1/1] (0.00ns)   --->   "%sext_ln151_35 = sext i16 %preamble_upsampled_load_17" [receiver.cpp:151]   --->   Operation 1037 'sext' 'sext_ln151_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1038 [1/1] (5.59ns)   --->   "%mul_ln151_17 = mul i34 %sext_ln151_35, i34 %sext_ln151_34" [receiver.cpp:151]   --->   Operation 1038 'mul' 'mul_ln151_17' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1039 [1/1] (0.00ns)   --->   "%trunc_ln151_16 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_17, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1039 'partselect' 'trunc_ln151_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1040 [1/1] (0.00ns)   --->   "%sext_ln152_17 = sext i18 %matched_Q_29_load" [receiver.cpp:152]   --->   Operation 1040 'sext' 'sext_ln152_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1041 [1/1] (5.59ns)   --->   "%mul_ln152_17 = mul i34 %sext_ln152_17, i34 %sext_ln151_35" [receiver.cpp:152]   --->   Operation 1041 'mul' 'mul_ln152_17' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1042 [1/1] (0.00ns)   --->   "%trunc_ln152_16 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_17, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1042 'partselect' 'trunc_ln152_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1043 [1/1] (0.00ns)   --->   "%sext_ln151_36 = sext i18 %matched_I_30_load" [receiver.cpp:151]   --->   Operation 1043 'sext' 'sext_ln151_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1044 [1/1] (0.00ns)   --->   "%sext_ln151_37 = sext i16 %preamble_upsampled_load_18" [receiver.cpp:151]   --->   Operation 1044 'sext' 'sext_ln151_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1045 [1/1] (5.59ns)   --->   "%mul_ln151_18 = mul i34 %sext_ln151_37, i34 %sext_ln151_36" [receiver.cpp:151]   --->   Operation 1045 'mul' 'mul_ln151_18' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1046 [1/1] (0.00ns)   --->   "%trunc_ln151_17 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_18, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1046 'partselect' 'trunc_ln151_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1047 [1/1] (0.00ns)   --->   "%sext_ln152_18 = sext i18 %matched_Q_30_load" [receiver.cpp:152]   --->   Operation 1047 'sext' 'sext_ln152_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1048 [1/1] (5.59ns)   --->   "%mul_ln152_18 = mul i34 %sext_ln152_18, i34 %sext_ln151_37" [receiver.cpp:152]   --->   Operation 1048 'mul' 'mul_ln152_18' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1049 [1/1] (0.00ns)   --->   "%trunc_ln152_17 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_18, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1049 'partselect' 'trunc_ln152_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1050 [1/1] (0.00ns)   --->   "%sext_ln151_38 = sext i18 %matched_I_31_load" [receiver.cpp:151]   --->   Operation 1050 'sext' 'sext_ln151_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1051 [1/1] (0.00ns)   --->   "%sext_ln151_39 = sext i16 %preamble_upsampled_load_19" [receiver.cpp:151]   --->   Operation 1051 'sext' 'sext_ln151_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1052 [1/1] (5.59ns)   --->   "%mul_ln151_19 = mul i34 %sext_ln151_39, i34 %sext_ln151_38" [receiver.cpp:151]   --->   Operation 1052 'mul' 'mul_ln151_19' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1053 [1/1] (0.00ns)   --->   "%trunc_ln151_18 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_19, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1053 'partselect' 'trunc_ln151_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1054 [1/1] (0.00ns)   --->   "%sext_ln152_19 = sext i18 %matched_Q_31_load" [receiver.cpp:152]   --->   Operation 1054 'sext' 'sext_ln152_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1055 [1/1] (5.59ns)   --->   "%mul_ln152_19 = mul i34 %sext_ln152_19, i34 %sext_ln151_39" [receiver.cpp:152]   --->   Operation 1055 'mul' 'mul_ln152_19' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1056 [1/1] (0.00ns)   --->   "%trunc_ln152_18 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_19, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1056 'partselect' 'trunc_ln152_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1057 [1/1] (0.00ns)   --->   "%sext_ln151_40 = sext i18 %matched_I_0_load" [receiver.cpp:151]   --->   Operation 1057 'sext' 'sext_ln151_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1058 [1/1] (0.00ns)   --->   "%sext_ln151_41 = sext i16 %preamble_upsampled_load_20" [receiver.cpp:151]   --->   Operation 1058 'sext' 'sext_ln151_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1059 [1/1] (5.59ns)   --->   "%mul_ln151_20 = mul i34 %sext_ln151_41, i34 %sext_ln151_40" [receiver.cpp:151]   --->   Operation 1059 'mul' 'mul_ln151_20' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1060 [1/1] (0.00ns)   --->   "%trunc_ln151_19 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_20, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1060 'partselect' 'trunc_ln151_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln152_20 = sext i18 %matched_Q_0_load" [receiver.cpp:152]   --->   Operation 1061 'sext' 'sext_ln152_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1062 [1/1] (5.59ns)   --->   "%mul_ln152_20 = mul i34 %sext_ln152_20, i34 %sext_ln151_41" [receiver.cpp:152]   --->   Operation 1062 'mul' 'mul_ln152_20' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1063 [1/1] (0.00ns)   --->   "%trunc_ln152_19 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_20, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1063 'partselect' 'trunc_ln152_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1064 [1/1] (0.00ns)   --->   "%sext_ln151_42 = sext i18 %matched_I_1_load" [receiver.cpp:151]   --->   Operation 1064 'sext' 'sext_ln151_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1065 [1/1] (0.00ns)   --->   "%sext_ln151_43 = sext i16 %preamble_upsampled_load_21" [receiver.cpp:151]   --->   Operation 1065 'sext' 'sext_ln151_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1066 [1/1] (5.59ns)   --->   "%mul_ln151_21 = mul i34 %sext_ln151_43, i34 %sext_ln151_42" [receiver.cpp:151]   --->   Operation 1066 'mul' 'mul_ln151_21' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1067 [1/1] (0.00ns)   --->   "%trunc_ln151_20 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_21, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1067 'partselect' 'trunc_ln151_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1068 [1/1] (0.00ns)   --->   "%sext_ln152_21 = sext i18 %matched_Q_1_load" [receiver.cpp:152]   --->   Operation 1068 'sext' 'sext_ln152_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1069 [1/1] (5.59ns)   --->   "%mul_ln152_21 = mul i34 %sext_ln152_21, i34 %sext_ln151_43" [receiver.cpp:152]   --->   Operation 1069 'mul' 'mul_ln152_21' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1070 [1/1] (0.00ns)   --->   "%trunc_ln152_20 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_21, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1070 'partselect' 'trunc_ln152_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1071 [1/1] (0.00ns)   --->   "%sext_ln151_44 = sext i18 %matched_I_2_load" [receiver.cpp:151]   --->   Operation 1071 'sext' 'sext_ln151_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1072 [1/1] (0.00ns)   --->   "%sext_ln151_45 = sext i16 %preamble_upsampled_load_22" [receiver.cpp:151]   --->   Operation 1072 'sext' 'sext_ln151_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1073 [1/1] (5.59ns)   --->   "%mul_ln151_22 = mul i34 %sext_ln151_45, i34 %sext_ln151_44" [receiver.cpp:151]   --->   Operation 1073 'mul' 'mul_ln151_22' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1074 [1/1] (0.00ns)   --->   "%trunc_ln151_21 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_22, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1074 'partselect' 'trunc_ln151_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1075 [1/1] (0.00ns)   --->   "%sext_ln152_22 = sext i18 %matched_Q_2_load" [receiver.cpp:152]   --->   Operation 1075 'sext' 'sext_ln152_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1076 [1/1] (5.59ns)   --->   "%mul_ln152_22 = mul i34 %sext_ln152_22, i34 %sext_ln151_45" [receiver.cpp:152]   --->   Operation 1076 'mul' 'mul_ln152_22' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1077 [1/1] (0.00ns)   --->   "%trunc_ln152_21 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_22, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1077 'partselect' 'trunc_ln152_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln151_46 = sext i18 %matched_I_3_load" [receiver.cpp:151]   --->   Operation 1078 'sext' 'sext_ln151_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1079 [1/1] (0.00ns)   --->   "%sext_ln151_47 = sext i16 %preamble_upsampled_load_23" [receiver.cpp:151]   --->   Operation 1079 'sext' 'sext_ln151_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1080 [1/1] (5.59ns)   --->   "%mul_ln151_23 = mul i34 %sext_ln151_47, i34 %sext_ln151_46" [receiver.cpp:151]   --->   Operation 1080 'mul' 'mul_ln151_23' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1081 [1/1] (0.00ns)   --->   "%trunc_ln151_22 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_23, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1081 'partselect' 'trunc_ln151_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1082 [1/1] (0.00ns)   --->   "%sext_ln152_23 = sext i18 %matched_Q_3_load" [receiver.cpp:152]   --->   Operation 1082 'sext' 'sext_ln152_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1083 [1/1] (5.59ns)   --->   "%mul_ln152_23 = mul i34 %sext_ln152_23, i34 %sext_ln151_47" [receiver.cpp:152]   --->   Operation 1083 'mul' 'mul_ln152_23' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1084 [1/1] (0.00ns)   --->   "%trunc_ln152_22 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_23, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1084 'partselect' 'trunc_ln152_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1085 [1/1] (0.00ns)   --->   "%sext_ln151_48 = sext i18 %matched_I_4_load" [receiver.cpp:151]   --->   Operation 1085 'sext' 'sext_ln151_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1086 [1/1] (0.00ns)   --->   "%sext_ln151_49 = sext i16 %preamble_upsampled_load_24" [receiver.cpp:151]   --->   Operation 1086 'sext' 'sext_ln151_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1087 [1/1] (5.59ns)   --->   "%mul_ln151_24 = mul i34 %sext_ln151_49, i34 %sext_ln151_48" [receiver.cpp:151]   --->   Operation 1087 'mul' 'mul_ln151_24' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1088 [1/1] (0.00ns)   --->   "%trunc_ln151_23 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_24, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1088 'partselect' 'trunc_ln151_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln152_24 = sext i18 %matched_Q_4_load" [receiver.cpp:152]   --->   Operation 1089 'sext' 'sext_ln152_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1090 [1/1] (5.59ns)   --->   "%mul_ln152_24 = mul i34 %sext_ln152_24, i34 %sext_ln151_49" [receiver.cpp:152]   --->   Operation 1090 'mul' 'mul_ln152_24' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1091 [1/1] (0.00ns)   --->   "%trunc_ln152_23 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_24, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1091 'partselect' 'trunc_ln152_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1092 [1/1] (0.00ns)   --->   "%sext_ln151_50 = sext i18 %matched_I_5_load" [receiver.cpp:151]   --->   Operation 1092 'sext' 'sext_ln151_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1093 [1/1] (0.00ns)   --->   "%sext_ln151_51 = sext i16 %preamble_upsampled_load_25" [receiver.cpp:151]   --->   Operation 1093 'sext' 'sext_ln151_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1094 [1/1] (5.59ns)   --->   "%mul_ln151_25 = mul i34 %sext_ln151_51, i34 %sext_ln151_50" [receiver.cpp:151]   --->   Operation 1094 'mul' 'mul_ln151_25' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1095 [1/1] (0.00ns)   --->   "%trunc_ln151_24 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_25, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1095 'partselect' 'trunc_ln151_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1096 [1/1] (0.00ns)   --->   "%sext_ln152_25 = sext i18 %matched_Q_5_load" [receiver.cpp:152]   --->   Operation 1096 'sext' 'sext_ln152_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1097 [1/1] (5.59ns)   --->   "%mul_ln152_25 = mul i34 %sext_ln152_25, i34 %sext_ln151_51" [receiver.cpp:152]   --->   Operation 1097 'mul' 'mul_ln152_25' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1098 [1/1] (0.00ns)   --->   "%trunc_ln152_24 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_25, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1098 'partselect' 'trunc_ln152_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1099 [1/1] (0.00ns)   --->   "%sext_ln151_52 = sext i18 %matched_I_6_load" [receiver.cpp:151]   --->   Operation 1099 'sext' 'sext_ln151_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1100 [1/1] (0.00ns)   --->   "%sext_ln151_53 = sext i16 %preamble_upsampled_load_26" [receiver.cpp:151]   --->   Operation 1100 'sext' 'sext_ln151_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1101 [1/1] (5.59ns)   --->   "%mul_ln151_26 = mul i34 %sext_ln151_53, i34 %sext_ln151_52" [receiver.cpp:151]   --->   Operation 1101 'mul' 'mul_ln151_26' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1102 [1/1] (0.00ns)   --->   "%trunc_ln151_25 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_26, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1102 'partselect' 'trunc_ln151_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1103 [1/1] (0.00ns)   --->   "%sext_ln152_26 = sext i18 %matched_Q_6_load" [receiver.cpp:152]   --->   Operation 1103 'sext' 'sext_ln152_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1104 [1/1] (5.59ns)   --->   "%mul_ln152_26 = mul i34 %sext_ln152_26, i34 %sext_ln151_53" [receiver.cpp:152]   --->   Operation 1104 'mul' 'mul_ln152_26' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1105 [1/1] (0.00ns)   --->   "%trunc_ln152_25 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_26, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1105 'partselect' 'trunc_ln152_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1106 [1/1] (0.00ns)   --->   "%sext_ln151_54 = sext i18 %matched_I_7_load" [receiver.cpp:151]   --->   Operation 1106 'sext' 'sext_ln151_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1107 [1/1] (0.00ns)   --->   "%sext_ln151_55 = sext i16 %preamble_upsampled_load_27" [receiver.cpp:151]   --->   Operation 1107 'sext' 'sext_ln151_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1108 [1/1] (5.59ns)   --->   "%mul_ln151_27 = mul i34 %sext_ln151_55, i34 %sext_ln151_54" [receiver.cpp:151]   --->   Operation 1108 'mul' 'mul_ln151_27' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1109 [1/1] (0.00ns)   --->   "%trunc_ln151_26 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_27, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1109 'partselect' 'trunc_ln151_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1110 [1/1] (0.00ns)   --->   "%sext_ln152_27 = sext i18 %matched_Q_7_load" [receiver.cpp:152]   --->   Operation 1110 'sext' 'sext_ln152_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1111 [1/1] (5.59ns)   --->   "%mul_ln152_27 = mul i34 %sext_ln152_27, i34 %sext_ln151_55" [receiver.cpp:152]   --->   Operation 1111 'mul' 'mul_ln152_27' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1112 [1/1] (0.00ns)   --->   "%trunc_ln152_26 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_27, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1112 'partselect' 'trunc_ln152_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1113 [1/1] (0.00ns)   --->   "%sext_ln151_56 = sext i18 %matched_I_8_load" [receiver.cpp:151]   --->   Operation 1113 'sext' 'sext_ln151_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1114 [1/1] (0.00ns)   --->   "%sext_ln151_57 = sext i16 %preamble_upsampled_load_28" [receiver.cpp:151]   --->   Operation 1114 'sext' 'sext_ln151_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1115 [1/1] (5.59ns)   --->   "%mul_ln151_28 = mul i34 %sext_ln151_57, i34 %sext_ln151_56" [receiver.cpp:151]   --->   Operation 1115 'mul' 'mul_ln151_28' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1116 [1/1] (0.00ns)   --->   "%trunc_ln151_27 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_28, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1116 'partselect' 'trunc_ln151_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1117 [1/1] (0.00ns)   --->   "%sext_ln152_28 = sext i18 %matched_Q_8_load" [receiver.cpp:152]   --->   Operation 1117 'sext' 'sext_ln152_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1118 [1/1] (5.59ns)   --->   "%mul_ln152_28 = mul i34 %sext_ln152_28, i34 %sext_ln151_57" [receiver.cpp:152]   --->   Operation 1118 'mul' 'mul_ln152_28' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1119 [1/1] (0.00ns)   --->   "%trunc_ln152_27 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_28, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1119 'partselect' 'trunc_ln152_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1120 [1/1] (0.00ns)   --->   "%sext_ln151_58 = sext i18 %matched_I_9_load" [receiver.cpp:151]   --->   Operation 1120 'sext' 'sext_ln151_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1121 [1/1] (0.00ns)   --->   "%sext_ln151_59 = sext i16 %preamble_upsampled_load_29" [receiver.cpp:151]   --->   Operation 1121 'sext' 'sext_ln151_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1122 [1/1] (5.59ns)   --->   "%mul_ln151_29 = mul i34 %sext_ln151_59, i34 %sext_ln151_58" [receiver.cpp:151]   --->   Operation 1122 'mul' 'mul_ln151_29' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1123 [1/1] (0.00ns)   --->   "%trunc_ln151_28 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_29, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1123 'partselect' 'trunc_ln151_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1124 [1/1] (0.00ns)   --->   "%sext_ln152_29 = sext i18 %matched_Q_9_load" [receiver.cpp:152]   --->   Operation 1124 'sext' 'sext_ln152_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1125 [1/1] (5.59ns)   --->   "%mul_ln152_29 = mul i34 %sext_ln152_29, i34 %sext_ln151_59" [receiver.cpp:152]   --->   Operation 1125 'mul' 'mul_ln152_29' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1126 [1/1] (0.00ns)   --->   "%trunc_ln152_28 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_29, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1126 'partselect' 'trunc_ln152_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1127 [1/1] (0.00ns)   --->   "%sext_ln151_60 = sext i18 %matched_I_10_load" [receiver.cpp:151]   --->   Operation 1127 'sext' 'sext_ln151_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1128 [1/1] (0.00ns)   --->   "%sext_ln151_61 = sext i16 %preamble_upsampled_load_30" [receiver.cpp:151]   --->   Operation 1128 'sext' 'sext_ln151_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1129 [1/1] (5.59ns)   --->   "%mul_ln151_30 = mul i34 %sext_ln151_61, i34 %sext_ln151_60" [receiver.cpp:151]   --->   Operation 1129 'mul' 'mul_ln151_30' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1130 [1/1] (0.00ns)   --->   "%trunc_ln151_29 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_30, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1130 'partselect' 'trunc_ln151_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1131 [1/1] (0.00ns)   --->   "%sext_ln152_30 = sext i18 %matched_Q_10_load" [receiver.cpp:152]   --->   Operation 1131 'sext' 'sext_ln152_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1132 [1/1] (5.59ns)   --->   "%mul_ln152_30 = mul i34 %sext_ln152_30, i34 %sext_ln151_61" [receiver.cpp:152]   --->   Operation 1132 'mul' 'mul_ln152_30' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1133 [1/1] (0.00ns)   --->   "%trunc_ln152_29 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_30, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1133 'partselect' 'trunc_ln152_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1134 [1/1] (0.00ns)   --->   "%sext_ln151_62 = sext i18 %matched_I_11_load" [receiver.cpp:151]   --->   Operation 1134 'sext' 'sext_ln151_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1135 [1/1] (0.00ns)   --->   "%sext_ln151_63 = sext i16 %preamble_upsampled_load_31" [receiver.cpp:151]   --->   Operation 1135 'sext' 'sext_ln151_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1136 [1/1] (5.59ns)   --->   "%mul_ln151_31 = mul i34 %sext_ln151_63, i34 %sext_ln151_62" [receiver.cpp:151]   --->   Operation 1136 'mul' 'mul_ln151_31' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1137 [1/1] (0.00ns)   --->   "%trunc_ln151_30 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_31, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1137 'partselect' 'trunc_ln151_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1138 [1/1] (0.00ns)   --->   "%sext_ln152_31 = sext i18 %matched_Q_11_load" [receiver.cpp:152]   --->   Operation 1138 'sext' 'sext_ln152_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1139 [1/1] (5.59ns)   --->   "%mul_ln152_31 = mul i34 %sext_ln152_31, i34 %sext_ln151_63" [receiver.cpp:152]   --->   Operation 1139 'mul' 'mul_ln152_31' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1140 [1/1] (0.00ns)   --->   "%trunc_ln152_30 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_31, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1140 'partselect' 'trunc_ln152_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1141 [1/1] (0.00ns)   --->   "%sext_ln151_64 = sext i18 %matched_I_12_load_2" [receiver.cpp:151]   --->   Operation 1141 'sext' 'sext_ln151_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1142 [1/1] (0.00ns)   --->   "%sext_ln151_65 = sext i16 %preamble_upsampled_load_32" [receiver.cpp:151]   --->   Operation 1142 'sext' 'sext_ln151_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1143 [1/1] (5.59ns)   --->   "%mul_ln151_32 = mul i34 %sext_ln151_65, i34 %sext_ln151_64" [receiver.cpp:151]   --->   Operation 1143 'mul' 'mul_ln151_32' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1144 [1/1] (0.00ns)   --->   "%trunc_ln151_31 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_32, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1144 'partselect' 'trunc_ln151_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1145 [1/1] (0.00ns)   --->   "%sext_ln152_32 = sext i18 %matched_Q_12_load_2" [receiver.cpp:152]   --->   Operation 1145 'sext' 'sext_ln152_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1146 [1/1] (5.59ns)   --->   "%mul_ln152_32 = mul i34 %sext_ln152_32, i34 %sext_ln151_65" [receiver.cpp:152]   --->   Operation 1146 'mul' 'mul_ln152_32' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1147 [1/1] (0.00ns)   --->   "%trunc_ln152_31 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_32, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1147 'partselect' 'trunc_ln152_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1148 [1/1] (0.00ns)   --->   "%sext_ln151_66 = sext i18 %matched_I_13_load_1" [receiver.cpp:151]   --->   Operation 1148 'sext' 'sext_ln151_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln151_67 = sext i16 %preamble_upsampled_load_33" [receiver.cpp:151]   --->   Operation 1149 'sext' 'sext_ln151_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1150 [1/1] (5.59ns)   --->   "%mul_ln151_33 = mul i34 %sext_ln151_67, i34 %sext_ln151_66" [receiver.cpp:151]   --->   Operation 1150 'mul' 'mul_ln151_33' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1151 [1/1] (0.00ns)   --->   "%trunc_ln151_32 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_33, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1151 'partselect' 'trunc_ln151_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1152 [1/1] (0.00ns)   --->   "%sext_ln152_33 = sext i18 %matched_Q_13_load_1" [receiver.cpp:152]   --->   Operation 1152 'sext' 'sext_ln152_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1153 [1/1] (5.59ns)   --->   "%mul_ln152_33 = mul i34 %sext_ln152_33, i34 %sext_ln151_67" [receiver.cpp:152]   --->   Operation 1153 'mul' 'mul_ln152_33' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1154 [1/1] (0.00ns)   --->   "%trunc_ln152_32 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_33, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1154 'partselect' 'trunc_ln152_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1155 [1/1] (0.00ns)   --->   "%sext_ln151_68 = sext i18 %matched_I_14_load_1" [receiver.cpp:151]   --->   Operation 1155 'sext' 'sext_ln151_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1156 [1/1] (0.00ns)   --->   "%sext_ln151_69 = sext i16 %preamble_upsampled_load_34" [receiver.cpp:151]   --->   Operation 1156 'sext' 'sext_ln151_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1157 [1/1] (5.59ns)   --->   "%mul_ln151_34 = mul i34 %sext_ln151_69, i34 %sext_ln151_68" [receiver.cpp:151]   --->   Operation 1157 'mul' 'mul_ln151_34' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1158 [1/1] (0.00ns)   --->   "%trunc_ln151_33 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_34, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1158 'partselect' 'trunc_ln151_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1159 [1/1] (0.00ns)   --->   "%sext_ln152_34 = sext i18 %matched_Q_14_load_1" [receiver.cpp:152]   --->   Operation 1159 'sext' 'sext_ln152_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1160 [1/1] (5.59ns)   --->   "%mul_ln152_34 = mul i34 %sext_ln152_34, i34 %sext_ln151_69" [receiver.cpp:152]   --->   Operation 1160 'mul' 'mul_ln152_34' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1161 [1/1] (0.00ns)   --->   "%trunc_ln152_33 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_34, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1161 'partselect' 'trunc_ln152_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1162 [1/1] (0.00ns)   --->   "%sext_ln151_70 = sext i18 %matched_I_15_load_1" [receiver.cpp:151]   --->   Operation 1162 'sext' 'sext_ln151_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1163 [1/1] (0.00ns)   --->   "%sext_ln151_71 = sext i16 %preamble_upsampled_load_35" [receiver.cpp:151]   --->   Operation 1163 'sext' 'sext_ln151_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1164 [1/1] (5.59ns)   --->   "%mul_ln151_35 = mul i34 %sext_ln151_71, i34 %sext_ln151_70" [receiver.cpp:151]   --->   Operation 1164 'mul' 'mul_ln151_35' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1165 [1/1] (0.00ns)   --->   "%trunc_ln151_34 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_35, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1165 'partselect' 'trunc_ln151_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln152_35 = sext i18 %matched_Q_15_load_1" [receiver.cpp:152]   --->   Operation 1166 'sext' 'sext_ln152_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1167 [1/1] (5.59ns)   --->   "%mul_ln152_35 = mul i34 %sext_ln152_35, i34 %sext_ln151_71" [receiver.cpp:152]   --->   Operation 1167 'mul' 'mul_ln152_35' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1168 [1/1] (0.00ns)   --->   "%trunc_ln152_34 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_35, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1168 'partselect' 'trunc_ln152_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln151_72 = sext i18 %matched_I_16_load_1" [receiver.cpp:151]   --->   Operation 1169 'sext' 'sext_ln151_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln151_73 = sext i16 %preamble_upsampled_load_36" [receiver.cpp:151]   --->   Operation 1170 'sext' 'sext_ln151_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1171 [1/1] (5.59ns)   --->   "%mul_ln151_36 = mul i34 %sext_ln151_73, i34 %sext_ln151_72" [receiver.cpp:151]   --->   Operation 1171 'mul' 'mul_ln151_36' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1172 [1/1] (0.00ns)   --->   "%trunc_ln151_35 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_36, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1172 'partselect' 'trunc_ln151_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1173 [1/1] (0.00ns)   --->   "%sext_ln152_36 = sext i18 %matched_Q_16_load_1" [receiver.cpp:152]   --->   Operation 1173 'sext' 'sext_ln152_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1174 [1/1] (5.59ns)   --->   "%mul_ln152_36 = mul i34 %sext_ln152_36, i34 %sext_ln151_73" [receiver.cpp:152]   --->   Operation 1174 'mul' 'mul_ln152_36' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1175 [1/1] (0.00ns)   --->   "%trunc_ln152_35 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_36, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1175 'partselect' 'trunc_ln152_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1176 [1/1] (0.00ns)   --->   "%sext_ln151_74 = sext i18 %matched_I_17_load_1" [receiver.cpp:151]   --->   Operation 1176 'sext' 'sext_ln151_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1177 [1/1] (0.00ns)   --->   "%sext_ln151_75 = sext i16 %preamble_upsampled_load_37" [receiver.cpp:151]   --->   Operation 1177 'sext' 'sext_ln151_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1178 [1/1] (5.59ns)   --->   "%mul_ln151_37 = mul i34 %sext_ln151_75, i34 %sext_ln151_74" [receiver.cpp:151]   --->   Operation 1178 'mul' 'mul_ln151_37' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1179 [1/1] (0.00ns)   --->   "%trunc_ln151_36 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_37, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1179 'partselect' 'trunc_ln151_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1180 [1/1] (0.00ns)   --->   "%sext_ln152_37 = sext i18 %matched_Q_17_load_1" [receiver.cpp:152]   --->   Operation 1180 'sext' 'sext_ln152_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1181 [1/1] (5.59ns)   --->   "%mul_ln152_37 = mul i34 %sext_ln152_37, i34 %sext_ln151_75" [receiver.cpp:152]   --->   Operation 1181 'mul' 'mul_ln152_37' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1182 [1/1] (0.00ns)   --->   "%trunc_ln152_36 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_37, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1182 'partselect' 'trunc_ln152_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln151_76 = sext i18 %matched_I_18_load_1" [receiver.cpp:151]   --->   Operation 1183 'sext' 'sext_ln151_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1184 [1/1] (0.00ns)   --->   "%sext_ln151_77 = sext i16 %preamble_upsampled_load_38" [receiver.cpp:151]   --->   Operation 1184 'sext' 'sext_ln151_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1185 [1/1] (5.59ns)   --->   "%mul_ln151_38 = mul i34 %sext_ln151_77, i34 %sext_ln151_76" [receiver.cpp:151]   --->   Operation 1185 'mul' 'mul_ln151_38' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1186 [1/1] (0.00ns)   --->   "%trunc_ln151_37 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_38, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1186 'partselect' 'trunc_ln151_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1187 [1/1] (0.00ns)   --->   "%sext_ln152_38 = sext i18 %matched_Q_18_load_1" [receiver.cpp:152]   --->   Operation 1187 'sext' 'sext_ln152_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1188 [1/1] (5.59ns)   --->   "%mul_ln152_38 = mul i34 %sext_ln152_38, i34 %sext_ln151_77" [receiver.cpp:152]   --->   Operation 1188 'mul' 'mul_ln152_38' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1189 [1/1] (0.00ns)   --->   "%trunc_ln152_37 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_38, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1189 'partselect' 'trunc_ln152_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1190 [1/1] (0.00ns)   --->   "%sext_ln151_78 = sext i18 %matched_I_19_load_1" [receiver.cpp:151]   --->   Operation 1190 'sext' 'sext_ln151_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1191 [1/1] (0.00ns)   --->   "%sext_ln151_79 = sext i16 %preamble_upsampled_load_39" [receiver.cpp:151]   --->   Operation 1191 'sext' 'sext_ln151_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1192 [1/1] (5.59ns)   --->   "%mul_ln151_39 = mul i34 %sext_ln151_79, i34 %sext_ln151_78" [receiver.cpp:151]   --->   Operation 1192 'mul' 'mul_ln151_39' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1193 [1/1] (0.00ns)   --->   "%trunc_ln151_38 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_39, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1193 'partselect' 'trunc_ln151_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1194 [1/1] (0.00ns)   --->   "%sext_ln152_39 = sext i18 %matched_Q_19_load_1" [receiver.cpp:152]   --->   Operation 1194 'sext' 'sext_ln152_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1195 [1/1] (5.59ns)   --->   "%mul_ln152_39 = mul i34 %sext_ln152_39, i34 %sext_ln151_79" [receiver.cpp:152]   --->   Operation 1195 'mul' 'mul_ln152_39' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1196 [1/1] (0.00ns)   --->   "%trunc_ln152_38 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_39, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1196 'partselect' 'trunc_ln152_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1197 [1/1] (0.00ns)   --->   "%sext_ln151_80 = sext i18 %matched_I_20_load_1" [receiver.cpp:151]   --->   Operation 1197 'sext' 'sext_ln151_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1198 [1/1] (0.00ns)   --->   "%sext_ln151_81 = sext i16 %preamble_upsampled_load_40" [receiver.cpp:151]   --->   Operation 1198 'sext' 'sext_ln151_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1199 [1/1] (5.59ns)   --->   "%mul_ln151_40 = mul i34 %sext_ln151_81, i34 %sext_ln151_80" [receiver.cpp:151]   --->   Operation 1199 'mul' 'mul_ln151_40' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1200 [1/1] (0.00ns)   --->   "%trunc_ln151_39 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_40, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1200 'partselect' 'trunc_ln151_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1201 [1/1] (0.00ns)   --->   "%sext_ln152_40 = sext i18 %matched_Q_20_load_1" [receiver.cpp:152]   --->   Operation 1201 'sext' 'sext_ln152_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1202 [1/1] (5.59ns)   --->   "%mul_ln152_40 = mul i34 %sext_ln152_40, i34 %sext_ln151_81" [receiver.cpp:152]   --->   Operation 1202 'mul' 'mul_ln152_40' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1203 [1/1] (0.00ns)   --->   "%trunc_ln152_39 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_40, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1203 'partselect' 'trunc_ln152_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1204 [1/1] (0.00ns)   --->   "%sext_ln151_82 = sext i18 %matched_I_21_load_1" [receiver.cpp:151]   --->   Operation 1204 'sext' 'sext_ln151_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1205 [1/1] (0.00ns)   --->   "%sext_ln151_83 = sext i16 %preamble_upsampled_load_41" [receiver.cpp:151]   --->   Operation 1205 'sext' 'sext_ln151_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1206 [1/1] (5.59ns)   --->   "%mul_ln151_41 = mul i34 %sext_ln151_83, i34 %sext_ln151_82" [receiver.cpp:151]   --->   Operation 1206 'mul' 'mul_ln151_41' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1207 [1/1] (0.00ns)   --->   "%trunc_ln151_40 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_41, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1207 'partselect' 'trunc_ln151_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1208 [1/1] (0.00ns)   --->   "%sext_ln152_41 = sext i18 %matched_Q_21_load_1" [receiver.cpp:152]   --->   Operation 1208 'sext' 'sext_ln152_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1209 [1/1] (5.59ns)   --->   "%mul_ln152_41 = mul i34 %sext_ln152_41, i34 %sext_ln151_83" [receiver.cpp:152]   --->   Operation 1209 'mul' 'mul_ln152_41' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1210 [1/1] (0.00ns)   --->   "%trunc_ln152_40 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_41, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1210 'partselect' 'trunc_ln152_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1211 [1/1] (0.00ns)   --->   "%sext_ln151_84 = sext i18 %matched_I_22_load_1" [receiver.cpp:151]   --->   Operation 1211 'sext' 'sext_ln151_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1212 [1/1] (0.00ns)   --->   "%sext_ln151_85 = sext i16 %preamble_upsampled_load_42" [receiver.cpp:151]   --->   Operation 1212 'sext' 'sext_ln151_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1213 [1/1] (5.59ns)   --->   "%mul_ln151_42 = mul i34 %sext_ln151_85, i34 %sext_ln151_84" [receiver.cpp:151]   --->   Operation 1213 'mul' 'mul_ln151_42' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1214 [1/1] (0.00ns)   --->   "%trunc_ln151_41 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_42, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1214 'partselect' 'trunc_ln151_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1215 [1/1] (0.00ns)   --->   "%sext_ln152_42 = sext i18 %matched_Q_22_load_1" [receiver.cpp:152]   --->   Operation 1215 'sext' 'sext_ln152_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1216 [1/1] (5.59ns)   --->   "%mul_ln152_42 = mul i34 %sext_ln152_42, i34 %sext_ln151_85" [receiver.cpp:152]   --->   Operation 1216 'mul' 'mul_ln152_42' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1217 [1/1] (0.00ns)   --->   "%trunc_ln152_41 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_42, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1217 'partselect' 'trunc_ln152_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1218 [1/1] (0.00ns)   --->   "%sext_ln151_86 = sext i18 %matched_I_23_load_1" [receiver.cpp:151]   --->   Operation 1218 'sext' 'sext_ln151_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1219 [1/1] (0.00ns)   --->   "%sext_ln151_87 = sext i16 %preamble_upsampled_load_43" [receiver.cpp:151]   --->   Operation 1219 'sext' 'sext_ln151_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1220 [1/1] (5.59ns)   --->   "%mul_ln151_43 = mul i34 %sext_ln151_87, i34 %sext_ln151_86" [receiver.cpp:151]   --->   Operation 1220 'mul' 'mul_ln151_43' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1221 [1/1] (0.00ns)   --->   "%trunc_ln151_42 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_43, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1221 'partselect' 'trunc_ln151_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1222 [1/1] (0.00ns)   --->   "%sext_ln152_43 = sext i18 %matched_Q_23_load_1" [receiver.cpp:152]   --->   Operation 1222 'sext' 'sext_ln152_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1223 [1/1] (5.59ns)   --->   "%mul_ln152_43 = mul i34 %sext_ln152_43, i34 %sext_ln151_87" [receiver.cpp:152]   --->   Operation 1223 'mul' 'mul_ln152_43' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1224 [1/1] (0.00ns)   --->   "%trunc_ln152_42 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_43, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1224 'partselect' 'trunc_ln152_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1225 [1/1] (0.00ns)   --->   "%sext_ln151_88 = sext i18 %matched_I_24_load_1" [receiver.cpp:151]   --->   Operation 1225 'sext' 'sext_ln151_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1226 [1/1] (0.00ns)   --->   "%sext_ln151_89 = sext i16 %preamble_upsampled_load_44" [receiver.cpp:151]   --->   Operation 1226 'sext' 'sext_ln151_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1227 [1/1] (5.59ns)   --->   "%mul_ln151_44 = mul i34 %sext_ln151_89, i34 %sext_ln151_88" [receiver.cpp:151]   --->   Operation 1227 'mul' 'mul_ln151_44' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1228 [1/1] (0.00ns)   --->   "%trunc_ln151_43 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_44, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1228 'partselect' 'trunc_ln151_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1229 [1/1] (0.00ns)   --->   "%sext_ln152_44 = sext i18 %matched_Q_24_load_1" [receiver.cpp:152]   --->   Operation 1229 'sext' 'sext_ln152_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1230 [1/1] (5.59ns)   --->   "%mul_ln152_44 = mul i34 %sext_ln152_44, i34 %sext_ln151_89" [receiver.cpp:152]   --->   Operation 1230 'mul' 'mul_ln152_44' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1231 [1/1] (0.00ns)   --->   "%trunc_ln152_43 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_44, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1231 'partselect' 'trunc_ln152_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1232 [1/1] (0.00ns)   --->   "%sext_ln151_90 = sext i18 %matched_I_25_load_1" [receiver.cpp:151]   --->   Operation 1232 'sext' 'sext_ln151_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1233 [1/1] (0.00ns)   --->   "%sext_ln151_91 = sext i16 %preamble_upsampled_load_45" [receiver.cpp:151]   --->   Operation 1233 'sext' 'sext_ln151_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1234 [1/1] (5.59ns)   --->   "%mul_ln151_45 = mul i34 %sext_ln151_91, i34 %sext_ln151_90" [receiver.cpp:151]   --->   Operation 1234 'mul' 'mul_ln151_45' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1235 [1/1] (0.00ns)   --->   "%trunc_ln151_44 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_45, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1235 'partselect' 'trunc_ln151_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1236 [1/1] (0.00ns)   --->   "%sext_ln152_45 = sext i18 %matched_Q_25_load_1" [receiver.cpp:152]   --->   Operation 1236 'sext' 'sext_ln152_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1237 [1/1] (5.59ns)   --->   "%mul_ln152_45 = mul i34 %sext_ln152_45, i34 %sext_ln151_91" [receiver.cpp:152]   --->   Operation 1237 'mul' 'mul_ln152_45' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1238 [1/1] (0.00ns)   --->   "%trunc_ln152_44 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_45, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1238 'partselect' 'trunc_ln152_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1239 [1/1] (0.00ns)   --->   "%sext_ln151_92 = sext i18 %matched_I_26_load_1" [receiver.cpp:151]   --->   Operation 1239 'sext' 'sext_ln151_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1240 [1/1] (0.00ns)   --->   "%sext_ln151_93 = sext i16 %preamble_upsampled_load_46" [receiver.cpp:151]   --->   Operation 1240 'sext' 'sext_ln151_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1241 [1/1] (5.59ns)   --->   "%mul_ln151_46 = mul i34 %sext_ln151_93, i34 %sext_ln151_92" [receiver.cpp:151]   --->   Operation 1241 'mul' 'mul_ln151_46' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1242 [1/1] (0.00ns)   --->   "%trunc_ln151_45 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_46, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1242 'partselect' 'trunc_ln151_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln152_46 = sext i18 %matched_Q_26_load_1" [receiver.cpp:152]   --->   Operation 1243 'sext' 'sext_ln152_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1244 [1/1] (5.59ns)   --->   "%mul_ln152_46 = mul i34 %sext_ln152_46, i34 %sext_ln151_93" [receiver.cpp:152]   --->   Operation 1244 'mul' 'mul_ln152_46' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1245 [1/1] (0.00ns)   --->   "%trunc_ln152_45 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_46, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1245 'partselect' 'trunc_ln152_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1246 [1/1] (0.00ns)   --->   "%sext_ln151_94 = sext i18 %matched_I_27_load_1" [receiver.cpp:151]   --->   Operation 1246 'sext' 'sext_ln151_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1247 [1/1] (0.00ns)   --->   "%sext_ln151_95 = sext i16 %preamble_upsampled_load_47" [receiver.cpp:151]   --->   Operation 1247 'sext' 'sext_ln151_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1248 [1/1] (5.59ns)   --->   "%mul_ln151_47 = mul i34 %sext_ln151_95, i34 %sext_ln151_94" [receiver.cpp:151]   --->   Operation 1248 'mul' 'mul_ln151_47' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1249 [1/1] (0.00ns)   --->   "%trunc_ln151_46 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_47, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1249 'partselect' 'trunc_ln151_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1250 [1/1] (0.00ns)   --->   "%sext_ln152_47 = sext i18 %matched_Q_27_load_1" [receiver.cpp:152]   --->   Operation 1250 'sext' 'sext_ln152_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1251 [1/1] (5.59ns)   --->   "%mul_ln152_47 = mul i34 %sext_ln152_47, i34 %sext_ln151_95" [receiver.cpp:152]   --->   Operation 1251 'mul' 'mul_ln152_47' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1252 [1/1] (0.00ns)   --->   "%trunc_ln152_46 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_47, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1252 'partselect' 'trunc_ln152_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1253 [1/1] (0.00ns)   --->   "%sext_ln151_96 = sext i18 %matched_I_28_load_1" [receiver.cpp:151]   --->   Operation 1253 'sext' 'sext_ln151_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1254 [1/1] (0.00ns)   --->   "%sext_ln151_97 = sext i16 %preamble_upsampled_load_48" [receiver.cpp:151]   --->   Operation 1254 'sext' 'sext_ln151_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1255 [1/1] (5.59ns)   --->   "%mul_ln151_48 = mul i34 %sext_ln151_97, i34 %sext_ln151_96" [receiver.cpp:151]   --->   Operation 1255 'mul' 'mul_ln151_48' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1256 [1/1] (0.00ns)   --->   "%trunc_ln151_47 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_48, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1256 'partselect' 'trunc_ln151_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1257 [1/1] (0.00ns)   --->   "%sext_ln152_48 = sext i18 %matched_Q_28_load_1" [receiver.cpp:152]   --->   Operation 1257 'sext' 'sext_ln152_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1258 [1/1] (5.59ns)   --->   "%mul_ln152_48 = mul i34 %sext_ln152_48, i34 %sext_ln151_97" [receiver.cpp:152]   --->   Operation 1258 'mul' 'mul_ln152_48' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1259 [1/1] (0.00ns)   --->   "%trunc_ln152_47 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_48, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1259 'partselect' 'trunc_ln152_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1260 [1/1] (0.00ns)   --->   "%sext_ln151_98 = sext i18 %matched_I_29_load_1" [receiver.cpp:151]   --->   Operation 1260 'sext' 'sext_ln151_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1261 [1/1] (0.00ns)   --->   "%sext_ln151_99 = sext i16 %preamble_upsampled_load_49" [receiver.cpp:151]   --->   Operation 1261 'sext' 'sext_ln151_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1262 [1/1] (5.59ns)   --->   "%mul_ln151_49 = mul i34 %sext_ln151_99, i34 %sext_ln151_98" [receiver.cpp:151]   --->   Operation 1262 'mul' 'mul_ln151_49' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1263 [1/1] (0.00ns)   --->   "%trunc_ln151_48 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_49, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1263 'partselect' 'trunc_ln151_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1264 [1/1] (0.00ns)   --->   "%sext_ln152_49 = sext i18 %matched_Q_29_load_1" [receiver.cpp:152]   --->   Operation 1264 'sext' 'sext_ln152_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1265 [1/1] (5.59ns)   --->   "%mul_ln152_49 = mul i34 %sext_ln152_49, i34 %sext_ln151_99" [receiver.cpp:152]   --->   Operation 1265 'mul' 'mul_ln152_49' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1266 [1/1] (0.00ns)   --->   "%trunc_ln152_48 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_49, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1266 'partselect' 'trunc_ln152_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1267 [1/1] (0.00ns)   --->   "%sext_ln151_100 = sext i18 %matched_I_30_load_1" [receiver.cpp:151]   --->   Operation 1267 'sext' 'sext_ln151_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1268 [1/1] (0.00ns)   --->   "%sext_ln151_101 = sext i16 %preamble_upsampled_load_50" [receiver.cpp:151]   --->   Operation 1268 'sext' 'sext_ln151_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1269 [1/1] (5.59ns)   --->   "%mul_ln151_50 = mul i34 %sext_ln151_101, i34 %sext_ln151_100" [receiver.cpp:151]   --->   Operation 1269 'mul' 'mul_ln151_50' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1270 [1/1] (0.00ns)   --->   "%trunc_ln151_49 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_50, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1270 'partselect' 'trunc_ln151_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1271 [1/1] (0.00ns)   --->   "%sext_ln152_50 = sext i18 %matched_Q_30_load_1" [receiver.cpp:152]   --->   Operation 1271 'sext' 'sext_ln152_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1272 [1/1] (5.59ns)   --->   "%mul_ln152_50 = mul i34 %sext_ln152_50, i34 %sext_ln151_101" [receiver.cpp:152]   --->   Operation 1272 'mul' 'mul_ln152_50' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1273 [1/1] (0.00ns)   --->   "%trunc_ln152_49 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_50, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1273 'partselect' 'trunc_ln152_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln151_102 = sext i18 %matched_I_31_load_1" [receiver.cpp:151]   --->   Operation 1274 'sext' 'sext_ln151_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1275 [1/1] (0.00ns)   --->   "%sext_ln151_103 = sext i16 %preamble_upsampled_load_51" [receiver.cpp:151]   --->   Operation 1275 'sext' 'sext_ln151_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1276 [1/1] (5.59ns)   --->   "%mul_ln151_51 = mul i34 %sext_ln151_103, i34 %sext_ln151_102" [receiver.cpp:151]   --->   Operation 1276 'mul' 'mul_ln151_51' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1277 [1/1] (0.00ns)   --->   "%trunc_ln151_50 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_51, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1277 'partselect' 'trunc_ln151_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1278 [1/1] (0.00ns)   --->   "%sext_ln152_51 = sext i18 %matched_Q_31_load_1" [receiver.cpp:152]   --->   Operation 1278 'sext' 'sext_ln152_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1279 [1/1] (5.59ns)   --->   "%mul_ln152_51 = mul i34 %sext_ln152_51, i34 %sext_ln151_103" [receiver.cpp:152]   --->   Operation 1279 'mul' 'mul_ln152_51' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1280 [1/1] (0.00ns)   --->   "%trunc_ln152_50 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_51, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1280 'partselect' 'trunc_ln152_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1281 [1/1] (0.00ns)   --->   "%sext_ln151_104 = sext i18 %matched_I_0_load_1" [receiver.cpp:151]   --->   Operation 1281 'sext' 'sext_ln151_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1282 [1/1] (0.00ns)   --->   "%sext_ln151_105 = sext i16 %preamble_upsampled_load_52" [receiver.cpp:151]   --->   Operation 1282 'sext' 'sext_ln151_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1283 [1/1] (5.59ns)   --->   "%mul_ln151_52 = mul i34 %sext_ln151_105, i34 %sext_ln151_104" [receiver.cpp:151]   --->   Operation 1283 'mul' 'mul_ln151_52' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1284 [1/1] (0.00ns)   --->   "%trunc_ln151_51 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_52, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1284 'partselect' 'trunc_ln151_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1285 [1/1] (0.00ns)   --->   "%sext_ln152_52 = sext i18 %matched_Q_0_load_1" [receiver.cpp:152]   --->   Operation 1285 'sext' 'sext_ln152_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1286 [1/1] (5.59ns)   --->   "%mul_ln152_52 = mul i34 %sext_ln152_52, i34 %sext_ln151_105" [receiver.cpp:152]   --->   Operation 1286 'mul' 'mul_ln152_52' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1287 [1/1] (0.00ns)   --->   "%trunc_ln152_51 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_52, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1287 'partselect' 'trunc_ln152_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1288 [1/1] (0.00ns)   --->   "%sext_ln151_106 = sext i18 %matched_I_1_load_1" [receiver.cpp:151]   --->   Operation 1288 'sext' 'sext_ln151_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1289 [1/1] (0.00ns)   --->   "%sext_ln151_107 = sext i16 %preamble_upsampled_load_53" [receiver.cpp:151]   --->   Operation 1289 'sext' 'sext_ln151_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1290 [1/1] (5.59ns)   --->   "%mul_ln151_53 = mul i34 %sext_ln151_107, i34 %sext_ln151_106" [receiver.cpp:151]   --->   Operation 1290 'mul' 'mul_ln151_53' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1291 [1/1] (0.00ns)   --->   "%trunc_ln151_52 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_53, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1291 'partselect' 'trunc_ln151_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1292 [1/1] (0.00ns)   --->   "%sext_ln152_53 = sext i18 %matched_Q_1_load_1" [receiver.cpp:152]   --->   Operation 1292 'sext' 'sext_ln152_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1293 [1/1] (5.59ns)   --->   "%mul_ln152_53 = mul i34 %sext_ln152_53, i34 %sext_ln151_107" [receiver.cpp:152]   --->   Operation 1293 'mul' 'mul_ln152_53' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1294 [1/1] (0.00ns)   --->   "%trunc_ln152_52 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_53, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1294 'partselect' 'trunc_ln152_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1295 [1/1] (0.00ns)   --->   "%sext_ln151_108 = sext i18 %matched_I_2_load_1" [receiver.cpp:151]   --->   Operation 1295 'sext' 'sext_ln151_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1296 [1/1] (0.00ns)   --->   "%sext_ln151_109 = sext i16 %preamble_upsampled_load_54" [receiver.cpp:151]   --->   Operation 1296 'sext' 'sext_ln151_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1297 [1/1] (5.59ns)   --->   "%mul_ln151_54 = mul i34 %sext_ln151_109, i34 %sext_ln151_108" [receiver.cpp:151]   --->   Operation 1297 'mul' 'mul_ln151_54' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1298 [1/1] (0.00ns)   --->   "%trunc_ln151_53 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_54, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1298 'partselect' 'trunc_ln151_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1299 [1/1] (0.00ns)   --->   "%sext_ln152_54 = sext i18 %matched_Q_2_load_1" [receiver.cpp:152]   --->   Operation 1299 'sext' 'sext_ln152_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1300 [1/1] (5.59ns)   --->   "%mul_ln152_54 = mul i34 %sext_ln152_54, i34 %sext_ln151_109" [receiver.cpp:152]   --->   Operation 1300 'mul' 'mul_ln152_54' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1301 [1/1] (0.00ns)   --->   "%trunc_ln152_53 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_54, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1301 'partselect' 'trunc_ln152_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1302 [1/1] (0.00ns)   --->   "%sext_ln151_110 = sext i18 %matched_I_3_load_1" [receiver.cpp:151]   --->   Operation 1302 'sext' 'sext_ln151_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1303 [1/1] (0.00ns)   --->   "%sext_ln151_111 = sext i16 %preamble_upsampled_load_55" [receiver.cpp:151]   --->   Operation 1303 'sext' 'sext_ln151_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1304 [1/1] (5.59ns)   --->   "%mul_ln151_55 = mul i34 %sext_ln151_111, i34 %sext_ln151_110" [receiver.cpp:151]   --->   Operation 1304 'mul' 'mul_ln151_55' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1305 [1/1] (0.00ns)   --->   "%trunc_ln151_54 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_55, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1305 'partselect' 'trunc_ln151_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1306 [1/1] (0.00ns)   --->   "%sext_ln152_55 = sext i18 %matched_Q_3_load_1" [receiver.cpp:152]   --->   Operation 1306 'sext' 'sext_ln152_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1307 [1/1] (5.59ns)   --->   "%mul_ln152_55 = mul i34 %sext_ln152_55, i34 %sext_ln151_111" [receiver.cpp:152]   --->   Operation 1307 'mul' 'mul_ln152_55' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1308 [1/1] (0.00ns)   --->   "%trunc_ln152_54 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_55, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1308 'partselect' 'trunc_ln152_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1309 [1/1] (0.00ns)   --->   "%sext_ln151_112 = sext i18 %matched_I_4_load_1" [receiver.cpp:151]   --->   Operation 1309 'sext' 'sext_ln151_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1310 [1/1] (0.00ns)   --->   "%sext_ln151_113 = sext i16 %preamble_upsampled_load_56" [receiver.cpp:151]   --->   Operation 1310 'sext' 'sext_ln151_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1311 [1/1] (5.59ns)   --->   "%mul_ln151_56 = mul i34 %sext_ln151_113, i34 %sext_ln151_112" [receiver.cpp:151]   --->   Operation 1311 'mul' 'mul_ln151_56' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1312 [1/1] (0.00ns)   --->   "%trunc_ln151_55 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_56, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1312 'partselect' 'trunc_ln151_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1313 [1/1] (0.00ns)   --->   "%sext_ln152_56 = sext i18 %matched_Q_4_load_1" [receiver.cpp:152]   --->   Operation 1313 'sext' 'sext_ln152_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1314 [1/1] (5.59ns)   --->   "%mul_ln152_56 = mul i34 %sext_ln152_56, i34 %sext_ln151_113" [receiver.cpp:152]   --->   Operation 1314 'mul' 'mul_ln152_56' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1315 [1/1] (0.00ns)   --->   "%trunc_ln152_55 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_56, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1315 'partselect' 'trunc_ln152_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1316 [1/1] (0.00ns)   --->   "%sext_ln151_114 = sext i18 %matched_I_5_load_1" [receiver.cpp:151]   --->   Operation 1316 'sext' 'sext_ln151_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1317 [1/1] (0.00ns)   --->   "%sext_ln151_115 = sext i16 %preamble_upsampled_load_57" [receiver.cpp:151]   --->   Operation 1317 'sext' 'sext_ln151_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1318 [1/1] (5.59ns)   --->   "%mul_ln151_57 = mul i34 %sext_ln151_115, i34 %sext_ln151_114" [receiver.cpp:151]   --->   Operation 1318 'mul' 'mul_ln151_57' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1319 [1/1] (0.00ns)   --->   "%trunc_ln151_56 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_57, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1319 'partselect' 'trunc_ln151_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln152_57 = sext i18 %matched_Q_5_load_1" [receiver.cpp:152]   --->   Operation 1320 'sext' 'sext_ln152_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1321 [1/1] (5.59ns)   --->   "%mul_ln152_57 = mul i34 %sext_ln152_57, i34 %sext_ln151_115" [receiver.cpp:152]   --->   Operation 1321 'mul' 'mul_ln152_57' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1322 [1/1] (0.00ns)   --->   "%trunc_ln152_56 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_57, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1322 'partselect' 'trunc_ln152_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1323 [1/1] (0.00ns)   --->   "%sext_ln151_116 = sext i18 %matched_I_6_load_1" [receiver.cpp:151]   --->   Operation 1323 'sext' 'sext_ln151_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1324 [1/1] (0.00ns)   --->   "%sext_ln151_117 = sext i16 %preamble_upsampled_load_58" [receiver.cpp:151]   --->   Operation 1324 'sext' 'sext_ln151_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1325 [1/1] (5.59ns)   --->   "%mul_ln151_58 = mul i34 %sext_ln151_117, i34 %sext_ln151_116" [receiver.cpp:151]   --->   Operation 1325 'mul' 'mul_ln151_58' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1326 [1/1] (0.00ns)   --->   "%trunc_ln151_57 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_58, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1326 'partselect' 'trunc_ln151_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1327 [1/1] (0.00ns)   --->   "%sext_ln152_58 = sext i18 %matched_Q_6_load_1" [receiver.cpp:152]   --->   Operation 1327 'sext' 'sext_ln152_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1328 [1/1] (5.59ns)   --->   "%mul_ln152_58 = mul i34 %sext_ln152_58, i34 %sext_ln151_117" [receiver.cpp:152]   --->   Operation 1328 'mul' 'mul_ln152_58' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1329 [1/1] (0.00ns)   --->   "%trunc_ln152_57 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_58, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1329 'partselect' 'trunc_ln152_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1330 [1/1] (0.00ns)   --->   "%sext_ln151_118 = sext i18 %matched_I_7_load_1" [receiver.cpp:151]   --->   Operation 1330 'sext' 'sext_ln151_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1331 [1/1] (0.00ns)   --->   "%sext_ln151_119 = sext i16 %preamble_upsampled_load_59" [receiver.cpp:151]   --->   Operation 1331 'sext' 'sext_ln151_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1332 [1/1] (5.59ns)   --->   "%mul_ln151_59 = mul i34 %sext_ln151_119, i34 %sext_ln151_118" [receiver.cpp:151]   --->   Operation 1332 'mul' 'mul_ln151_59' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1333 [1/1] (0.00ns)   --->   "%trunc_ln151_58 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_59, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1333 'partselect' 'trunc_ln151_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1334 [1/1] (0.00ns)   --->   "%sext_ln152_59 = sext i18 %matched_Q_7_load_1" [receiver.cpp:152]   --->   Operation 1334 'sext' 'sext_ln152_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1335 [1/1] (5.59ns)   --->   "%mul_ln152_59 = mul i34 %sext_ln152_59, i34 %sext_ln151_119" [receiver.cpp:152]   --->   Operation 1335 'mul' 'mul_ln152_59' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1336 [1/1] (0.00ns)   --->   "%trunc_ln152_58 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_59, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1336 'partselect' 'trunc_ln152_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1337 [1/1] (0.00ns)   --->   "%sext_ln151_120 = sext i18 %matched_I_8_load_1" [receiver.cpp:151]   --->   Operation 1337 'sext' 'sext_ln151_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1338 [1/1] (0.00ns)   --->   "%sext_ln151_121 = sext i16 %preamble_upsampled_load_60" [receiver.cpp:151]   --->   Operation 1338 'sext' 'sext_ln151_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1339 [1/1] (5.59ns)   --->   "%mul_ln151_60 = mul i34 %sext_ln151_121, i34 %sext_ln151_120" [receiver.cpp:151]   --->   Operation 1339 'mul' 'mul_ln151_60' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1340 [1/1] (0.00ns)   --->   "%trunc_ln151_59 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_60, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1340 'partselect' 'trunc_ln151_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1341 [1/1] (0.00ns)   --->   "%sext_ln152_60 = sext i18 %matched_Q_8_load_1" [receiver.cpp:152]   --->   Operation 1341 'sext' 'sext_ln152_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1342 [1/1] (5.59ns)   --->   "%mul_ln152_60 = mul i34 %sext_ln152_60, i34 %sext_ln151_121" [receiver.cpp:152]   --->   Operation 1342 'mul' 'mul_ln152_60' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1343 [1/1] (0.00ns)   --->   "%trunc_ln152_59 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_60, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1343 'partselect' 'trunc_ln152_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1344 [1/1] (0.00ns)   --->   "%sext_ln151_122 = sext i18 %matched_I_9_load_1" [receiver.cpp:151]   --->   Operation 1344 'sext' 'sext_ln151_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1345 [1/1] (0.00ns)   --->   "%sext_ln151_123 = sext i16 %preamble_upsampled_load_61" [receiver.cpp:151]   --->   Operation 1345 'sext' 'sext_ln151_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1346 [1/1] (5.59ns)   --->   "%mul_ln151_61 = mul i34 %sext_ln151_123, i34 %sext_ln151_122" [receiver.cpp:151]   --->   Operation 1346 'mul' 'mul_ln151_61' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1347 [1/1] (0.00ns)   --->   "%trunc_ln151_60 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_61, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1347 'partselect' 'trunc_ln151_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1348 [1/1] (0.00ns)   --->   "%sext_ln152_61 = sext i18 %matched_Q_9_load_1" [receiver.cpp:152]   --->   Operation 1348 'sext' 'sext_ln152_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1349 [1/1] (5.59ns)   --->   "%mul_ln152_61 = mul i34 %sext_ln152_61, i34 %sext_ln151_123" [receiver.cpp:152]   --->   Operation 1349 'mul' 'mul_ln152_61' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1350 [1/1] (0.00ns)   --->   "%trunc_ln152_60 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_61, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1350 'partselect' 'trunc_ln152_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1351 [1/1] (0.00ns)   --->   "%sext_ln151_124 = sext i18 %matched_I_10_load_1" [receiver.cpp:151]   --->   Operation 1351 'sext' 'sext_ln151_124' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1352 [1/1] (0.00ns)   --->   "%sext_ln151_125 = sext i16 %preamble_upsampled_load_62" [receiver.cpp:151]   --->   Operation 1352 'sext' 'sext_ln151_125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1353 [1/1] (5.59ns)   --->   "%mul_ln151_62 = mul i34 %sext_ln151_125, i34 %sext_ln151_124" [receiver.cpp:151]   --->   Operation 1353 'mul' 'mul_ln151_62' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1354 [1/1] (0.00ns)   --->   "%trunc_ln151_61 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_62, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1354 'partselect' 'trunc_ln151_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1355 [1/1] (0.00ns)   --->   "%sext_ln152_62 = sext i18 %matched_Q_10_load_1" [receiver.cpp:152]   --->   Operation 1355 'sext' 'sext_ln152_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1356 [1/1] (5.59ns)   --->   "%mul_ln152_62 = mul i34 %sext_ln152_62, i34 %sext_ln151_125" [receiver.cpp:152]   --->   Operation 1356 'mul' 'mul_ln152_62' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1357 [1/1] (0.00ns)   --->   "%trunc_ln152_61 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_62, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1357 'partselect' 'trunc_ln152_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1358 [1/1] (0.00ns)   --->   "%sext_ln151_126 = sext i18 %matched_I_11_load_1" [receiver.cpp:151]   --->   Operation 1358 'sext' 'sext_ln151_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1359 [1/1] (0.00ns)   --->   "%sext_ln151_127 = sext i16 %preamble_upsampled_load_63" [receiver.cpp:151]   --->   Operation 1359 'sext' 'sext_ln151_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1360 [1/1] (5.59ns)   --->   "%mul_ln151_63 = mul i34 %sext_ln151_127, i34 %sext_ln151_126" [receiver.cpp:151]   --->   Operation 1360 'mul' 'mul_ln151_63' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1361 [1/1] (0.00ns)   --->   "%trunc_ln151_62 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln151_63, i32 16, i32 33" [receiver.cpp:151]   --->   Operation 1361 'partselect' 'trunc_ln151_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1362 [1/1] (0.00ns)   --->   "%sext_ln152_63 = sext i18 %matched_Q_11_load_1" [receiver.cpp:152]   --->   Operation 1362 'sext' 'sext_ln152_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1363 [1/1] (5.59ns)   --->   "%mul_ln152_63 = mul i34 %sext_ln152_63, i34 %sext_ln151_127" [receiver.cpp:152]   --->   Operation 1363 'mul' 'mul_ln152_63' <Predicate = true> <Delay = 5.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1364 [1/1] (0.00ns)   --->   "%trunc_ln152_62 = partselect i18 @_ssdm_op_PartSelect.i18.i34.i32.i32, i34 %mul_ln152_63, i32 16, i32 33" [receiver.cpp:152]   --->   Operation 1364 'partselect' 'trunc_ln152_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1688 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1688 'ret' 'ret_ln0' <Predicate = (!icmp_ln149)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 1365 [1/1] (0.00ns)   --->   "%speclooptripcount_ln149 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 35, i64 35, i64 35" [receiver.cpp:149]   --->   Operation 1365 'speclooptripcount' 'speclooptripcount_ln149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1366 [1/1] (0.00ns)   --->   "%specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [receiver.cpp:149]   --->   Operation 1366 'specloopname' 'specloopname_ln149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln151_1 = zext i6 %lshr_ln4" [receiver.cpp:151]   --->   Operation 1367 'zext' 'zext_ln151_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1368 [1/1] (0.00ns)   --->   "%arr_I_addr = getelementptr i18 %arr_I, i64 0, i64 %zext_ln151_1" [receiver.cpp:151]   --->   Operation 1368 'getelementptr' 'arr_I_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1369 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln6, i6 %arr_I_addr" [receiver.cpp:151]   --->   Operation 1369 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1370 [1/1] (0.00ns)   --->   "%arr_Q_addr = getelementptr i18 %arr_Q, i64 0, i64 %zext_ln151_1" [receiver.cpp:152]   --->   Operation 1370 'getelementptr' 'arr_Q_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1371 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln7, i6 %arr_Q_addr" [receiver.cpp:152]   --->   Operation 1371 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1372 [1/1] (0.00ns)   --->   "%zext_ln151_3 = zext i6 %lshr_ln151_2" [receiver.cpp:151]   --->   Operation 1372 'zext' 'zext_ln151_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1373 [1/1] (0.00ns)   --->   "%arr_I_1_addr = getelementptr i18 %arr_I_1, i64 0, i64 %zext_ln151_3" [receiver.cpp:151]   --->   Operation 1373 'getelementptr' 'arr_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1374 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_1, i6 %arr_I_1_addr" [receiver.cpp:151]   --->   Operation 1374 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1375 [1/1] (0.00ns)   --->   "%arr_Q_1_addr = getelementptr i18 %arr_Q_1, i64 0, i64 %zext_ln151_3" [receiver.cpp:152]   --->   Operation 1375 'getelementptr' 'arr_Q_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1376 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_1, i6 %arr_Q_1_addr" [receiver.cpp:152]   --->   Operation 1376 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1377 [1/1] (0.00ns)   --->   "%zext_ln151_5 = zext i6 %lshr_ln151_4" [receiver.cpp:151]   --->   Operation 1377 'zext' 'zext_ln151_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1378 [1/1] (0.00ns)   --->   "%arr_I_2_addr = getelementptr i18 %arr_I_2, i64 0, i64 %zext_ln151_5" [receiver.cpp:151]   --->   Operation 1378 'getelementptr' 'arr_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1379 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_2, i6 %arr_I_2_addr" [receiver.cpp:151]   --->   Operation 1379 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1380 [1/1] (0.00ns)   --->   "%arr_Q_2_addr = getelementptr i18 %arr_Q_2, i64 0, i64 %zext_ln151_5" [receiver.cpp:152]   --->   Operation 1380 'getelementptr' 'arr_Q_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1381 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_2, i6 %arr_Q_2_addr" [receiver.cpp:152]   --->   Operation 1381 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1382 [1/1] (0.00ns)   --->   "%zext_ln151_7 = zext i6 %lshr_ln151_6" [receiver.cpp:151]   --->   Operation 1382 'zext' 'zext_ln151_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1383 [1/1] (0.00ns)   --->   "%arr_I_3_addr = getelementptr i18 %arr_I_3, i64 0, i64 %zext_ln151_7" [receiver.cpp:151]   --->   Operation 1383 'getelementptr' 'arr_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1384 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_3, i6 %arr_I_3_addr" [receiver.cpp:151]   --->   Operation 1384 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1385 [1/1] (0.00ns)   --->   "%arr_Q_3_addr = getelementptr i18 %arr_Q_3, i64 0, i64 %zext_ln151_7" [receiver.cpp:152]   --->   Operation 1385 'getelementptr' 'arr_Q_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1386 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_3, i6 %arr_Q_3_addr" [receiver.cpp:152]   --->   Operation 1386 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1387 [1/1] (0.00ns)   --->   "%zext_ln151_9 = zext i6 %lshr_ln151_8" [receiver.cpp:151]   --->   Operation 1387 'zext' 'zext_ln151_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1388 [1/1] (0.00ns)   --->   "%arr_I_4_addr = getelementptr i18 %arr_I_4, i64 0, i64 %zext_ln151_9" [receiver.cpp:151]   --->   Operation 1388 'getelementptr' 'arr_I_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1389 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_4, i6 %arr_I_4_addr" [receiver.cpp:151]   --->   Operation 1389 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1390 [1/1] (0.00ns)   --->   "%arr_Q_4_addr = getelementptr i18 %arr_Q_4, i64 0, i64 %zext_ln151_9" [receiver.cpp:152]   --->   Operation 1390 'getelementptr' 'arr_Q_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1391 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_4, i6 %arr_Q_4_addr" [receiver.cpp:152]   --->   Operation 1391 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1392 [1/1] (0.00ns)   --->   "%zext_ln151_11 = zext i6 %lshr_ln151_s" [receiver.cpp:151]   --->   Operation 1392 'zext' 'zext_ln151_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1393 [1/1] (0.00ns)   --->   "%arr_I_5_addr = getelementptr i18 %arr_I_5, i64 0, i64 %zext_ln151_11" [receiver.cpp:151]   --->   Operation 1393 'getelementptr' 'arr_I_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1394 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_5, i6 %arr_I_5_addr" [receiver.cpp:151]   --->   Operation 1394 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1395 [1/1] (0.00ns)   --->   "%arr_Q_5_addr = getelementptr i18 %arr_Q_5, i64 0, i64 %zext_ln151_11" [receiver.cpp:152]   --->   Operation 1395 'getelementptr' 'arr_Q_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1396 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_5, i6 %arr_Q_5_addr" [receiver.cpp:152]   --->   Operation 1396 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1397 [1/1] (0.00ns)   --->   "%zext_ln151_13 = zext i6 %lshr_ln151_1" [receiver.cpp:151]   --->   Operation 1397 'zext' 'zext_ln151_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1398 [1/1] (0.00ns)   --->   "%arr_I_6_addr = getelementptr i18 %arr_I_6, i64 0, i64 %zext_ln151_13" [receiver.cpp:151]   --->   Operation 1398 'getelementptr' 'arr_I_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1399 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_6, i6 %arr_I_6_addr" [receiver.cpp:151]   --->   Operation 1399 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1400 [1/1] (0.00ns)   --->   "%arr_Q_6_addr = getelementptr i18 %arr_Q_6, i64 0, i64 %zext_ln151_13" [receiver.cpp:152]   --->   Operation 1400 'getelementptr' 'arr_Q_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1401 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_6, i6 %arr_Q_6_addr" [receiver.cpp:152]   --->   Operation 1401 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1402 [1/1] (0.00ns)   --->   "%zext_ln151_15 = zext i6 %lshr_ln151_3" [receiver.cpp:151]   --->   Operation 1402 'zext' 'zext_ln151_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1403 [1/1] (0.00ns)   --->   "%arr_I_7_addr = getelementptr i18 %arr_I_7, i64 0, i64 %zext_ln151_15" [receiver.cpp:151]   --->   Operation 1403 'getelementptr' 'arr_I_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1404 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_7, i6 %arr_I_7_addr" [receiver.cpp:151]   --->   Operation 1404 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1405 [1/1] (0.00ns)   --->   "%arr_Q_7_addr = getelementptr i18 %arr_Q_7, i64 0, i64 %zext_ln151_15" [receiver.cpp:152]   --->   Operation 1405 'getelementptr' 'arr_Q_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1406 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_7, i6 %arr_Q_7_addr" [receiver.cpp:152]   --->   Operation 1406 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1407 [1/1] (0.00ns)   --->   "%zext_ln151_17 = zext i6 %lshr_ln151_5" [receiver.cpp:151]   --->   Operation 1407 'zext' 'zext_ln151_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1408 [1/1] (0.00ns)   --->   "%arr_I_8_addr = getelementptr i18 %arr_I_8, i64 0, i64 %zext_ln151_17" [receiver.cpp:151]   --->   Operation 1408 'getelementptr' 'arr_I_8_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1409 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_8, i6 %arr_I_8_addr" [receiver.cpp:151]   --->   Operation 1409 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1410 [1/1] (0.00ns)   --->   "%arr_Q_8_addr = getelementptr i18 %arr_Q_8, i64 0, i64 %zext_ln151_17" [receiver.cpp:152]   --->   Operation 1410 'getelementptr' 'arr_Q_8_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1411 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_8, i6 %arr_Q_8_addr" [receiver.cpp:152]   --->   Operation 1411 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1412 [1/1] (0.00ns)   --->   "%zext_ln151_19 = zext i6 %lshr_ln151_7" [receiver.cpp:151]   --->   Operation 1412 'zext' 'zext_ln151_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1413 [1/1] (0.00ns)   --->   "%arr_I_9_addr = getelementptr i18 %arr_I_9, i64 0, i64 %zext_ln151_19" [receiver.cpp:151]   --->   Operation 1413 'getelementptr' 'arr_I_9_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1414 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_9, i6 %arr_I_9_addr" [receiver.cpp:151]   --->   Operation 1414 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1415 [1/1] (0.00ns)   --->   "%arr_Q_9_addr = getelementptr i18 %arr_Q_9, i64 0, i64 %zext_ln151_19" [receiver.cpp:152]   --->   Operation 1415 'getelementptr' 'arr_Q_9_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1416 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_9, i6 %arr_Q_9_addr" [receiver.cpp:152]   --->   Operation 1416 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1417 [1/1] (0.00ns)   --->   "%zext_ln151_21 = zext i6 %lshr_ln151_9" [receiver.cpp:151]   --->   Operation 1417 'zext' 'zext_ln151_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1418 [1/1] (0.00ns)   --->   "%arr_I_10_addr = getelementptr i18 %arr_I_10, i64 0, i64 %zext_ln151_21" [receiver.cpp:151]   --->   Operation 1418 'getelementptr' 'arr_I_10_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1419 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_s, i6 %arr_I_10_addr" [receiver.cpp:151]   --->   Operation 1419 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1420 [1/1] (0.00ns)   --->   "%arr_Q_10_addr = getelementptr i18 %arr_Q_10, i64 0, i64 %zext_ln151_21" [receiver.cpp:152]   --->   Operation 1420 'getelementptr' 'arr_Q_10_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1421 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_s, i6 %arr_Q_10_addr" [receiver.cpp:152]   --->   Operation 1421 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1422 [1/1] (0.00ns)   --->   "%zext_ln151_23 = zext i6 %lshr_ln151_10" [receiver.cpp:151]   --->   Operation 1422 'zext' 'zext_ln151_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1423 [1/1] (0.00ns)   --->   "%arr_I_11_addr = getelementptr i18 %arr_I_11, i64 0, i64 %zext_ln151_23" [receiver.cpp:151]   --->   Operation 1423 'getelementptr' 'arr_I_11_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1424 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_10, i6 %arr_I_11_addr" [receiver.cpp:151]   --->   Operation 1424 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1425 [1/1] (0.00ns)   --->   "%arr_Q_11_addr = getelementptr i18 %arr_Q_11, i64 0, i64 %zext_ln151_23" [receiver.cpp:152]   --->   Operation 1425 'getelementptr' 'arr_Q_11_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1426 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_10, i6 %arr_Q_11_addr" [receiver.cpp:152]   --->   Operation 1426 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1427 [1/1] (0.00ns)   --->   "%zext_ln151_25 = zext i6 %lshr_ln151_11" [receiver.cpp:151]   --->   Operation 1427 'zext' 'zext_ln151_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1428 [1/1] (0.00ns)   --->   "%arr_I_12_addr = getelementptr i18 %arr_I_12, i64 0, i64 %zext_ln151_25" [receiver.cpp:151]   --->   Operation 1428 'getelementptr' 'arr_I_12_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1429 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_11, i6 %arr_I_12_addr" [receiver.cpp:151]   --->   Operation 1429 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1430 [1/1] (0.00ns)   --->   "%arr_Q_12_addr = getelementptr i18 %arr_Q_12, i64 0, i64 %zext_ln151_25" [receiver.cpp:152]   --->   Operation 1430 'getelementptr' 'arr_Q_12_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1431 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_11, i6 %arr_Q_12_addr" [receiver.cpp:152]   --->   Operation 1431 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1432 [1/1] (0.00ns)   --->   "%zext_ln151_27 = zext i6 %lshr_ln151_12" [receiver.cpp:151]   --->   Operation 1432 'zext' 'zext_ln151_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1433 [1/1] (0.00ns)   --->   "%arr_I_13_addr = getelementptr i18 %arr_I_13, i64 0, i64 %zext_ln151_27" [receiver.cpp:151]   --->   Operation 1433 'getelementptr' 'arr_I_13_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1434 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_12, i6 %arr_I_13_addr" [receiver.cpp:151]   --->   Operation 1434 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1435 [1/1] (0.00ns)   --->   "%arr_Q_13_addr = getelementptr i18 %arr_Q_13, i64 0, i64 %zext_ln151_27" [receiver.cpp:152]   --->   Operation 1435 'getelementptr' 'arr_Q_13_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1436 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_12, i6 %arr_Q_13_addr" [receiver.cpp:152]   --->   Operation 1436 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1437 [1/1] (0.00ns)   --->   "%zext_ln151_29 = zext i6 %lshr_ln151_13" [receiver.cpp:151]   --->   Operation 1437 'zext' 'zext_ln151_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1438 [1/1] (0.00ns)   --->   "%arr_I_14_addr = getelementptr i18 %arr_I_14, i64 0, i64 %zext_ln151_29" [receiver.cpp:151]   --->   Operation 1438 'getelementptr' 'arr_I_14_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1439 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_13, i6 %arr_I_14_addr" [receiver.cpp:151]   --->   Operation 1439 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1440 [1/1] (0.00ns)   --->   "%arr_Q_14_addr = getelementptr i18 %arr_Q_14, i64 0, i64 %zext_ln151_29" [receiver.cpp:152]   --->   Operation 1440 'getelementptr' 'arr_Q_14_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1441 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_13, i6 %arr_Q_14_addr" [receiver.cpp:152]   --->   Operation 1441 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1442 [1/1] (0.00ns)   --->   "%zext_ln151_31 = zext i6 %lshr_ln151_14" [receiver.cpp:151]   --->   Operation 1442 'zext' 'zext_ln151_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1443 [1/1] (0.00ns)   --->   "%arr_I_15_addr = getelementptr i18 %arr_I_15, i64 0, i64 %zext_ln151_31" [receiver.cpp:151]   --->   Operation 1443 'getelementptr' 'arr_I_15_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1444 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_14, i6 %arr_I_15_addr" [receiver.cpp:151]   --->   Operation 1444 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1445 [1/1] (0.00ns)   --->   "%arr_Q_15_addr = getelementptr i18 %arr_Q_15, i64 0, i64 %zext_ln151_31" [receiver.cpp:152]   --->   Operation 1445 'getelementptr' 'arr_Q_15_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1446 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_14, i6 %arr_Q_15_addr" [receiver.cpp:152]   --->   Operation 1446 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1447 [1/1] (0.00ns)   --->   "%zext_ln151_33 = zext i6 %lshr_ln151_15" [receiver.cpp:151]   --->   Operation 1447 'zext' 'zext_ln151_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1448 [1/1] (0.00ns)   --->   "%arr_I_16_addr = getelementptr i18 %arr_I_16, i64 0, i64 %zext_ln151_33" [receiver.cpp:151]   --->   Operation 1448 'getelementptr' 'arr_I_16_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1449 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_15, i6 %arr_I_16_addr" [receiver.cpp:151]   --->   Operation 1449 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1450 [1/1] (0.00ns)   --->   "%arr_Q_16_addr = getelementptr i18 %arr_Q_16, i64 0, i64 %zext_ln151_33" [receiver.cpp:152]   --->   Operation 1450 'getelementptr' 'arr_Q_16_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1451 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_15, i6 %arr_Q_16_addr" [receiver.cpp:152]   --->   Operation 1451 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1452 [1/1] (0.00ns)   --->   "%zext_ln151_35 = zext i6 %lshr_ln151_16" [receiver.cpp:151]   --->   Operation 1452 'zext' 'zext_ln151_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1453 [1/1] (0.00ns)   --->   "%arr_I_17_addr = getelementptr i18 %arr_I_17, i64 0, i64 %zext_ln151_35" [receiver.cpp:151]   --->   Operation 1453 'getelementptr' 'arr_I_17_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1454 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_16, i6 %arr_I_17_addr" [receiver.cpp:151]   --->   Operation 1454 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1455 [1/1] (0.00ns)   --->   "%arr_Q_17_addr = getelementptr i18 %arr_Q_17, i64 0, i64 %zext_ln151_35" [receiver.cpp:152]   --->   Operation 1455 'getelementptr' 'arr_Q_17_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1456 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_16, i6 %arr_Q_17_addr" [receiver.cpp:152]   --->   Operation 1456 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1457 [1/1] (0.00ns)   --->   "%zext_ln151_37 = zext i6 %lshr_ln151_17" [receiver.cpp:151]   --->   Operation 1457 'zext' 'zext_ln151_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1458 [1/1] (0.00ns)   --->   "%arr_I_18_addr = getelementptr i18 %arr_I_18, i64 0, i64 %zext_ln151_37" [receiver.cpp:151]   --->   Operation 1458 'getelementptr' 'arr_I_18_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1459 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_17, i6 %arr_I_18_addr" [receiver.cpp:151]   --->   Operation 1459 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1460 [1/1] (0.00ns)   --->   "%arr_Q_18_addr = getelementptr i18 %arr_Q_18, i64 0, i64 %zext_ln151_37" [receiver.cpp:152]   --->   Operation 1460 'getelementptr' 'arr_Q_18_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1461 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_17, i6 %arr_Q_18_addr" [receiver.cpp:152]   --->   Operation 1461 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1462 [1/1] (0.00ns)   --->   "%zext_ln151_39 = zext i6 %lshr_ln151_18" [receiver.cpp:151]   --->   Operation 1462 'zext' 'zext_ln151_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1463 [1/1] (0.00ns)   --->   "%arr_I_19_addr = getelementptr i18 %arr_I_19, i64 0, i64 %zext_ln151_39" [receiver.cpp:151]   --->   Operation 1463 'getelementptr' 'arr_I_19_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1464 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_18, i6 %arr_I_19_addr" [receiver.cpp:151]   --->   Operation 1464 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1465 [1/1] (0.00ns)   --->   "%arr_Q_19_addr = getelementptr i18 %arr_Q_19, i64 0, i64 %zext_ln151_39" [receiver.cpp:152]   --->   Operation 1465 'getelementptr' 'arr_Q_19_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1466 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_18, i6 %arr_Q_19_addr" [receiver.cpp:152]   --->   Operation 1466 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1467 [1/1] (0.00ns)   --->   "%zext_ln151_42 = zext i6 %lshr_ln151_20" [receiver.cpp:151]   --->   Operation 1467 'zext' 'zext_ln151_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1468 [1/1] (0.00ns)   --->   "%arr_I_20_addr = getelementptr i18 %arr_I_20, i64 0, i64 %zext_ln151_42" [receiver.cpp:151]   --->   Operation 1468 'getelementptr' 'arr_I_20_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1469 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_19, i6 %arr_I_20_addr" [receiver.cpp:151]   --->   Operation 1469 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1470 [1/1] (0.00ns)   --->   "%arr_Q_20_addr = getelementptr i18 %arr_Q_20, i64 0, i64 %zext_ln151_42" [receiver.cpp:152]   --->   Operation 1470 'getelementptr' 'arr_Q_20_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1471 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_19, i6 %arr_Q_20_addr" [receiver.cpp:152]   --->   Operation 1471 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1472 [1/1] (0.00ns)   --->   "%zext_ln151_45 = zext i6 %lshr_ln151_22" [receiver.cpp:151]   --->   Operation 1472 'zext' 'zext_ln151_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1473 [1/1] (0.00ns)   --->   "%arr_I_21_addr = getelementptr i18 %arr_I_21, i64 0, i64 %zext_ln151_45" [receiver.cpp:151]   --->   Operation 1473 'getelementptr' 'arr_I_21_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1474 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_20, i6 %arr_I_21_addr" [receiver.cpp:151]   --->   Operation 1474 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1475 [1/1] (0.00ns)   --->   "%arr_Q_21_addr = getelementptr i18 %arr_Q_21, i64 0, i64 %zext_ln151_45" [receiver.cpp:152]   --->   Operation 1475 'getelementptr' 'arr_Q_21_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1476 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_20, i6 %arr_Q_21_addr" [receiver.cpp:152]   --->   Operation 1476 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1477 [1/1] (0.00ns)   --->   "%zext_ln151_48 = zext i6 %lshr_ln151_24" [receiver.cpp:151]   --->   Operation 1477 'zext' 'zext_ln151_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1478 [1/1] (0.00ns)   --->   "%arr_I_22_addr = getelementptr i18 %arr_I_22, i64 0, i64 %zext_ln151_48" [receiver.cpp:151]   --->   Operation 1478 'getelementptr' 'arr_I_22_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1479 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_21, i6 %arr_I_22_addr" [receiver.cpp:151]   --->   Operation 1479 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1480 [1/1] (0.00ns)   --->   "%arr_Q_22_addr = getelementptr i18 %arr_Q_22, i64 0, i64 %zext_ln151_48" [receiver.cpp:152]   --->   Operation 1480 'getelementptr' 'arr_Q_22_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1481 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_21, i6 %arr_Q_22_addr" [receiver.cpp:152]   --->   Operation 1481 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1482 [1/1] (0.00ns)   --->   "%zext_ln151_51 = zext i6 %lshr_ln151_26" [receiver.cpp:151]   --->   Operation 1482 'zext' 'zext_ln151_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1483 [1/1] (0.00ns)   --->   "%arr_I_23_addr = getelementptr i18 %arr_I_23, i64 0, i64 %zext_ln151_51" [receiver.cpp:151]   --->   Operation 1483 'getelementptr' 'arr_I_23_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1484 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_22, i6 %arr_I_23_addr" [receiver.cpp:151]   --->   Operation 1484 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1485 [1/1] (0.00ns)   --->   "%arr_Q_23_addr = getelementptr i18 %arr_Q_23, i64 0, i64 %zext_ln151_51" [receiver.cpp:152]   --->   Operation 1485 'getelementptr' 'arr_Q_23_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1486 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_22, i6 %arr_Q_23_addr" [receiver.cpp:152]   --->   Operation 1486 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1487 [1/1] (0.00ns)   --->   "%zext_ln151_54 = zext i6 %lshr_ln151_28" [receiver.cpp:151]   --->   Operation 1487 'zext' 'zext_ln151_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1488 [1/1] (0.00ns)   --->   "%arr_I_24_addr = getelementptr i18 %arr_I_24, i64 0, i64 %zext_ln151_54" [receiver.cpp:151]   --->   Operation 1488 'getelementptr' 'arr_I_24_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1489 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_23, i6 %arr_I_24_addr" [receiver.cpp:151]   --->   Operation 1489 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1490 [1/1] (0.00ns)   --->   "%arr_Q_24_addr = getelementptr i18 %arr_Q_24, i64 0, i64 %zext_ln151_54" [receiver.cpp:152]   --->   Operation 1490 'getelementptr' 'arr_Q_24_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1491 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_23, i6 %arr_Q_24_addr" [receiver.cpp:152]   --->   Operation 1491 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1492 [1/1] (0.00ns)   --->   "%zext_ln151_57 = zext i6 %lshr_ln151_30" [receiver.cpp:151]   --->   Operation 1492 'zext' 'zext_ln151_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1493 [1/1] (0.00ns)   --->   "%arr_I_25_addr = getelementptr i18 %arr_I_25, i64 0, i64 %zext_ln151_57" [receiver.cpp:151]   --->   Operation 1493 'getelementptr' 'arr_I_25_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1494 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_24, i6 %arr_I_25_addr" [receiver.cpp:151]   --->   Operation 1494 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1495 [1/1] (0.00ns)   --->   "%arr_Q_25_addr = getelementptr i18 %arr_Q_25, i64 0, i64 %zext_ln151_57" [receiver.cpp:152]   --->   Operation 1495 'getelementptr' 'arr_Q_25_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1496 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_24, i6 %arr_Q_25_addr" [receiver.cpp:152]   --->   Operation 1496 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1497 [1/1] (0.00ns)   --->   "%zext_ln151_60 = zext i6 %lshr_ln151_32" [receiver.cpp:151]   --->   Operation 1497 'zext' 'zext_ln151_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1498 [1/1] (0.00ns)   --->   "%arr_I_26_addr = getelementptr i18 %arr_I_26, i64 0, i64 %zext_ln151_60" [receiver.cpp:151]   --->   Operation 1498 'getelementptr' 'arr_I_26_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1499 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_25, i6 %arr_I_26_addr" [receiver.cpp:151]   --->   Operation 1499 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1500 [1/1] (0.00ns)   --->   "%arr_Q_26_addr = getelementptr i18 %arr_Q_26, i64 0, i64 %zext_ln151_60" [receiver.cpp:152]   --->   Operation 1500 'getelementptr' 'arr_Q_26_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1501 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_25, i6 %arr_Q_26_addr" [receiver.cpp:152]   --->   Operation 1501 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1502 [1/1] (0.00ns)   --->   "%zext_ln151_63 = zext i6 %lshr_ln151_34" [receiver.cpp:151]   --->   Operation 1502 'zext' 'zext_ln151_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1503 [1/1] (0.00ns)   --->   "%arr_I_27_addr = getelementptr i18 %arr_I_27, i64 0, i64 %zext_ln151_63" [receiver.cpp:151]   --->   Operation 1503 'getelementptr' 'arr_I_27_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1504 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_26, i6 %arr_I_27_addr" [receiver.cpp:151]   --->   Operation 1504 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1505 [1/1] (0.00ns)   --->   "%arr_Q_27_addr = getelementptr i18 %arr_Q_27, i64 0, i64 %zext_ln151_63" [receiver.cpp:152]   --->   Operation 1505 'getelementptr' 'arr_Q_27_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1506 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_26, i6 %arr_Q_27_addr" [receiver.cpp:152]   --->   Operation 1506 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1507 [1/1] (0.00ns)   --->   "%zext_ln151_66 = zext i6 %lshr_ln151_36" [receiver.cpp:151]   --->   Operation 1507 'zext' 'zext_ln151_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1508 [1/1] (0.00ns)   --->   "%arr_I_28_addr = getelementptr i18 %arr_I_28, i64 0, i64 %zext_ln151_66" [receiver.cpp:151]   --->   Operation 1508 'getelementptr' 'arr_I_28_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1509 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_27, i6 %arr_I_28_addr" [receiver.cpp:151]   --->   Operation 1509 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1510 [1/1] (0.00ns)   --->   "%arr_Q_28_addr = getelementptr i18 %arr_Q_28, i64 0, i64 %zext_ln151_66" [receiver.cpp:152]   --->   Operation 1510 'getelementptr' 'arr_Q_28_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1511 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_27, i6 %arr_Q_28_addr" [receiver.cpp:152]   --->   Operation 1511 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1512 [1/1] (0.00ns)   --->   "%zext_ln151_69 = zext i6 %lshr_ln151_38" [receiver.cpp:151]   --->   Operation 1512 'zext' 'zext_ln151_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1513 [1/1] (0.00ns)   --->   "%arr_I_29_addr = getelementptr i18 %arr_I_29, i64 0, i64 %zext_ln151_69" [receiver.cpp:151]   --->   Operation 1513 'getelementptr' 'arr_I_29_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1514 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_28, i6 %arr_I_29_addr" [receiver.cpp:151]   --->   Operation 1514 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1515 [1/1] (0.00ns)   --->   "%arr_Q_29_addr = getelementptr i18 %arr_Q_29, i64 0, i64 %zext_ln151_69" [receiver.cpp:152]   --->   Operation 1515 'getelementptr' 'arr_Q_29_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1516 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_28, i6 %arr_Q_29_addr" [receiver.cpp:152]   --->   Operation 1516 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1517 [1/1] (0.00ns)   --->   "%zext_ln151_72 = zext i6 %lshr_ln151_40" [receiver.cpp:151]   --->   Operation 1517 'zext' 'zext_ln151_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1518 [1/1] (0.00ns)   --->   "%arr_I_30_addr = getelementptr i18 %arr_I_30, i64 0, i64 %zext_ln151_72" [receiver.cpp:151]   --->   Operation 1518 'getelementptr' 'arr_I_30_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1519 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_29, i6 %arr_I_30_addr" [receiver.cpp:151]   --->   Operation 1519 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1520 [1/1] (0.00ns)   --->   "%arr_Q_30_addr = getelementptr i18 %arr_Q_30, i64 0, i64 %zext_ln151_72" [receiver.cpp:152]   --->   Operation 1520 'getelementptr' 'arr_Q_30_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1521 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_29, i6 %arr_Q_30_addr" [receiver.cpp:152]   --->   Operation 1521 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1522 [1/1] (0.00ns)   --->   "%zext_ln151_75 = zext i6 %lshr_ln151_42" [receiver.cpp:151]   --->   Operation 1522 'zext' 'zext_ln151_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1523 [1/1] (0.00ns)   --->   "%arr_I_31_addr = getelementptr i18 %arr_I_31, i64 0, i64 %zext_ln151_75" [receiver.cpp:151]   --->   Operation 1523 'getelementptr' 'arr_I_31_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1524 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_30, i6 %arr_I_31_addr" [receiver.cpp:151]   --->   Operation 1524 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1525 [1/1] (0.00ns)   --->   "%arr_Q_31_addr = getelementptr i18 %arr_Q_31, i64 0, i64 %zext_ln151_75" [receiver.cpp:152]   --->   Operation 1525 'getelementptr' 'arr_Q_31_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1526 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_30, i6 %arr_Q_31_addr" [receiver.cpp:152]   --->   Operation 1526 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1527 [1/1] (0.00ns)   --->   "%zext_ln151_78 = zext i6 %lshr_ln151_43" [receiver.cpp:151]   --->   Operation 1527 'zext' 'zext_ln151_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1528 [1/1] (0.00ns)   --->   "%arr_I_32_addr = getelementptr i18 %arr_I_32, i64 0, i64 %zext_ln151_78" [receiver.cpp:151]   --->   Operation 1528 'getelementptr' 'arr_I_32_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1529 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_31, i6 %arr_I_32_addr" [receiver.cpp:151]   --->   Operation 1529 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1530 [1/1] (0.00ns)   --->   "%arr_Q_32_addr = getelementptr i18 %arr_Q_32, i64 0, i64 %zext_ln151_78" [receiver.cpp:152]   --->   Operation 1530 'getelementptr' 'arr_Q_32_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1531 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_31, i6 %arr_Q_32_addr" [receiver.cpp:152]   --->   Operation 1531 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1532 [1/1] (0.00ns)   --->   "%zext_ln151_81 = zext i6 %lshr_ln151_45" [receiver.cpp:151]   --->   Operation 1532 'zext' 'zext_ln151_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1533 [1/1] (0.00ns)   --->   "%arr_I_33_addr = getelementptr i18 %arr_I_33, i64 0, i64 %zext_ln151_81" [receiver.cpp:151]   --->   Operation 1533 'getelementptr' 'arr_I_33_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1534 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_32, i6 %arr_I_33_addr" [receiver.cpp:151]   --->   Operation 1534 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1535 [1/1] (0.00ns)   --->   "%arr_Q_33_addr = getelementptr i18 %arr_Q_33, i64 0, i64 %zext_ln151_81" [receiver.cpp:152]   --->   Operation 1535 'getelementptr' 'arr_Q_33_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1536 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_32, i6 %arr_Q_33_addr" [receiver.cpp:152]   --->   Operation 1536 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1537 [1/1] (0.00ns)   --->   "%zext_ln151_84 = zext i6 %lshr_ln151_47" [receiver.cpp:151]   --->   Operation 1537 'zext' 'zext_ln151_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1538 [1/1] (0.00ns)   --->   "%arr_I_34_addr = getelementptr i18 %arr_I_34, i64 0, i64 %zext_ln151_84" [receiver.cpp:151]   --->   Operation 1538 'getelementptr' 'arr_I_34_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1539 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_33, i6 %arr_I_34_addr" [receiver.cpp:151]   --->   Operation 1539 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1540 [1/1] (0.00ns)   --->   "%arr_Q_34_addr = getelementptr i18 %arr_Q_34, i64 0, i64 %zext_ln151_84" [receiver.cpp:152]   --->   Operation 1540 'getelementptr' 'arr_Q_34_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1541 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_33, i6 %arr_Q_34_addr" [receiver.cpp:152]   --->   Operation 1541 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1542 [1/1] (0.00ns)   --->   "%zext_ln151_87 = zext i6 %lshr_ln151_49" [receiver.cpp:151]   --->   Operation 1542 'zext' 'zext_ln151_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1543 [1/1] (0.00ns)   --->   "%arr_I_35_addr = getelementptr i18 %arr_I_35, i64 0, i64 %zext_ln151_87" [receiver.cpp:151]   --->   Operation 1543 'getelementptr' 'arr_I_35_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1544 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_34, i6 %arr_I_35_addr" [receiver.cpp:151]   --->   Operation 1544 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1545 [1/1] (0.00ns)   --->   "%arr_Q_35_addr = getelementptr i18 %arr_Q_35, i64 0, i64 %zext_ln151_87" [receiver.cpp:152]   --->   Operation 1545 'getelementptr' 'arr_Q_35_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1546 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_34, i6 %arr_Q_35_addr" [receiver.cpp:152]   --->   Operation 1546 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1547 [1/1] (0.00ns)   --->   "%zext_ln151_90 = zext i6 %lshr_ln151_51" [receiver.cpp:151]   --->   Operation 1547 'zext' 'zext_ln151_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1548 [1/1] (0.00ns)   --->   "%arr_I_36_addr = getelementptr i18 %arr_I_36, i64 0, i64 %zext_ln151_90" [receiver.cpp:151]   --->   Operation 1548 'getelementptr' 'arr_I_36_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1549 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_35, i6 %arr_I_36_addr" [receiver.cpp:151]   --->   Operation 1549 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1550 [1/1] (0.00ns)   --->   "%arr_Q_36_addr = getelementptr i18 %arr_Q_36, i64 0, i64 %zext_ln151_90" [receiver.cpp:152]   --->   Operation 1550 'getelementptr' 'arr_Q_36_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1551 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_35, i6 %arr_Q_36_addr" [receiver.cpp:152]   --->   Operation 1551 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1552 [1/1] (0.00ns)   --->   "%zext_ln151_93 = zext i6 %lshr_ln151_53" [receiver.cpp:151]   --->   Operation 1552 'zext' 'zext_ln151_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1553 [1/1] (0.00ns)   --->   "%arr_I_37_addr = getelementptr i18 %arr_I_37, i64 0, i64 %zext_ln151_93" [receiver.cpp:151]   --->   Operation 1553 'getelementptr' 'arr_I_37_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1554 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_36, i6 %arr_I_37_addr" [receiver.cpp:151]   --->   Operation 1554 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1555 [1/1] (0.00ns)   --->   "%arr_Q_37_addr = getelementptr i18 %arr_Q_37, i64 0, i64 %zext_ln151_93" [receiver.cpp:152]   --->   Operation 1555 'getelementptr' 'arr_Q_37_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1556 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_36, i6 %arr_Q_37_addr" [receiver.cpp:152]   --->   Operation 1556 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1557 [1/1] (0.00ns)   --->   "%zext_ln151_96 = zext i6 %lshr_ln151_55" [receiver.cpp:151]   --->   Operation 1557 'zext' 'zext_ln151_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1558 [1/1] (0.00ns)   --->   "%arr_I_38_addr = getelementptr i18 %arr_I_38, i64 0, i64 %zext_ln151_96" [receiver.cpp:151]   --->   Operation 1558 'getelementptr' 'arr_I_38_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1559 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_37, i6 %arr_I_38_addr" [receiver.cpp:151]   --->   Operation 1559 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1560 [1/1] (0.00ns)   --->   "%arr_Q_38_addr = getelementptr i18 %arr_Q_38, i64 0, i64 %zext_ln151_96" [receiver.cpp:152]   --->   Operation 1560 'getelementptr' 'arr_Q_38_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1561 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_37, i6 %arr_Q_38_addr" [receiver.cpp:152]   --->   Operation 1561 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1562 [1/1] (0.00ns)   --->   "%zext_ln151_99 = zext i6 %lshr_ln151_57" [receiver.cpp:151]   --->   Operation 1562 'zext' 'zext_ln151_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1563 [1/1] (0.00ns)   --->   "%arr_I_39_addr = getelementptr i18 %arr_I_39, i64 0, i64 %zext_ln151_99" [receiver.cpp:151]   --->   Operation 1563 'getelementptr' 'arr_I_39_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1564 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_38, i6 %arr_I_39_addr" [receiver.cpp:151]   --->   Operation 1564 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1565 [1/1] (0.00ns)   --->   "%arr_Q_39_addr = getelementptr i18 %arr_Q_39, i64 0, i64 %zext_ln151_99" [receiver.cpp:152]   --->   Operation 1565 'getelementptr' 'arr_Q_39_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1566 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_38, i6 %arr_Q_39_addr" [receiver.cpp:152]   --->   Operation 1566 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1567 [1/1] (0.00ns)   --->   "%zext_ln151_102 = zext i6 %lshr_ln151_59" [receiver.cpp:151]   --->   Operation 1567 'zext' 'zext_ln151_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1568 [1/1] (0.00ns)   --->   "%arr_I_40_addr = getelementptr i18 %arr_I_40, i64 0, i64 %zext_ln151_102" [receiver.cpp:151]   --->   Operation 1568 'getelementptr' 'arr_I_40_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1569 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_39, i6 %arr_I_40_addr" [receiver.cpp:151]   --->   Operation 1569 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1570 [1/1] (0.00ns)   --->   "%arr_Q_40_addr = getelementptr i18 %arr_Q_40, i64 0, i64 %zext_ln151_102" [receiver.cpp:152]   --->   Operation 1570 'getelementptr' 'arr_Q_40_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1571 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_39, i6 %arr_Q_40_addr" [receiver.cpp:152]   --->   Operation 1571 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1572 [1/1] (0.00ns)   --->   "%zext_ln151_105 = zext i6 %lshr_ln151_61" [receiver.cpp:151]   --->   Operation 1572 'zext' 'zext_ln151_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1573 [1/1] (0.00ns)   --->   "%arr_I_41_addr = getelementptr i18 %arr_I_41, i64 0, i64 %zext_ln151_105" [receiver.cpp:151]   --->   Operation 1573 'getelementptr' 'arr_I_41_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1574 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_40, i6 %arr_I_41_addr" [receiver.cpp:151]   --->   Operation 1574 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1575 [1/1] (0.00ns)   --->   "%arr_Q_41_addr = getelementptr i18 %arr_Q_41, i64 0, i64 %zext_ln151_105" [receiver.cpp:152]   --->   Operation 1575 'getelementptr' 'arr_Q_41_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1576 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_40, i6 %arr_Q_41_addr" [receiver.cpp:152]   --->   Operation 1576 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1577 [1/1] (0.00ns)   --->   "%zext_ln151_108 = zext i6 %lshr_ln151_63" [receiver.cpp:151]   --->   Operation 1577 'zext' 'zext_ln151_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1578 [1/1] (0.00ns)   --->   "%arr_I_42_addr = getelementptr i18 %arr_I_42, i64 0, i64 %zext_ln151_108" [receiver.cpp:151]   --->   Operation 1578 'getelementptr' 'arr_I_42_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1579 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_41, i6 %arr_I_42_addr" [receiver.cpp:151]   --->   Operation 1579 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1580 [1/1] (0.00ns)   --->   "%arr_Q_42_addr = getelementptr i18 %arr_Q_42, i64 0, i64 %zext_ln151_108" [receiver.cpp:152]   --->   Operation 1580 'getelementptr' 'arr_Q_42_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1581 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_41, i6 %arr_Q_42_addr" [receiver.cpp:152]   --->   Operation 1581 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1582 [1/1] (0.00ns)   --->   "%zext_ln151_111 = zext i6 %lshr_ln151_65" [receiver.cpp:151]   --->   Operation 1582 'zext' 'zext_ln151_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1583 [1/1] (0.00ns)   --->   "%arr_I_43_addr = getelementptr i18 %arr_I_43, i64 0, i64 %zext_ln151_111" [receiver.cpp:151]   --->   Operation 1583 'getelementptr' 'arr_I_43_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1584 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_42, i6 %arr_I_43_addr" [receiver.cpp:151]   --->   Operation 1584 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1585 [1/1] (0.00ns)   --->   "%arr_Q_43_addr = getelementptr i18 %arr_Q_43, i64 0, i64 %zext_ln151_111" [receiver.cpp:152]   --->   Operation 1585 'getelementptr' 'arr_Q_43_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1586 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_42, i6 %arr_Q_43_addr" [receiver.cpp:152]   --->   Operation 1586 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1587 [1/1] (0.00ns)   --->   "%zext_ln151_114 = zext i6 %lshr_ln151_67" [receiver.cpp:151]   --->   Operation 1587 'zext' 'zext_ln151_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1588 [1/1] (0.00ns)   --->   "%arr_I_44_addr = getelementptr i18 %arr_I_44, i64 0, i64 %zext_ln151_114" [receiver.cpp:151]   --->   Operation 1588 'getelementptr' 'arr_I_44_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1589 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_43, i6 %arr_I_44_addr" [receiver.cpp:151]   --->   Operation 1589 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1590 [1/1] (0.00ns)   --->   "%arr_Q_44_addr = getelementptr i18 %arr_Q_44, i64 0, i64 %zext_ln151_114" [receiver.cpp:152]   --->   Operation 1590 'getelementptr' 'arr_Q_44_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1591 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_43, i6 %arr_Q_44_addr" [receiver.cpp:152]   --->   Operation 1591 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1592 [1/1] (0.00ns)   --->   "%zext_ln151_117 = zext i6 %lshr_ln151_69" [receiver.cpp:151]   --->   Operation 1592 'zext' 'zext_ln151_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1593 [1/1] (0.00ns)   --->   "%arr_I_45_addr = getelementptr i18 %arr_I_45, i64 0, i64 %zext_ln151_117" [receiver.cpp:151]   --->   Operation 1593 'getelementptr' 'arr_I_45_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1594 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_44, i6 %arr_I_45_addr" [receiver.cpp:151]   --->   Operation 1594 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1595 [1/1] (0.00ns)   --->   "%arr_Q_45_addr = getelementptr i18 %arr_Q_45, i64 0, i64 %zext_ln151_117" [receiver.cpp:152]   --->   Operation 1595 'getelementptr' 'arr_Q_45_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1596 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_44, i6 %arr_Q_45_addr" [receiver.cpp:152]   --->   Operation 1596 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1597 [1/1] (0.00ns)   --->   "%zext_ln151_120 = zext i6 %lshr_ln151_71" [receiver.cpp:151]   --->   Operation 1597 'zext' 'zext_ln151_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1598 [1/1] (0.00ns)   --->   "%arr_I_46_addr = getelementptr i18 %arr_I_46, i64 0, i64 %zext_ln151_120" [receiver.cpp:151]   --->   Operation 1598 'getelementptr' 'arr_I_46_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1599 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_45, i6 %arr_I_46_addr" [receiver.cpp:151]   --->   Operation 1599 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1600 [1/1] (0.00ns)   --->   "%arr_Q_46_addr = getelementptr i18 %arr_Q_46, i64 0, i64 %zext_ln151_120" [receiver.cpp:152]   --->   Operation 1600 'getelementptr' 'arr_Q_46_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1601 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_45, i6 %arr_Q_46_addr" [receiver.cpp:152]   --->   Operation 1601 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1602 [1/1] (0.00ns)   --->   "%zext_ln151_123 = zext i6 %lshr_ln151_73" [receiver.cpp:151]   --->   Operation 1602 'zext' 'zext_ln151_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1603 [1/1] (0.00ns)   --->   "%arr_I_47_addr = getelementptr i18 %arr_I_47, i64 0, i64 %zext_ln151_123" [receiver.cpp:151]   --->   Operation 1603 'getelementptr' 'arr_I_47_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1604 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_46, i6 %arr_I_47_addr" [receiver.cpp:151]   --->   Operation 1604 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1605 [1/1] (0.00ns)   --->   "%arr_Q_47_addr = getelementptr i18 %arr_Q_47, i64 0, i64 %zext_ln151_123" [receiver.cpp:152]   --->   Operation 1605 'getelementptr' 'arr_Q_47_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1606 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_46, i6 %arr_Q_47_addr" [receiver.cpp:152]   --->   Operation 1606 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1607 [1/1] (0.00ns)   --->   "%zext_ln151_126 = zext i6 %lshr_ln151_75" [receiver.cpp:151]   --->   Operation 1607 'zext' 'zext_ln151_126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1608 [1/1] (0.00ns)   --->   "%arr_I_48_addr = getelementptr i18 %arr_I_48, i64 0, i64 %zext_ln151_126" [receiver.cpp:151]   --->   Operation 1608 'getelementptr' 'arr_I_48_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1609 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_47, i6 %arr_I_48_addr" [receiver.cpp:151]   --->   Operation 1609 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1610 [1/1] (0.00ns)   --->   "%arr_Q_48_addr = getelementptr i18 %arr_Q_48, i64 0, i64 %zext_ln151_126" [receiver.cpp:152]   --->   Operation 1610 'getelementptr' 'arr_Q_48_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1611 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_47, i6 %arr_Q_48_addr" [receiver.cpp:152]   --->   Operation 1611 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1612 [1/1] (0.00ns)   --->   "%zext_ln151_129 = zext i6 %lshr_ln151_77" [receiver.cpp:151]   --->   Operation 1612 'zext' 'zext_ln151_129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1613 [1/1] (0.00ns)   --->   "%arr_I_49_addr = getelementptr i18 %arr_I_49, i64 0, i64 %zext_ln151_129" [receiver.cpp:151]   --->   Operation 1613 'getelementptr' 'arr_I_49_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1614 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_48, i6 %arr_I_49_addr" [receiver.cpp:151]   --->   Operation 1614 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1615 [1/1] (0.00ns)   --->   "%arr_Q_49_addr = getelementptr i18 %arr_Q_49, i64 0, i64 %zext_ln151_129" [receiver.cpp:152]   --->   Operation 1615 'getelementptr' 'arr_Q_49_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1616 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_48, i6 %arr_Q_49_addr" [receiver.cpp:152]   --->   Operation 1616 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1617 [1/1] (0.00ns)   --->   "%zext_ln151_132 = zext i6 %lshr_ln151_79" [receiver.cpp:151]   --->   Operation 1617 'zext' 'zext_ln151_132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1618 [1/1] (0.00ns)   --->   "%arr_I_50_addr = getelementptr i18 %arr_I_50, i64 0, i64 %zext_ln151_132" [receiver.cpp:151]   --->   Operation 1618 'getelementptr' 'arr_I_50_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1619 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_49, i6 %arr_I_50_addr" [receiver.cpp:151]   --->   Operation 1619 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1620 [1/1] (0.00ns)   --->   "%arr_Q_50_addr = getelementptr i18 %arr_Q_50, i64 0, i64 %zext_ln151_132" [receiver.cpp:152]   --->   Operation 1620 'getelementptr' 'arr_Q_50_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1621 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_49, i6 %arr_Q_50_addr" [receiver.cpp:152]   --->   Operation 1621 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1622 [1/1] (0.00ns)   --->   "%zext_ln151_135 = zext i6 %lshr_ln151_81" [receiver.cpp:151]   --->   Operation 1622 'zext' 'zext_ln151_135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1623 [1/1] (0.00ns)   --->   "%arr_I_51_addr = getelementptr i18 %arr_I_51, i64 0, i64 %zext_ln151_135" [receiver.cpp:151]   --->   Operation 1623 'getelementptr' 'arr_I_51_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1624 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_50, i6 %arr_I_51_addr" [receiver.cpp:151]   --->   Operation 1624 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1625 [1/1] (0.00ns)   --->   "%arr_Q_51_addr = getelementptr i18 %arr_Q_51, i64 0, i64 %zext_ln151_135" [receiver.cpp:152]   --->   Operation 1625 'getelementptr' 'arr_Q_51_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1626 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_50, i6 %arr_Q_51_addr" [receiver.cpp:152]   --->   Operation 1626 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1627 [1/1] (0.00ns)   --->   "%zext_ln151_138 = zext i6 %lshr_ln151_83" [receiver.cpp:151]   --->   Operation 1627 'zext' 'zext_ln151_138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1628 [1/1] (0.00ns)   --->   "%arr_I_52_addr = getelementptr i18 %arr_I_52, i64 0, i64 %zext_ln151_138" [receiver.cpp:151]   --->   Operation 1628 'getelementptr' 'arr_I_52_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1629 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_51, i6 %arr_I_52_addr" [receiver.cpp:151]   --->   Operation 1629 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1630 [1/1] (0.00ns)   --->   "%arr_Q_52_addr = getelementptr i18 %arr_Q_52, i64 0, i64 %zext_ln151_138" [receiver.cpp:152]   --->   Operation 1630 'getelementptr' 'arr_Q_52_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1631 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_51, i6 %arr_Q_52_addr" [receiver.cpp:152]   --->   Operation 1631 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1632 [1/1] (0.00ns)   --->   "%zext_ln151_141 = zext i6 %lshr_ln151_85" [receiver.cpp:151]   --->   Operation 1632 'zext' 'zext_ln151_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1633 [1/1] (0.00ns)   --->   "%arr_I_53_addr = getelementptr i18 %arr_I_53, i64 0, i64 %zext_ln151_141" [receiver.cpp:151]   --->   Operation 1633 'getelementptr' 'arr_I_53_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1634 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_52, i6 %arr_I_53_addr" [receiver.cpp:151]   --->   Operation 1634 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1635 [1/1] (0.00ns)   --->   "%arr_Q_53_addr = getelementptr i18 %arr_Q_53, i64 0, i64 %zext_ln151_141" [receiver.cpp:152]   --->   Operation 1635 'getelementptr' 'arr_Q_53_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1636 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_52, i6 %arr_Q_53_addr" [receiver.cpp:152]   --->   Operation 1636 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1637 [1/1] (0.00ns)   --->   "%zext_ln151_144 = zext i6 %lshr_ln151_87" [receiver.cpp:151]   --->   Operation 1637 'zext' 'zext_ln151_144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1638 [1/1] (0.00ns)   --->   "%arr_I_54_addr = getelementptr i18 %arr_I_54, i64 0, i64 %zext_ln151_144" [receiver.cpp:151]   --->   Operation 1638 'getelementptr' 'arr_I_54_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1639 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_53, i6 %arr_I_54_addr" [receiver.cpp:151]   --->   Operation 1639 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1640 [1/1] (0.00ns)   --->   "%arr_Q_54_addr = getelementptr i18 %arr_Q_54, i64 0, i64 %zext_ln151_144" [receiver.cpp:152]   --->   Operation 1640 'getelementptr' 'arr_Q_54_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1641 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_53, i6 %arr_Q_54_addr" [receiver.cpp:152]   --->   Operation 1641 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1642 [1/1] (0.00ns)   --->   "%zext_ln151_147 = zext i6 %lshr_ln151_89" [receiver.cpp:151]   --->   Operation 1642 'zext' 'zext_ln151_147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1643 [1/1] (0.00ns)   --->   "%arr_I_55_addr = getelementptr i18 %arr_I_55, i64 0, i64 %zext_ln151_147" [receiver.cpp:151]   --->   Operation 1643 'getelementptr' 'arr_I_55_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1644 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_54, i6 %arr_I_55_addr" [receiver.cpp:151]   --->   Operation 1644 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1645 [1/1] (0.00ns)   --->   "%arr_Q_55_addr = getelementptr i18 %arr_Q_55, i64 0, i64 %zext_ln151_147" [receiver.cpp:152]   --->   Operation 1645 'getelementptr' 'arr_Q_55_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1646 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_54, i6 %arr_Q_55_addr" [receiver.cpp:152]   --->   Operation 1646 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1647 [1/1] (0.00ns)   --->   "%zext_ln151_150 = zext i6 %lshr_ln151_91" [receiver.cpp:151]   --->   Operation 1647 'zext' 'zext_ln151_150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1648 [1/1] (0.00ns)   --->   "%arr_I_56_addr = getelementptr i18 %arr_I_56, i64 0, i64 %zext_ln151_150" [receiver.cpp:151]   --->   Operation 1648 'getelementptr' 'arr_I_56_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1649 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_55, i6 %arr_I_56_addr" [receiver.cpp:151]   --->   Operation 1649 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1650 [1/1] (0.00ns)   --->   "%arr_Q_56_addr = getelementptr i18 %arr_Q_56, i64 0, i64 %zext_ln151_150" [receiver.cpp:152]   --->   Operation 1650 'getelementptr' 'arr_Q_56_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1651 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_55, i6 %arr_Q_56_addr" [receiver.cpp:152]   --->   Operation 1651 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1652 [1/1] (0.00ns)   --->   "%zext_ln151_153 = zext i6 %lshr_ln151_93" [receiver.cpp:151]   --->   Operation 1652 'zext' 'zext_ln151_153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1653 [1/1] (0.00ns)   --->   "%arr_I_57_addr = getelementptr i18 %arr_I_57, i64 0, i64 %zext_ln151_153" [receiver.cpp:151]   --->   Operation 1653 'getelementptr' 'arr_I_57_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1654 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_56, i6 %arr_I_57_addr" [receiver.cpp:151]   --->   Operation 1654 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1655 [1/1] (0.00ns)   --->   "%arr_Q_57_addr = getelementptr i18 %arr_Q_57, i64 0, i64 %zext_ln151_153" [receiver.cpp:152]   --->   Operation 1655 'getelementptr' 'arr_Q_57_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1656 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_56, i6 %arr_Q_57_addr" [receiver.cpp:152]   --->   Operation 1656 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1657 [1/1] (0.00ns)   --->   "%zext_ln151_156 = zext i6 %lshr_ln151_95" [receiver.cpp:151]   --->   Operation 1657 'zext' 'zext_ln151_156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1658 [1/1] (0.00ns)   --->   "%arr_I_58_addr = getelementptr i18 %arr_I_58, i64 0, i64 %zext_ln151_156" [receiver.cpp:151]   --->   Operation 1658 'getelementptr' 'arr_I_58_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1659 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_57, i6 %arr_I_58_addr" [receiver.cpp:151]   --->   Operation 1659 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1660 [1/1] (0.00ns)   --->   "%arr_Q_58_addr = getelementptr i18 %arr_Q_58, i64 0, i64 %zext_ln151_156" [receiver.cpp:152]   --->   Operation 1660 'getelementptr' 'arr_Q_58_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1661 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_57, i6 %arr_Q_58_addr" [receiver.cpp:152]   --->   Operation 1661 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1662 [1/1] (0.00ns)   --->   "%zext_ln151_159 = zext i6 %lshr_ln151_97" [receiver.cpp:151]   --->   Operation 1662 'zext' 'zext_ln151_159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1663 [1/1] (0.00ns)   --->   "%arr_I_59_addr = getelementptr i18 %arr_I_59, i64 0, i64 %zext_ln151_159" [receiver.cpp:151]   --->   Operation 1663 'getelementptr' 'arr_I_59_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1664 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_58, i6 %arr_I_59_addr" [receiver.cpp:151]   --->   Operation 1664 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1665 [1/1] (0.00ns)   --->   "%arr_Q_59_addr = getelementptr i18 %arr_Q_59, i64 0, i64 %zext_ln151_159" [receiver.cpp:152]   --->   Operation 1665 'getelementptr' 'arr_Q_59_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1666 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_58, i6 %arr_Q_59_addr" [receiver.cpp:152]   --->   Operation 1666 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1667 [1/1] (0.00ns)   --->   "%zext_ln151_162 = zext i6 %lshr_ln151_99" [receiver.cpp:151]   --->   Operation 1667 'zext' 'zext_ln151_162' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1668 [1/1] (0.00ns)   --->   "%arr_I_60_addr = getelementptr i18 %arr_I_60, i64 0, i64 %zext_ln151_162" [receiver.cpp:151]   --->   Operation 1668 'getelementptr' 'arr_I_60_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1669 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_59, i6 %arr_I_60_addr" [receiver.cpp:151]   --->   Operation 1669 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1670 [1/1] (0.00ns)   --->   "%arr_Q_60_addr = getelementptr i18 %arr_Q_60, i64 0, i64 %zext_ln151_162" [receiver.cpp:152]   --->   Operation 1670 'getelementptr' 'arr_Q_60_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1671 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_59, i6 %arr_Q_60_addr" [receiver.cpp:152]   --->   Operation 1671 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1672 [1/1] (0.00ns)   --->   "%zext_ln151_165 = zext i6 %lshr_ln151_101" [receiver.cpp:151]   --->   Operation 1672 'zext' 'zext_ln151_165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1673 [1/1] (0.00ns)   --->   "%arr_I_61_addr = getelementptr i18 %arr_I_61, i64 0, i64 %zext_ln151_165" [receiver.cpp:151]   --->   Operation 1673 'getelementptr' 'arr_I_61_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1674 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_60, i6 %arr_I_61_addr" [receiver.cpp:151]   --->   Operation 1674 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1675 [1/1] (0.00ns)   --->   "%arr_Q_61_addr = getelementptr i18 %arr_Q_61, i64 0, i64 %zext_ln151_165" [receiver.cpp:152]   --->   Operation 1675 'getelementptr' 'arr_Q_61_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1676 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_60, i6 %arr_Q_61_addr" [receiver.cpp:152]   --->   Operation 1676 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1677 [1/1] (0.00ns)   --->   "%zext_ln151_168 = zext i6 %lshr_ln151_103" [receiver.cpp:151]   --->   Operation 1677 'zext' 'zext_ln151_168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1678 [1/1] (0.00ns)   --->   "%arr_I_62_addr = getelementptr i18 %arr_I_62, i64 0, i64 %zext_ln151_168" [receiver.cpp:151]   --->   Operation 1678 'getelementptr' 'arr_I_62_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1679 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_61, i6 %arr_I_62_addr" [receiver.cpp:151]   --->   Operation 1679 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1680 [1/1] (0.00ns)   --->   "%arr_Q_62_addr = getelementptr i18 %arr_Q_62, i64 0, i64 %zext_ln151_168" [receiver.cpp:152]   --->   Operation 1680 'getelementptr' 'arr_Q_62_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1681 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_61, i6 %arr_Q_62_addr" [receiver.cpp:152]   --->   Operation 1681 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1682 [1/1] (0.00ns)   --->   "%zext_ln151_171 = zext i6 %lshr_ln151_105" [receiver.cpp:151]   --->   Operation 1682 'zext' 'zext_ln151_171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1683 [1/1] (0.00ns)   --->   "%arr_I_63_addr = getelementptr i18 %arr_I_63, i64 0, i64 %zext_ln151_171" [receiver.cpp:151]   --->   Operation 1683 'getelementptr' 'arr_I_63_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1684 [1/1] (2.32ns)   --->   "%store_ln151 = store i18 %trunc_ln151_62, i6 %arr_I_63_addr" [receiver.cpp:151]   --->   Operation 1684 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1685 [1/1] (0.00ns)   --->   "%arr_Q_63_addr = getelementptr i18 %arr_Q_63, i64 0, i64 %zext_ln151_171" [receiver.cpp:152]   --->   Operation 1685 'getelementptr' 'arr_Q_63_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1686 [1/1] (2.32ns)   --->   "%store_ln152 = store i18 %trunc_ln152_62, i6 %arr_Q_63_addr" [receiver.cpp:152]   --->   Operation 1686 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 35> <RAM>
ST_4 : Operation 1687 [1/1] (0.00ns)   --->   "%br_ln149 = br void %for.body371" [receiver.cpp:149]   --->   Operation 1687 'br' 'br_ln149' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.124ns
The critical path consists of the following:
	'alloca' operation ('i') [194]  (0.000 ns)
	'load' operation ('i', receiver.cpp:151) on local variable 'i' [198]  (0.000 ns)
	'add' operation ('add_ln151_32', receiver.cpp:151) [915]  (1.870 ns)
	'getelementptr' operation ('matched_I_12_addr_2', receiver.cpp:151) [921]  (0.000 ns)
	'load' operation ('matched_I_12_load_2', receiver.cpp:151) on array 'matched_I_12' [922]  (3.254 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation ('matched_I_12_load_1', receiver.cpp:151) on array 'matched_I_12' [212]  (3.254 ns)

 <State 3>: 5.593ns
The critical path consists of the following:
	'mul' operation ('mul_ln151', receiver.cpp:151) [217]  (5.593 ns)

 <State 4>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation ('arr_I_addr', receiver.cpp:151) [219]  (0.000 ns)
	'store' operation ('store_ln151', receiver.cpp:151) of variable 'trunc_ln6', receiver.cpp:151 on array 'arr_I' [220]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
