// Generated by CIRCT firtool-1.76.0
module Arbiter2_FU_output(	// src/main/scala/chisel3/util/Arbiter.scala:133:7
  output        io_in_0_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_0_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [6:0]  io_in_0_bits_RD,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_0_bits_RD_data,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_0_bits_RD_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_0_bits_fetch_PC,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_0_bits_branch_taken,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_0_bits_target_address,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_0_bits_branch_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_0_bits_address,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [1:0]  io_in_0_bits_memory_type,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_access_width,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_0_bits_is_unsigned,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_0_bits_wr_data,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [3:0]  io_in_0_bits_MOB_index,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [5:0]  io_in_0_bits_ROB_index,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [3:0]  io_in_0_bits_FTQ_index,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [1:0]  io_in_0_bits_fetch_packet_index,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_0_bits_exception,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_in_1_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_1_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [6:0]  io_in_1_bits_RD,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_1_bits_RD_data,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_1_bits_RD_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_1_bits_fetch_PC,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_1_bits_branch_taken,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_1_bits_target_address,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_1_bits_branch_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_1_bits_address,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [1:0]  io_in_1_bits_memory_type,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_access_width,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_1_bits_is_unsigned,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_1_bits_wr_data,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [3:0]  io_in_1_bits_MOB_index,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [5:0]  io_in_1_bits_ROB_index,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [3:0]  io_in_1_bits_FTQ_index,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [1:0]  io_in_1_bits_fetch_packet_index,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_1_bits_exception,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_out_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [6:0]  io_out_bits_RD,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [31:0] io_out_bits_RD_data,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_out_bits_RD_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [31:0] io_out_bits_fetch_PC,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_out_bits_branch_taken,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [31:0] io_out_bits_target_address,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_out_bits_branch_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [31:0] io_out_bits_address,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [1:0]  io_out_bits_memory_type,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_access_width,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_out_bits_is_unsigned,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [31:0] io_out_bits_wr_data,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [3:0]  io_out_bits_MOB_index,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [5:0]  io_out_bits_ROB_index,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [3:0]  io_out_bits_FTQ_index,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [1:0]  io_out_bits_fetch_packet_index,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_out_bits_exception	// src/main/scala/chisel3/util/Arbiter.scala:140:14
);

  assign io_in_0_ready = io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:133:7
  assign io_in_1_ready = ~io_in_0_valid & io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, :133:7, :153:19
  assign io_out_valid = io_in_0_valid | io_in_1_valid;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :154:31
  assign io_out_bits_RD = io_in_0_valid ? io_in_0_bits_RD : io_in_1_bits_RD;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_RD_data =
    io_in_0_valid ? io_in_0_bits_RD_data : io_in_1_bits_RD_data;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_RD_valid =
    io_in_0_valid ? io_in_0_bits_RD_valid : io_in_1_bits_RD_valid;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_fetch_PC =
    io_in_0_valid ? io_in_0_bits_fetch_PC : io_in_1_bits_fetch_PC;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_branch_taken =
    io_in_0_valid ? io_in_0_bits_branch_taken : io_in_1_bits_branch_taken;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_target_address =
    io_in_0_valid ? io_in_0_bits_target_address : io_in_1_bits_target_address;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_branch_valid =
    io_in_0_valid ? io_in_0_bits_branch_valid : io_in_1_bits_branch_valid;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_address =
    io_in_0_valid ? io_in_0_bits_address : io_in_1_bits_address;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_memory_type =
    io_in_0_valid ? io_in_0_bits_memory_type : io_in_1_bits_memory_type;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_access_width =
    io_in_0_valid ? io_in_0_bits_access_width : io_in_1_bits_access_width;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_is_unsigned =
    io_in_0_valid ? io_in_0_bits_is_unsigned : io_in_1_bits_is_unsigned;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_wr_data =
    io_in_0_valid ? io_in_0_bits_wr_data : io_in_1_bits_wr_data;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_MOB_index =
    io_in_0_valid ? io_in_0_bits_MOB_index : io_in_1_bits_MOB_index;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_ROB_index =
    io_in_0_valid ? io_in_0_bits_ROB_index : io_in_1_bits_ROB_index;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_FTQ_index =
    io_in_0_valid ? io_in_0_bits_FTQ_index : io_in_1_bits_FTQ_index;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_fetch_packet_index =
    io_in_0_valid ? io_in_0_bits_fetch_packet_index : io_in_1_bits_fetch_packet_index;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_exception =
    io_in_0_valid ? io_in_0_bits_exception : io_in_1_bits_exception;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
endmodule

