Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,957
design__instance__area,7334.53
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,5
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,1.0966960672931236E-8
power__switching__total,6.7341923148944716E-9
power__leakage__total,8.031798337526652E-9
power__total,2.573295176944157E-8
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.25464114870782806
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.256168010721202
timing__hold__ws__corner:nom_tt_025C_1v80,0.30723574554087235
timing__setup__ws__corner:nom_tt_025C_1v80,799998.4890166188
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.307236
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,999993.812500
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,5
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.25637162562967686
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2589954712891322
timing__hold__ws__corner:nom_ss_100C_1v60,0.8554412975665354
timing__setup__ws__corner:nom_ss_100C_1v60,799995.5786334908
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.855441
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,999987.500000
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,5
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.25385994025445646
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25500072220009795
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10716777768538255
timing__setup__ws__corner:nom_ff_n40C_1v95,799998.6636396064
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.107168
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,999996.250000
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,5
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2534605652656281
clock__skew__worst_setup,0.2544892424381875
timing__hold__ws,0.10564238671755781
timing__setup__ws,799995.5204258283
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.105642
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,999987.250000
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,957
design__instance__area__stdcell,7334.53
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.444697
design__instance__utilization__stdcell,0.444697
design__instance__count__class:inverter,24
design__instance__count__class:sequential_cell,92
design__instance__count__class:multi_input_combinational_cell,530
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1152
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,11915.2
design__violations,0
design__instance__count__class:timing_repair_buffer,70
design__instance__count__class:clock_buffer,11
design__instance__count__class:clock_inverter,5
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,30
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,744
route__net__special,2
route__drc_errors__iter:1,295
route__wirelength__iter:1,13696
route__drc_errors__iter:2,137
route__wirelength__iter:2,13601
route__drc_errors__iter:3,90
route__wirelength__iter:3,13491
route__drc_errors__iter:4,14
route__wirelength__iter:4,13476
route__drc_errors__iter:5,0
route__wirelength__iter:5,13476
route__drc_errors,0
route__wirelength,13476
route__vias,4960
route__vias__singlecut,4960
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,185.12
timing__unannotated_net__count__corner:nom_tt_025C_1v80,39
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,39
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,39
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,5
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2541952831285286
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2555575823294234
timing__hold__ws__corner:min_tt_025C_1v80,0.3051401995226263
timing__setup__ws__corner:min_tt_025C_1v80,799998.4890166188
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.305140
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,999993.812500
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,39
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,5
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.25620881141851093
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.25842159699147316
timing__hold__ws__corner:min_ss_100C_1v60,0.8518889168541741
timing__setup__ws__corner:min_ss_100C_1v60,799995.5204258283
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.851889
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,999987.375000
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,39
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,5
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2534605652656281
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2544892424381875
timing__hold__ws__corner:min_ff_n40C_1v95,0.10564238671755781
timing__setup__ws__corner:min_ff_n40C_1v95,799998.7218472691
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.105642
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,999996.250000
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,39
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,5
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.25539562854112585
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.257142203697287
timing__hold__ws__corner:max_tt_025C_1v80,0.3098746902338896
timing__setup__ws__corner:max_tt_025C_1v80,799998.4308089563
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.309875
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,999993.687500
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,39
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,5
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.25682437459192364
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.26022343350024796
timing__hold__ws__corner:max_ss_100C_1v60,0.8598483279874243
timing__setup__ws__corner:max_ss_100C_1v60,799995.5204258283
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.859848
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,999987.250000
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,39
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,5
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2546260496742661
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.25581049114158577
timing__hold__ws__corner:max_ff_n40C_1v95,0.1091401999667155
timing__setup__ws__corner:max_ff_n40C_1v95,799998.6054319439
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.109140
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,999996.250000
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,39
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,39
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,1.63934E-9
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,1.41177E-9
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,3.97423E-10
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,1.41177E-9
design_powergrid__voltage__worst,1.41177E-9
design_powergrid__voltage__worst__net:VPWR,1.8
design_powergrid__drop__worst,1.63934E-9
design_powergrid__drop__worst__net:VPWR,1.63934E-9
design_powergrid__voltage__worst__net:VGND,1.41177E-9
design_powergrid__drop__worst__net:VGND,1.41177E-9
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,3.94999999999999980140270701097805761126124934889958240091800689697265625E-10
ir__drop__worst,1.6399999999999999201620752290928760552812804007771774195134639739990234375E-9
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
