Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 11:11:45 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_71_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 ModCount131_instance/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No1_instance/Y_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.287ns (8.608%)  route 3.047ns (91.392%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.864ns = ( 5.864 - 4.000 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.355ns (routing 0.338ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.309ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=6377, routed)        1.355     2.306    ModCount131_instance/clk_IBUF_BUFG
    SLICE_X125Y441       FDCE                                         r  ModCount131_instance/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y441       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.385 f  ModCount131_instance/count_reg[2]/Q
                         net (fo=255, routed)         1.574     3.959    MUX_Product_0_impl_1_LUT_instance/instLUT/Q[1]
    SLICE_X130Y444       LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.109     4.068 r  MUX_Product_0_impl_1_LUT_instance/instLUT/Y[33]_i_3/O
                         net (fo=34, routed)          1.424     5.492    MUX_Product_0_impl_1_instance/MUX_Product_0_impl_1_LUT_out[3]
    SLICE_X123Y426       LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     5.591 r  MUX_Product_0_impl_1_instance/Y[12]_i_1/O
                         net (fo=1, routed)           0.049     5.640    Delay1No1_instance/Y_reg[33]_0[12]
    SLICE_X123Y426       FDCE                                         r  Delay1No1_instance/Y_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=6377, routed)        1.204     5.864    Delay1No1_instance/clk_IBUF_BUFG
    SLICE_X123Y426       FDCE                                         r  Delay1No1_instance/Y_reg[12]/C
                         clock pessimism              0.370     6.234    
                         clock uncertainty           -0.035     6.199    
    SLICE_X123Y426       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.224    Delay1No1_instance/Y_reg[12]
  -------------------------------------------------------------------
                         required time                          6.224    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                  0.584    




