// Copyright (C) 1991-2010 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition"

// DATE "10/10/2023 17:50:16"

// 
// Device: Altera EPM1270T144A5 Package TQFP144
// 

// 
// This Verilog file should be used for Active-HDL (Verilog) only
// 

`timescale 1 ps/ 1 ps

module do_dolechpha (
	clk,
	encA,
	encB,
	D);
input 	clk;
input 	encA;
input 	encB;
output 	[7:0] D;

// Design Ports Information
// clk	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// encB	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// encA	=>  Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// D[0]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[1]	=>  Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[2]	=>  Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[3]	=>  Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[4]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[5]	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[6]	=>  Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// D[7]	=>  Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("btvn_v.sdo");
// synopsys translate_on

wire \pre_encB~regout ;
wire \en_cnt~regout ;
wire \clk~combout ;
wire \encA~combout ;
wire \pre_encA~regout ;
wire \encB~combout ;
wire \Equal1~0 ;
wire \Add0~0 ;
wire \Add0~3 ;
wire \Add0~3COUT1_57 ;
wire \Add0~7_combout ;
wire \Add0~9 ;
wire \Add0~9COUT1_59 ;
wire \Add0~15 ;
wire \Add0~15COUT1_61 ;
wire \Add0~19_combout ;
wire \Add0~21 ;
wire \Add0~21COUT1_63 ;
wire \Add0~25_combout ;
wire \Add0~27 ;
wire \Add0~31_combout ;
wire \Add0~33 ;
wire \Add0~33COUT1_65 ;
wire \Add0~37_combout ;
wire \Add0~39 ;
wire \Add0~39COUT1_67 ;
wire \Add0~43_combout ;
wire \LessThan0~1_combout ;
wire \Add0~13_combout ;
wire \LessThan0~0_combout ;
wire \Add0~1_combout ;
wire \D[0]~reg0_regout ;
wire \D[1]~reg0_regout ;
wire \D[2]~reg0_regout ;
wire \D[3]~reg0_regout ;
wire \D[4]~reg0_regout ;
wire \D[5]~reg0_regout ;
wire \D[6]~reg0_regout ;
wire \D[7]~reg0_regout ;
wire [7:0] temp;


// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \encA~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\encA~combout ),
	.padio(encA));
// synopsys translate_off
defparam \encA~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y8_N0
maxii_lcell pre_encA(
// Equation(s):
// \pre_encA~regout  = DFFEAS(((\encA~combout )), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\encA~combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\pre_encA~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam pre_encA.lut_mask = "cccc";
defparam pre_encA.operation_mode = "normal";
defparam pre_encA.output_mode = "reg_only";
defparam pre_encA.register_cascade_mode = "off";
defparam pre_encA.sum_lutc_input = "datac";
defparam pre_encA.synch_mode = "off";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \encB~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\encB~combout ),
	.padio(encB));
// synopsys translate_off
defparam \encB~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y9_N2
maxii_lcell pre_encB(
// Equation(s):
// \Equal1~0  = ((\encB~combout  & (!pre_encB)))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\encB~combout ),
	.datac(\encB~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal1~0 ),
	.regout(\pre_encB~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam pre_encB.lut_mask = "0c0c";
defparam pre_encB.operation_mode = "normal";
defparam pre_encB.output_mode = "comb_only";
defparam pre_encB.register_cascade_mode = "off";
defparam pre_encB.sum_lutc_input = "qfbk";
defparam pre_encB.synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y9_N3
maxii_lcell en_cnt(
// Equation(s):
// \Add0~0  = (!\Equal1~0  & ((en_cnt) # ((\encA~combout  & !\pre_encA~regout ))))

	.clk(\clk~combout ),
	.dataa(\encA~combout ),
	.datab(\pre_encA~regout ),
	.datac(vcc),
	.datad(\Equal1~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~0 ),
	.regout(\en_cnt~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam en_cnt.lut_mask = "00f2";
defparam en_cnt.operation_mode = "normal";
defparam en_cnt.output_mode = "comb_only";
defparam en_cnt.register_cascade_mode = "off";
defparam en_cnt.sum_lutc_input = "qfbk";
defparam en_cnt.synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N0
maxii_lcell \Add0~1 (
// Equation(s):
// \Add0~1_combout  = ((!temp[0]))
// \Add0~3  = CARRY(((temp[0])))
// \Add0~3COUT1_57  = CARRY(((temp[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(temp[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~1_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~3 ),
	.cout1(\Add0~3COUT1_57 ));
// synopsys translate_off
defparam \Add0~1 .lut_mask = "33cc";
defparam \Add0~1 .operation_mode = "arithmetic";
defparam \Add0~1 .output_mode = "comb_only";
defparam \Add0~1 .register_cascade_mode = "off";
defparam \Add0~1 .sum_lutc_input = "datac";
defparam \Add0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N1
maxii_lcell \Add0~7 (
// Equation(s):
// \Add0~7_combout  = (temp[1] $ ((\Add0~3 )))
// \Add0~9  = CARRY(((!\Add0~3 ) # (!temp[1])))
// \Add0~9COUT1_59  = CARRY(((!\Add0~3COUT1_57 ) # (!temp[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(temp[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~3 ),
	.cin1(\Add0~3COUT1_57 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~7_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~9 ),
	.cout1(\Add0~9COUT1_59 ));
// synopsys translate_off
defparam \Add0~7 .cin0_used = "true";
defparam \Add0~7 .cin1_used = "true";
defparam \Add0~7 .lut_mask = "3c3f";
defparam \Add0~7 .operation_mode = "arithmetic";
defparam \Add0~7 .output_mode = "comb_only";
defparam \Add0~7 .register_cascade_mode = "off";
defparam \Add0~7 .sum_lutc_input = "cin";
defparam \Add0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N4
maxii_lcell \temp[1] (
// Equation(s):
// temp[1] = DFFEAS((\Add0~0  & ((\Add0~7_combout ) # ((!\LessThan0~1_combout  & !\LessThan0~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\LessThan0~1_combout ),
	.datab(\LessThan0~0_combout ),
	.datac(\Add0~7_combout ),
	.datad(\Add0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(temp[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \temp[1] .lut_mask = "f100";
defparam \temp[1] .operation_mode = "normal";
defparam \temp[1] .output_mode = "reg_only";
defparam \temp[1] .register_cascade_mode = "off";
defparam \temp[1] .sum_lutc_input = "datac";
defparam \temp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N2
maxii_lcell \Add0~13 (
// Equation(s):
// \Add0~13_combout  = temp[2] $ ((((!\Add0~9 ))))
// \Add0~15  = CARRY((temp[2] & ((!\Add0~9 ))))
// \Add0~15COUT1_61  = CARRY((temp[2] & ((!\Add0~9COUT1_59 ))))

	.clk(gnd),
	.dataa(temp[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~9 ),
	.cin1(\Add0~9COUT1_59 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~13_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~15 ),
	.cout1(\Add0~15COUT1_61 ));
// synopsys translate_off
defparam \Add0~13 .cin0_used = "true";
defparam \Add0~13 .cin1_used = "true";
defparam \Add0~13 .lut_mask = "a50a";
defparam \Add0~13 .operation_mode = "arithmetic";
defparam \Add0~13 .output_mode = "comb_only";
defparam \Add0~13 .register_cascade_mode = "off";
defparam \Add0~13 .sum_lutc_input = "cin";
defparam \Add0~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N3
maxii_lcell \Add0~19 (
// Equation(s):
// \Add0~19_combout  = temp[3] $ ((((\Add0~15 ))))
// \Add0~21  = CARRY(((!\Add0~15 )) # (!temp[3]))
// \Add0~21COUT1_63  = CARRY(((!\Add0~15COUT1_61 )) # (!temp[3]))

	.clk(gnd),
	.dataa(temp[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~15 ),
	.cin1(\Add0~15COUT1_61 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~19_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~21 ),
	.cout1(\Add0~21COUT1_63 ));
// synopsys translate_off
defparam \Add0~19 .cin0_used = "true";
defparam \Add0~19 .cin1_used = "true";
defparam \Add0~19 .lut_mask = "5a5f";
defparam \Add0~19 .operation_mode = "arithmetic";
defparam \Add0~19 .output_mode = "comb_only";
defparam \Add0~19 .register_cascade_mode = "off";
defparam \Add0~19 .sum_lutc_input = "cin";
defparam \Add0~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N8
maxii_lcell \temp[3] (
// Equation(s):
// temp[3] = DFFEAS((\Add0~0  & ((\Add0~19_combout ) # ((!\LessThan0~1_combout  & !\LessThan0~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\LessThan0~1_combout ),
	.datab(\LessThan0~0_combout ),
	.datac(\Add0~19_combout ),
	.datad(\Add0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(temp[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \temp[3] .lut_mask = "f100";
defparam \temp[3] .operation_mode = "normal";
defparam \temp[3] .output_mode = "reg_only";
defparam \temp[3] .register_cascade_mode = "off";
defparam \temp[3] .sum_lutc_input = "datac";
defparam \temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N4
maxii_lcell \Add0~25 (
// Equation(s):
// \Add0~25_combout  = temp[4] $ ((((!\Add0~21 ))))
// \Add0~27  = CARRY((temp[4] & ((!\Add0~21COUT1_63 ))))

	.clk(gnd),
	.dataa(temp[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~21 ),
	.cin1(\Add0~21COUT1_63 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~25_combout ),
	.regout(),
	.cout(\Add0~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~25 .cin0_used = "true";
defparam \Add0~25 .cin1_used = "true";
defparam \Add0~25 .lut_mask = "a50a";
defparam \Add0~25 .operation_mode = "arithmetic";
defparam \Add0~25 .output_mode = "comb_only";
defparam \Add0~25 .register_cascade_mode = "off";
defparam \Add0~25 .sum_lutc_input = "cin";
defparam \Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N7
maxii_lcell \temp[4] (
// Equation(s):
// temp[4] = DFFEAS((\Add0~0  & ((\Add0~25_combout ) # ((!\LessThan0~1_combout  & !\LessThan0~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Add0~0 ),
	.datab(\LessThan0~1_combout ),
	.datac(\LessThan0~0_combout ),
	.datad(\Add0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(temp[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \temp[4] .lut_mask = "aa02";
defparam \temp[4] .operation_mode = "normal";
defparam \temp[4] .output_mode = "reg_only";
defparam \temp[4] .register_cascade_mode = "off";
defparam \temp[4] .sum_lutc_input = "datac";
defparam \temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N5
maxii_lcell \Add0~31 (
// Equation(s):
// \Add0~31_combout  = (temp[5] $ ((\Add0~27 )))
// \Add0~33  = CARRY(((!\Add0~27 ) # (!temp[5])))
// \Add0~33COUT1_65  = CARRY(((!\Add0~27 ) # (!temp[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(temp[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~31_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~33 ),
	.cout1(\Add0~33COUT1_65 ));
// synopsys translate_off
defparam \Add0~31 .cin_used = "true";
defparam \Add0~31 .lut_mask = "3c3f";
defparam \Add0~31 .operation_mode = "arithmetic";
defparam \Add0~31 .output_mode = "comb_only";
defparam \Add0~31 .register_cascade_mode = "off";
defparam \Add0~31 .sum_lutc_input = "cin";
defparam \Add0~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N5
maxii_lcell \temp[5] (
// Equation(s):
// temp[5] = DFFEAS((\Add0~0  & ((\Add0~31_combout ) # ((!\LessThan0~1_combout  & !\LessThan0~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Add0~0 ),
	.datab(\LessThan0~1_combout ),
	.datac(\LessThan0~0_combout ),
	.datad(\Add0~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(temp[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \temp[5] .lut_mask = "aa02";
defparam \temp[5] .operation_mode = "normal";
defparam \temp[5] .output_mode = "reg_only";
defparam \temp[5] .register_cascade_mode = "off";
defparam \temp[5] .sum_lutc_input = "datac";
defparam \temp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N6
maxii_lcell \Add0~37 (
// Equation(s):
// \Add0~37_combout  = (temp[6] $ ((!(!\Add0~27  & \Add0~33 ) # (\Add0~27  & \Add0~33COUT1_65 ))))
// \Add0~39  = CARRY(((temp[6] & !\Add0~33 )))
// \Add0~39COUT1_67  = CARRY(((temp[6] & !\Add0~33COUT1_65 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(temp[6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~27 ),
	.cin0(\Add0~33 ),
	.cin1(\Add0~33COUT1_65 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~37_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~39 ),
	.cout1(\Add0~39COUT1_67 ));
// synopsys translate_off
defparam \Add0~37 .cin0_used = "true";
defparam \Add0~37 .cin1_used = "true";
defparam \Add0~37 .cin_used = "true";
defparam \Add0~37 .lut_mask = "c30c";
defparam \Add0~37 .operation_mode = "arithmetic";
defparam \Add0~37 .output_mode = "comb_only";
defparam \Add0~37 .register_cascade_mode = "off";
defparam \Add0~37 .sum_lutc_input = "cin";
defparam \Add0~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N6
maxii_lcell \temp[6] (
// Equation(s):
// temp[6] = DFFEAS((\Add0~0  & ((\Add0~37_combout ) # ((!\LessThan0~1_combout  & !\LessThan0~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Add0~0 ),
	.datab(\LessThan0~1_combout ),
	.datac(\LessThan0~0_combout ),
	.datad(\Add0~37_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(temp[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \temp[6] .lut_mask = "aa02";
defparam \temp[6] .operation_mode = "normal";
defparam \temp[6] .output_mode = "reg_only";
defparam \temp[6] .register_cascade_mode = "off";
defparam \temp[6] .sum_lutc_input = "datac";
defparam \temp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N7
maxii_lcell \Add0~43 (
// Equation(s):
// \Add0~43_combout  = (((!\Add0~27  & \Add0~39 ) # (\Add0~27  & \Add0~39COUT1_67 ) $ (temp[7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(temp[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~27 ),
	.cin0(\Add0~39 ),
	.cin1(\Add0~39COUT1_67 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~43 .cin0_used = "true";
defparam \Add0~43 .cin1_used = "true";
defparam \Add0~43 .cin_used = "true";
defparam \Add0~43 .lut_mask = "0ff0";
defparam \Add0~43 .operation_mode = "normal";
defparam \Add0~43 .output_mode = "comb_only";
defparam \Add0~43 .register_cascade_mode = "off";
defparam \Add0~43 .sum_lutc_input = "cin";
defparam \Add0~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N8
maxii_lcell \temp[7] (
// Equation(s):
// temp[7] = DFFEAS((\Add0~0  & ((\Add0~43_combout ) # ((!\LessThan0~0_combout  & !\LessThan0~1_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\LessThan0~0_combout ),
	.datab(\LessThan0~1_combout ),
	.datac(\Add0~43_combout ),
	.datad(\Add0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(temp[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \temp[7] .lut_mask = "f100";
defparam \temp[7] .operation_mode = "normal";
defparam \temp[7] .output_mode = "reg_only";
defparam \temp[7] .register_cascade_mode = "off";
defparam \temp[7] .sum_lutc_input = "datac";
defparam \temp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N6
maxii_lcell \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (((!temp[5]) # (!temp[4])) # (!temp[7])) # (!temp[6])

	.clk(gnd),
	.dataa(temp[6]),
	.datab(temp[7]),
	.datac(temp[4]),
	.datad(temp[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = "7fff";
defparam \LessThan0~1 .operation_mode = "normal";
defparam \LessThan0~1 .output_mode = "comb_only";
defparam \LessThan0~1 .register_cascade_mode = "off";
defparam \LessThan0~1 .sum_lutc_input = "datac";
defparam \LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y9_N1
maxii_lcell \temp[2] (
// Equation(s):
// temp[2] = DFFEAS((\Add0~0  & ((\Add0~13_combout ) # ((!\LessThan0~1_combout  & !\LessThan0~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\Add0~0 ),
	.datab(\LessThan0~1_combout ),
	.datac(\LessThan0~0_combout ),
	.datad(\Add0~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(temp[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \temp[2] .lut_mask = "aa02";
defparam \temp[2] .operation_mode = "normal";
defparam \temp[2] .output_mode = "reg_only";
defparam \temp[2] .register_cascade_mode = "off";
defparam \temp[2] .sum_lutc_input = "datac";
defparam \temp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N9
maxii_lcell \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (((!temp[3]) # (!temp[1])) # (!temp[2])) # (!temp[0])

	.clk(gnd),
	.dataa(temp[0]),
	.datab(temp[2]),
	.datac(temp[1]),
	.datad(temp[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = "7fff";
defparam \LessThan0~0 .operation_mode = "normal";
defparam \LessThan0~0 .output_mode = "comb_only";
defparam \LessThan0~0 .register_cascade_mode = "off";
defparam \LessThan0~0 .sum_lutc_input = "datac";
defparam \LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y10_N9
maxii_lcell \temp[0] (
// Equation(s):
// temp[0] = DFFEAS((\Add0~0  & ((\Add0~1_combout ) # ((!\LessThan0~0_combout  & !\LessThan0~1_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\LessThan0~0_combout ),
	.datab(\LessThan0~1_combout ),
	.datac(\Add0~1_combout ),
	.datad(\Add0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(temp[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \temp[0] .lut_mask = "f100";
defparam \temp[0] .operation_mode = "normal";
defparam \temp[0] .output_mode = "reg_only";
defparam \temp[0] .register_cascade_mode = "off";
defparam \temp[0] .sum_lutc_input = "datac";
defparam \temp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N8
maxii_lcell \D[0]~reg0 (
// Equation(s):
// \D[0]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Equal1~0 , temp[0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(temp[0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\D[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \D[0]~reg0 .lut_mask = "0000";
defparam \D[0]~reg0 .operation_mode = "normal";
defparam \D[0]~reg0 .output_mode = "reg_only";
defparam \D[0]~reg0 .register_cascade_mode = "off";
defparam \D[0]~reg0 .sum_lutc_input = "datac";
defparam \D[0]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y9_N9
maxii_lcell \D[1]~reg0 (
// Equation(s):
// \D[1]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Equal1~0 , temp[1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(temp[1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\D[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \D[1]~reg0 .lut_mask = "0000";
defparam \D[1]~reg0 .operation_mode = "normal";
defparam \D[1]~reg0 .output_mode = "reg_only";
defparam \D[1]~reg0 .register_cascade_mode = "off";
defparam \D[1]~reg0 .sum_lutc_input = "datac";
defparam \D[1]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y9_N0
maxii_lcell \D[2]~reg0 (
// Equation(s):
// \D[2]~reg0_regout  = DFFEAS((((temp[2]))), GLOBAL(\clk~combout ), VCC, , \Equal1~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(temp[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\D[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \D[2]~reg0 .lut_mask = "ff00";
defparam \D[2]~reg0 .operation_mode = "normal";
defparam \D[2]~reg0 .output_mode = "reg_only";
defparam \D[2]~reg0 .register_cascade_mode = "off";
defparam \D[2]~reg0 .sum_lutc_input = "datac";
defparam \D[2]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N3
maxii_lcell \D[3]~reg0 (
// Equation(s):
// \D[3]~reg0_regout  = DFFEAS((((temp[3]))), GLOBAL(\clk~combout ), VCC, , \Equal1~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(temp[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\D[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \D[3]~reg0 .lut_mask = "ff00";
defparam \D[3]~reg0 .operation_mode = "normal";
defparam \D[3]~reg0 .output_mode = "reg_only";
defparam \D[3]~reg0 .register_cascade_mode = "off";
defparam \D[3]~reg0 .sum_lutc_input = "datac";
defparam \D[3]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N0
maxii_lcell \D[4]~reg0 (
// Equation(s):
// \D[4]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Equal1~0 , temp[4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(temp[4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\D[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \D[4]~reg0 .lut_mask = "0000";
defparam \D[4]~reg0 .operation_mode = "normal";
defparam \D[4]~reg0 .output_mode = "reg_only";
defparam \D[4]~reg0 .register_cascade_mode = "off";
defparam \D[4]~reg0 .sum_lutc_input = "datac";
defparam \D[4]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y10_N7
maxii_lcell \D[5]~reg0 (
// Equation(s):
// \D[5]~reg0_regout  = DFFEAS((((temp[5]))), GLOBAL(\clk~combout ), VCC, , \Equal1~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(temp[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\D[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \D[5]~reg0 .lut_mask = "ff00";
defparam \D[5]~reg0 .operation_mode = "normal";
defparam \D[5]~reg0 .output_mode = "reg_only";
defparam \D[5]~reg0 .register_cascade_mode = "off";
defparam \D[5]~reg0 .sum_lutc_input = "datac";
defparam \D[5]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y10_N5
maxii_lcell \D[6]~reg0 (
// Equation(s):
// \D[6]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \Equal1~0 , temp[6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(temp[6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\D[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \D[6]~reg0 .lut_mask = "0000";
defparam \D[6]~reg0 .operation_mode = "normal";
defparam \D[6]~reg0 .output_mode = "reg_only";
defparam \D[6]~reg0 .register_cascade_mode = "off";
defparam \D[6]~reg0 .sum_lutc_input = "datac";
defparam \D[6]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y10_N2
maxii_lcell \D[7]~reg0 (
// Equation(s):
// \D[7]~reg0_regout  = DFFEAS((((temp[7]))), GLOBAL(\clk~combout ), VCC, , \Equal1~0 , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(temp[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\D[7]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \D[7]~reg0 .lut_mask = "ff00";
defparam \D[7]~reg0 .operation_mode = "normal";
defparam \D[7]~reg0 .output_mode = "reg_only";
defparam \D[7]~reg0 .register_cascade_mode = "off";
defparam \D[7]~reg0 .sum_lutc_input = "datac";
defparam \D[7]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \D[0]~I (
	.datain(\D[0]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(D[0]));
// synopsys translate_off
defparam \D[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \D[1]~I (
	.datain(\D[1]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(D[1]));
// synopsys translate_off
defparam \D[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \D[2]~I (
	.datain(\D[2]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(D[2]));
// synopsys translate_off
defparam \D[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \D[3]~I (
	.datain(\D[3]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(D[3]));
// synopsys translate_off
defparam \D[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \D[4]~I (
	.datain(\D[4]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(D[4]));
// synopsys translate_off
defparam \D[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \D[5]~I (
	.datain(\D[5]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(D[5]));
// synopsys translate_off
defparam \D[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \D[6]~I (
	.datain(\D[6]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(D[6]));
// synopsys translate_off
defparam \D[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \D[7]~I (
	.datain(\D[7]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(D[7]));
// synopsys translate_off
defparam \D[7]~I .operation_mode = "output";
// synopsys translate_on

endmodule
