FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"SR_DATA";
2"UN$1$GENERALUTILITIES$I4$GENERICDELAYIN";
3"SR_CLK";
4"UN$1$INPORT$I33$A";
5"UN$1$GENERALUTILITIES$I4$GENERICPULSEIN";
6"UN$1$GENERALUTILITIES$I4$RIBBONPULSEINP";
7"UN$1$GENERALUTILITIES$I4$RIBBONPULSEINN";
8"UN$1$GENERALUTILITIES$I4$PULSEINVIN";
9"LVDS_TO_ECL_IN_N";
10"NIM_TO_ECL_IN";
11"ECL_TO_TTL_IN";
12"ECL_TO_LVDS_IN";
13"ECL_TO_NIM_IN";
14"LVDS_TO_ECL_IN_P";
15"ECL_TO_NIM_OUT";
16"LVDS_TO_ECL_OUT";
17"TTL_TO_ECL_OUT";
18"NIM_TO_ECL_OUT";
19"ECL_TO_TTL_OUT";
20"ECL_TO_LVDS_OUT_P";
21"ECL_TO_LVDS_OUT_N";
22"TTL_TO_ECL_IN";
%"MICROZED_MODULE"
"1","(-500,2775)","0","tubii_tk2_lib","I1";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"LE<0..2>"
VHDL_MODE"OUT"0;
"CLK"
VHDL_MODE"OUT"3;
"DATA"
VHDL_MODE"OUT"1;
"GENERIC_PULSE"
VHDL_MODE"OUT"5;
"GENERIC_DELAY_OUT"
VHDL_MODE"OUT"2;
"GENERIC_DELAY_IN"
VHDL_MODE"IN"4;
%"CNTRL_REGISTER"
"1","(1050,4250)","0","tubii_tk2_lib","I10";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"DATA_RDY"
VHDL_MODE"IN"0;
"REG_VAL"
VHDL_MODE"OUT"0;
"DISPLAY<1..3>"
VHDL_MODE"OUT"0;
"ECAL_ENABLE"
VHDL_MODE"OUT"0;
"LO_SEL"
VHDL_MODE"OUT"0;
"DEFAULT_CLK_SEL"
VHDL_MODE"OUT"0;
"READ_BIT"
VHDL_MODE"IN"0;
"LE"
VHDL_MODE"IN"0;
"CLK"
VHDL_MODE"IN"3;
"DATA"
VHDL_MODE"IN"1;
%"TUBII_SPKR"
"1","(-3100,300)","2","tubii_tk2_lib","I11";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"SPKR_SIG"
VHDL_MODE"IN"0;
%"BASELINE_BUFFER"
"1","(-3850,375)","0","tubii_tk2_lib","I12";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
%"LO_GEN"
"1","(1600,2050)","0","tubii_tk2_lib","I13";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"LO"
VHDL_MODE"OUT"0;
"LO* \B"
VHDL_MODE"OUT"0;
"DGT_N \B"
VHDL_MODE"OUT"0;
"DGT_P"
VHDL_MODE"OUT"0;
"MTCD_LO* \B"
VHDL_MODE"IN"0;
"LO_SEL"
VHDL_MODE"IN"0;
"LE"
VHDL_MODE"IN"0;
"DATA"
VHDL_MODE"IN"1;
"CLK"
VHDL_MODE"IN"3;
"GT_TTL"
VHDL_MODE"IN"0;
%"INPORT"
"1","(-4250,2750)","0","standard","I14";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"22;
%"INPORT"
"1","(-4250,2675)","0","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"14;
%"INPORT"
"1","(-4250,2625)","0","standard","I16";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"9;
%"INPORT"
"1","(-4250,2525)","0","standard","I17";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"10;
%"INPORT"
"1","(-4250,2450)","0","standard","I18";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"11;
%"INPORT"
"1","(-4250,2375)","0","standard","I19";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"12;
%"CLOCKS"
"1","(-3050,4450)","0","tubii_tk2_lib","I2";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"TUB_CLK_IN"
VHDL_MODE"OUT"0;
"CLK100_TTL"
VHDL_MODE"OUT"0;
"CLK_100_N \B"
VHDL_MODE"OUT"0;
"CLK100_P"
VHDL_MODE"OUT"0;
%"INPORT"
"1","(-4250,2300)","0","standard","I20";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"13;
%"OUTPORT"
"1","(-1675,2950)","0","standard","I21";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"17;
%"OUTPORT"
"1","(-1675,2775)","0","standard","I23";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"16;
%"OUTPORT"
"1","(-1675,2600)","0","standard","I25";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"18;
%"OUTPORT"
"1","(-1675,2500)","0","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"19;
%"OUTPORT"
"1","(-1675,2425)","0","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"20;
%"OUTPORT"
"1","(-1675,2350)","0","standard","I28";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"21;
%"OUTPORT"
"1","(-1675,2275)","0","standard","I29";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"15;
%"MTCA_MIMIC"
"1","(-650,475)","0","tubii_tk2_lib","I3";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"DATA_RDY"
VHDL_MODE"IN"0;
"DATA"
VHDL_MODE"IN"1;
"CLK"
VHDL_MODE"IN"3;
"LE"
VHDL_MODE"IN"0;
"PULSE2_ANAL"
VHDL_MODE"IN"0;
"PULSE1_ANAL"
VHDL_MODE"IN"0;
"LO* \B"
VHDL_MODE"IN"0;
"GT"
VHDL_MODE"IN"0;
"DGT"
VHDL_MODE"IN"0;
"TRIG2_OUT_N \B"
VHDL_MODE"OUT"0;
"TRIG2_OUT_P"
VHDL_MODE"OUT"0;
"TRIG1_OUT_N \B"
VHDL_MODE"OUT"0;
"TRIG1_OUT_P"
VHDL_MODE"OUT"0;
%"INPORT"
"1","(-4225,2850)","0","standard","I30";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"8;
%"INPORT"
"1","(-4225,2900)","0","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"7;
%"INPORT"
"1","(-4225,2975)","0","standard","I32";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"6;
%"INPORT"
"1","(-1800,3850)","0","standard","I33";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"4;
%"GENERAL_UTILITIES"
"1","(-2700,2675)","0","tubii_tk2_lib","I4";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"DATA"
VHDL_MODE"IN"1;
"RIBBON_PULSE_IN_P"
VHDL_MODE"IN"6;
"LE"
VHDL_MODE"IN"0;
"CLK"
VHDL_MODE"IN"3;
"RIBBON_PULSE_IN_N \B"
VHDL_MODE"IN"7;
"PULSE_INV_IN"
VHDL_MODE"IN"8;
"ECL_TO_NIM_IN"
VHDL_MODE"IN"13;
"ECL_TO_LVDS_IN"
VHDL_MODE"IN"12;
"ECL_TO_TTL_IN"
VHDL_MODE"IN"11;
"NIM_TO_ECL_IN"
VHDL_MODE"IN"10;
"LVDS_TO_ECL_IN_N \B"
VHDL_MODE"IN"9;
"LVDS_TO_ECL_IN_P"
VHDL_MODE"IN"14;
"TTL_TO_ECL_IN"
VHDL_MODE"IN"22;
"ECL_TO_NIM_OUT"
VHDL_MODE"OUT"15;
"ECL_TO_LVDS_OUT_N \B"
VHDL_MODE"OUT"21;
"ECL_TO_LVDS_OUT_P"
VHDL_MODE"OUT"20;
"ECL_TO_TTL_OUT"
VHDL_MODE"OUT"19;
"NIM_TO_ECL_OUT"
VHDL_MODE"OUT"18;
"PULSE_INV_OUT"
VHDL_MODE"OUT"0;
"RIBBON_PULSE_OUT_N \B"
VHDL_MODE"OUT"0;
"RIBBON_PULSE_OUT_P"
VHDL_MODE"OUT"0;
"GENERIC_DELAY_OUT"
VHDL_MODE"OUT"0;
"GENERIC_PULSE_OUT"
VHDL_MODE"OUT"0;
"GENERIC_DELAY_IN"
VHDL_MODE"IN"2;
"GENERIC_PULSE_IN"
VHDL_MODE"IN"5;
"TTL_TO_ECL_OUT"
VHDL_MODE"OUT"17;
"LVDS_TO_ECL_OUT"
VHDL_MODE"OUT"16;
%"POWER"
"1","(3225,925)","0","tubii_tk2_lib","I5";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
%"ECAL_CONTROL"
"1","(1400,1150)","0","tubii_tk2_lib","I6";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"EXT_PED_OUT"
VHDL_MODE"OUT"0;
"EXT_PED_IN"
VHDL_MODE"IN"0;
"GT"
VHDL_MODE"IN"0;
"ECAL_ACTIVE"
VHDL_MODE"IN"0;
%"CAEN_COMS"
"1","(1600,3100)","0","tubii_tk2_lib","I8";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"CAEN_OUT_ANAL<0..8>"
VHDL_MODE"OUT"0;
"SCOPE_OUT_ANAL<0..8>"
VHDL_MODE"OUT"0;
"GT_NIM"
VHDL_MODE"OUT"0;
"SYNC24_LVDS_N \B"
VHDL_MODE"OUT"0;
"SYNC24_LVDS_P"
VHDL_MODE"OUT"0;
"SYNC_LVDS_N \B"
VHDL_MODE"OUT"0;
"SYNC_LVDS_P"
VHDL_MODE"OUT"0;
"DATA_RDY"
VHDL_MODE"IN"0;
"LE"
VHDL_MODE"IN"0;
"CLK"
VHDL_MODE"IN"3;
"DATA"
VHDL_MODE"IN"1;
"PULSE_IN_ANAL<0..11>"
VHDL_MODE"IN"0;
"SYNC24_N \B"
VHDL_MODE"IN"0;
"GT_N \B"
VHDL_MODE"IN"0;
"GT_P"
VHDL_MODE"IN"0;
"SYNC24_P"
VHDL_MODE"IN"0;
"SYNC_N \B"
VHDL_MODE"IN"0;
"SYNC_P"
VHDL_MODE"IN"0;
%"ELLIE_COMS"
"1","(-2700,1175)","0","tubii_tk2_lib","I9";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
END.
