// Seed: 3104489073
module module_0 (
    input tri0 id_0,
    input wand id_1
);
  wire id_3;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    input tri id_2,
    output supply0 id_3
);
  wire id_5;
  module_0(
      id_2, id_2
  );
endmodule
module module_2 (
    input tri id_0,
    input supply0 id_1,
    output wor id_2
    , id_6,
    input uwire id_3,
    input tri1 id_4
);
  uwire id_7;
  module_0(
      id_3, id_1
  );
  assign id_7 = {{1{1}} | ('d0) {id_3}};
  wire id_8;
endmodule
