Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Tue Jan 09 12:06:46 2024
| Host             : LAPTOP-AB75201K running 64-bit major release  (build 9200)
| Command          : report_power -file vga_test_power_routed.rpt -pb vga_test_power_summary_routed.pb -rpx vga_test_power_routed.rpx
| Design           : vga_test
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 19.799 (Junction temp exceeded!) |
| Dynamic (W)              | 19.094                           |
| Device Static (W)        | 0.705                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 115.3                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     5.231 |     1745 |       --- |             --- |
|   LUT as Logic |     4.399 |      892 |     63400 |            1.41 |
|   CARRY4       |     0.735 |      191 |     15850 |            1.21 |
|   BUFG         |     0.052 |        2 |        32 |            6.25 |
|   Register     |     0.044 |      192 |    126800 |            0.15 |
|   F7/F8 Muxes  |    <0.001 |      108 |     63400 |            0.17 |
|   Others       |     0.000 |      259 |       --- |             --- |
| Signals        |     8.988 |     1721 |       --- |             --- |
| Block RAM      |     2.036 |       88 |       135 |           65.19 |
| DSPs           |     1.836 |        3 |       240 |            1.25 |
| I/O            |     1.001 |       16 |       210 |            7.62 |
| Static Power   |     0.705 |          |           |                 |
| Total          |    19.799 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    18.378 |      17.914 |      0.464 |
| Vccaux    |       1.800 |     0.109 |       0.037 |      0.073 |
| Vcco33    |       3.300 |     0.286 |       0.282 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.244 |       0.182 |      0.061 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| vga_test                                         |    19.094 |
|   clr_syn_inst                                   |    14.998 |
|     bg_inst                                      |     0.009 |
|     chara_inst                                   |     3.715 |
|       ROM1_inst                                  |     0.509 |
|         U0                                       |     0.509 |
|           inst_blk_mem_gen                       |     0.509 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.509 |
|               valid.cstr                         |     0.509 |
|                 bindec_a.bindec_inst_a           |     0.108 |
|                 has_mux_a.A                      |     0.021 |
|                 ramloop[0].ram.r                 |     0.003 |
|                   prim_init.ram                  |     0.003 |
|                 ramloop[10].ram.r                |     0.003 |
|                   prim_init.ram                  |     0.003 |
|                 ramloop[11].ram.r                |     0.003 |
|                   prim_init.ram                  |     0.003 |
|                 ramloop[12].ram.r                |     0.003 |
|                   prim_init.ram                  |     0.003 |
|                 ramloop[13].ram.r                |     0.003 |
|                   prim_init.ram                  |     0.003 |
|                 ramloop[14].ram.r                |     0.003 |
|                   prim_init.ram                  |     0.003 |
|                 ramloop[15].ram.r                |     0.003 |
|                   prim_init.ram                  |     0.003 |
|                 ramloop[16].ram.r                |     0.107 |
|                   prim_init.ram                  |     0.107 |
|                 ramloop[17].ram.r                |     0.100 |
|                   prim_init.ram                  |     0.100 |
|                 ramloop[18].ram.r                |     0.100 |
|                   prim_init.ram                  |     0.100 |
|                 ramloop[1].ram.r                 |     0.003 |
|                   prim_init.ram                  |     0.003 |
|                 ramloop[2].ram.r                 |     0.003 |
|                   prim_init.ram                  |     0.003 |
|                 ramloop[3].ram.r                 |     0.011 |
|                   prim_init.ram                  |     0.011 |
|                 ramloop[4].ram.r                 |     0.003 |
|                   prim_init.ram                  |     0.003 |
|                 ramloop[5].ram.r                 |     0.010 |
|                   prim_init.ram                  |     0.010 |
|                 ramloop[6].ram.r                 |     0.003 |
|                   prim_init.ram                  |     0.003 |
|                 ramloop[7].ram.r                 |     0.010 |
|                   prim_init.ram                  |     0.010 |
|                 ramloop[8].ram.r                 |     0.003 |
|                   prim_init.ram                  |     0.003 |
|                 ramloop[9].ram.r                 |     0.003 |
|                   prim_init.ram                  |     0.003 |
|       ROM2_inst                                  |     0.510 |
|         U0                                       |     0.510 |
|           inst_blk_mem_gen                       |     0.510 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.510 |
|               valid.cstr                         |     0.510 |
|                 bindec_a.bindec_inst_a           |     0.109 |
|                 has_mux_a.A                      |     0.022 |
|                 ramloop[0].ram.r                 |     0.003 |
|                   prim_init.ram                  |     0.003 |
|                 ramloop[10].ram.r                |     0.003 |
|                   prim_init.ram                  |     0.003 |
|                 ramloop[11].ram.r                |     0.003 |
|                   prim_init.ram                  |     0.003 |
|                 ramloop[12].ram.r                |     0.003 |
|                   prim_init.ram                  |     0.003 |
|                 ramloop[13].ram.r                |     0.003 |
|                   prim_init.ram                  |     0.003 |
|                 ramloop[14].ram.r                |     0.003 |
|                   prim_init.ram                  |     0.003 |
|                 ramloop[15].ram.r                |     0.003 |
|                   prim_init.ram                  |     0.003 |
|                 ramloop[16].ram.r                |     0.101 |
|                   prim_init.ram                  |     0.101 |
|                 ramloop[17].ram.r                |     0.102 |
|                   prim_init.ram                  |     0.102 |
|                 ramloop[18].ram.r                |     0.099 |
|                   prim_init.ram                  |     0.099 |
|                 ramloop[1].ram.r                 |     0.003 |
|                   prim_init.ram                  |     0.003 |
|                 ramloop[2].ram.r                 |     0.003 |
|                   prim_init.ram                  |     0.003 |
|                 ramloop[3].ram.r                 |     0.012 |
|                   prim_init.ram                  |     0.012 |
|                 ramloop[4].ram.r                 |     0.003 |
|                   prim_init.ram                  |     0.003 |
|                 ramloop[5].ram.r                 |     0.012 |
|                   prim_init.ram                  |     0.012 |
|                 ramloop[6].ram.r                 |     0.003 |
|                   prim_init.ram                  |     0.003 |
|                 ramloop[7].ram.r                 |     0.012 |
|                   prim_init.ram                  |     0.012 |
|                 ramloop[8].ram.r                 |     0.003 |
|                   prim_init.ram                  |     0.003 |
|                 ramloop[9].ram.r                 |     0.003 |
|                   prim_init.ram                  |     0.003 |
|     road_inst                                    |     1.046 |
|       ROM_inst                                   |     0.738 |
|         U0                                       |     0.738 |
|           inst_blk_mem_gen                       |     0.738 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.738 |
|               valid.cstr                         |     0.738 |
|                 bindec_a.bindec_inst_a           |     0.013 |
|                 has_mux_a.A                      |     0.018 |
|                 ramloop[0].ram.r                 |     0.002 |
|                   prim_init.ram                  |     0.002 |
|                 ramloop[10].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[11].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[12].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[13].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[14].ram.r                |     0.004 |
|                   prim_init.ram                  |     0.004 |
|                 ramloop[15].ram.r                |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[16].ram.r                |     0.209 |
|                   prim_init.ram                  |     0.209 |
|                 ramloop[17].ram.r                |     0.197 |
|                   prim_init.ram                  |     0.197 |
|                 ramloop[18].ram.r                |     0.198 |
|                   prim_init.ram                  |     0.198 |
|                 ramloop[1].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[2].ram.r                 |     0.012 |
|                   prim_init.ram                  |     0.012 |
|                 ramloop[3].ram.r                 |     0.002 |
|                   prim_init.ram                  |     0.002 |
|                 ramloop[4].ram.r                 |     0.012 |
|                   prim_init.ram                  |     0.012 |
|                 ramloop[5].ram.r                 |     0.002 |
|                   prim_init.ram                  |     0.002 |
|                 ramloop[6].ram.r                 |     0.064 |
|                   prim_init.ram                  |     0.064 |
|                 ramloop[7].ram.r                 |     0.004 |
|                   prim_init.ram                  |     0.004 |
|                 ramloop[8].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|                 ramloop[9].ram.r                 |    <0.001 |
|                   prim_init.ram                  |    <0.001 |
|       d1M                                        |     0.108 |
|     satellite_inst                               |    10.217 |
|       ROM_inst                                   |     0.876 |
|         U0                                       |     0.876 |
|           inst_blk_mem_gen                       |     0.876 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.876 |
|               valid.cstr                         |     0.876 |
|                 bindec_a.bindec_inst_a           |     0.119 |
|                 has_mux_a.A                      |     0.041 |
|                 ramloop[0].ram.r                 |     0.006 |
|                   prim_init.ram                  |     0.006 |
|                 ramloop[10].ram.r                |     0.006 |
|                   prim_init.ram                  |     0.006 |
|                 ramloop[11].ram.r                |     0.006 |
|                   prim_init.ram                  |     0.006 |
|                 ramloop[12].ram.r                |     0.006 |
|                   prim_init.ram                  |     0.006 |
|                 ramloop[13].ram.r                |     0.006 |
|                   prim_init.ram                  |     0.006 |
|                 ramloop[14].ram.r                |     0.006 |
|                   prim_init.ram                  |     0.006 |
|                 ramloop[15].ram.r                |     0.006 |
|                   prim_init.ram                  |     0.006 |
|                 ramloop[16].ram.r                |     0.198 |
|                   prim_init.ram                  |     0.198 |
|                 ramloop[17].ram.r                |     0.198 |
|                   prim_init.ram                  |     0.198 |
|                 ramloop[18].ram.r                |     0.195 |
|                   prim_init.ram                  |     0.195 |
|                 ramloop[1].ram.r                 |     0.006 |
|                   prim_init.ram                  |     0.006 |
|                 ramloop[2].ram.r                 |     0.006 |
|                   prim_init.ram                  |     0.006 |
|                 ramloop[3].ram.r                 |     0.016 |
|                   prim_init.ram                  |     0.016 |
|                 ramloop[4].ram.r                 |     0.006 |
|                   prim_init.ram                  |     0.006 |
|                 ramloop[5].ram.r                 |     0.015 |
|                   prim_init.ram                  |     0.015 |
|                 ramloop[6].ram.r                 |     0.006 |
|                   prim_init.ram                  |     0.006 |
|                 ramloop[7].ram.r                 |     0.015 |
|                   prim_init.ram                  |     0.015 |
|                 ramloop[8].ram.r                 |     0.006 |
|                   prim_init.ram                  |     0.006 |
|                 ramloop[9].ram.r                 |     0.006 |
|                   prim_init.ram                  |     0.006 |
|   d100M                                          |     0.253 |
|   d2                                             |     0.024 |
|   vga_driver_inst                                |     1.211 |
+--------------------------------------------------+-----------+


