--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml Top_level.twx Top_level.ncd -o Top_level.twr Top_level.pcf

Design file:              Top_level.ncd
Physical constraint file: Top_level.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3125974 paths analyzed, 2067 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.397ns.
--------------------------------------------------------------------------------

Paths for end point Decoder/temp_tick2_8 (SLICE_X17Y39.A5), 48 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Decoder/tick_3 (FF)
  Destination:          Decoder/temp_tick2_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.430ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.589 - 0.641)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Decoder/tick_3 to Decoder/temp_tick2_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.DQ       Tcko                  0.525   Decoder/tick<3>
                                                       Decoder/tick_3
    SLICE_X16Y37.D4      net (fanout=10)       1.548   Decoder/tick<3>
    SLICE_X16Y37.DMUX    Tilo                  0.326   Decoder/n0228<3>
                                                       Decoder/Madd_n0228_Madd3
    SLICE_X16Y38.AX      net (fanout=2)        0.704   Decoder/Madd_n0228_Madd3
    SLICE_X16Y38.COUT    Taxcy                 0.248   Decoder/n0228<7>
                                                       Decoder/Madd_n0228_Madd_cy<0>_6
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   Decoder/Madd_n0228_Madd_cy<0>7
    SLICE_X16Y39.AQ      Tito_logic            0.698   Decoder/n0228<11>
                                                       Decoder/Madd_n0228_Madd_cy<0>_10
                                                       Decoder/n0228<8>_rt
    SLICE_X17Y39.A5      net (fanout=1)        1.005   Decoder/n0228<8>
    SLICE_X17Y39.CLK     Tas                   0.373   Decoder/temp_tick2<11>
                                                       Decoder/Mmux_tick[16]_BUS_0012_mux_76_OUT151
                                                       Decoder/temp_tick2_8
    -------------------------------------------------  ---------------------------
    Total                                      5.430ns (2.170ns logic, 3.260ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Decoder/tick_3 (FF)
  Destination:          Decoder/temp_tick2_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.417ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.589 - 0.641)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Decoder/tick_3 to Decoder/temp_tick2_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.DQ       Tcko                  0.525   Decoder/tick<3>
                                                       Decoder/tick_3
    SLICE_X16Y37.D4      net (fanout=10)       1.548   Decoder/tick<3>
    SLICE_X16Y37.DMUX    Tilo                  0.326   Decoder/n0228<3>
                                                       Decoder/Madd_n0228_Madd3
    SLICE_X16Y38.A5      net (fanout=2)        0.465   Decoder/Madd_n0228_Madd3
    SLICE_X16Y38.COUT    Topcya                0.474   Decoder/n0228<7>
                                                       Decoder/Madd_n0228_Madd_lut<0>4
                                                       Decoder/Madd_n0228_Madd_cy<0>_6
    SLICE_X16Y39.CIN     net (fanout=1)        0.003   Decoder/Madd_n0228_Madd_cy<0>7
    SLICE_X16Y39.AQ      Tito_logic            0.698   Decoder/n0228<11>
                                                       Decoder/Madd_n0228_Madd_cy<0>_10
                                                       Decoder/n0228<8>_rt
    SLICE_X17Y39.A5      net (fanout=1)        1.005   Decoder/n0228<8>
    SLICE_X17Y39.CLK     Tas                   0.373   Decoder/temp_tick2<11>
                                                       Decoder/Mmux_tick[16]_BUS_0012_mux_76_OUT151
                                                       Decoder/temp_tick2_8
    -------------------------------------------------  ---------------------------
    Total                                      5.417ns (2.396ns logic, 3.021ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Decoder/tick_7 (FF)
  Destination:          Decoder/temp_tick2_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.194ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.589 - 0.641)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Decoder/tick_7 to Decoder/temp_tick2_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.DQ       Tcko                  0.525   Decoder/tick<7>
                                                       Decoder/tick_7
    SLICE_X16Y38.D4      net (fanout=9)        1.566   Decoder/tick<7>
    SLICE_X16Y38.DMUX    Tilo                  0.326   Decoder/n0228<7>
                                                       Decoder/Madd_n0228_Madd7
    SLICE_X16Y39.A5      net (fanout=2)        0.465   Decoder/Madd_n0228_Madd7
    SLICE_X16Y39.AQ      Tad_logic             0.934   Decoder/n0228<11>
                                                       Decoder/Madd_n0228_Madd_lut<0>8
                                                       Decoder/Madd_n0228_Madd_cy<0>_10
                                                       Decoder/n0228<8>_rt
    SLICE_X17Y39.A5      net (fanout=1)        1.005   Decoder/n0228<8>
    SLICE_X17Y39.CLK     Tas                   0.373   Decoder/temp_tick2<11>
                                                       Decoder/Mmux_tick[16]_BUS_0012_mux_76_OUT151
                                                       Decoder/temp_tick2_8
    -------------------------------------------------  ---------------------------
    Total                                      5.194ns (2.158ns logic, 3.036ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point I2C_Handler/divide_4bits_1 (SLICE_X17Y31.C6), 204 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Decoder/tick_1 (FF)
  Destination:          I2C_Handler/divide_4bits_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.409ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.691 - 0.734)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Decoder/tick_1 to I2C_Handler/divide_4bits_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.BQ       Tcko                  0.525   Decoder/tick<3>
                                                       Decoder/tick_1
    SLICE_X11Y43.B1      net (fanout=10)       0.999   Decoder/tick<1>
    SLICE_X11Y43.BMUX    Tilo                  0.337   I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT185
                                                       I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT129
    SLICE_X11Y38.A5      net (fanout=1)        1.229   I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT128
    SLICE_X11Y38.A       Tilo                  0.259   I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT125
                                                       I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT1210
    SLICE_X17Y31.D3      net (fanout=1)        1.285   I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT129
    SLICE_X17Y31.D       Tilo                  0.259   I2C_Handler/divide_4bits<1>
                                                       I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT1211_SW0
    SLICE_X17Y31.C6      net (fanout=1)        0.143   N154
    SLICE_X17Y31.CLK     Tas                   0.373   I2C_Handler/divide_4bits<1>
                                                       I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT1211
                                                       I2C_Handler/divide_4bits_1
    -------------------------------------------------  ---------------------------
    Total                                      5.409ns (1.753ns logic, 3.656ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Decoder/tick_13 (FF)
  Destination:          I2C_Handler/divide_4bits_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.078ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.691 - 0.740)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Decoder/tick_13 to I2C_Handler/divide_4bits_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.BQ       Tcko                  0.525   Decoder/tick<15>
                                                       Decoder/tick_13
    SLICE_X11Y38.C3      net (fanout=10)       1.433   Decoder/tick<13>
    SLICE_X11Y38.C       Tilo                  0.259   I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT125
                                                       I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT128
    SLICE_X11Y38.A2      net (fanout=1)        0.542   I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT127
    SLICE_X11Y38.A       Tilo                  0.259   I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT125
                                                       I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT1210
    SLICE_X17Y31.D3      net (fanout=1)        1.285   I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT129
    SLICE_X17Y31.D       Tilo                  0.259   I2C_Handler/divide_4bits<1>
                                                       I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT1211_SW0
    SLICE_X17Y31.C6      net (fanout=1)        0.143   N154
    SLICE_X17Y31.CLK     Tas                   0.373   I2C_Handler/divide_4bits<1>
                                                       I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT1211
                                                       I2C_Handler/divide_4bits_1
    -------------------------------------------------  ---------------------------
    Total                                      5.078ns (1.675ns logic, 3.403ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Decoder/Turn_1 (FF)
  Destination:          I2C_Handler/divide_4bits_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.002ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.691 - 0.736)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Decoder/Turn_1 to I2C_Handler/divide_4bits_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.AQ      Tcko                  0.476   Decoder/Turn<2>
                                                       Decoder/Turn_1
    SLICE_X11Y43.B5      net (fanout=6)        0.641   Decoder/Turn<1>
    SLICE_X11Y43.BMUX    Tilo                  0.337   I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT185
                                                       I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT129
    SLICE_X11Y38.A5      net (fanout=1)        1.229   I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT128
    SLICE_X11Y38.A       Tilo                  0.259   I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT125
                                                       I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT1210
    SLICE_X17Y31.D3      net (fanout=1)        1.285   I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT129
    SLICE_X17Y31.D       Tilo                  0.259   I2C_Handler/divide_4bits<1>
                                                       I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT1211_SW0
    SLICE_X17Y31.C6      net (fanout=1)        0.143   N154
    SLICE_X17Y31.CLK     Tas                   0.373   I2C_Handler/divide_4bits<1>
                                                       I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT1211
                                                       I2C_Handler/divide_4bits_1
    -------------------------------------------------  ---------------------------
    Total                                      5.002ns (1.704ns logic, 3.298ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point I2C_Handler/divide_4bits_0 (SLICE_X17Y31.A5), 234 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Decoder/tick_12 (FF)
  Destination:          I2C_Handler/divide_4bits_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.394ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.691 - 0.740)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Decoder/tick_12 to I2C_Handler/divide_4bits_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.AQ       Tcko                  0.525   Decoder/tick<15>
                                                       Decoder/tick_12
    SLICE_X11Y30.D4      net (fanout=10)       1.919   Decoder/tick<12>
    SLICE_X11Y30.D       Tilo                  0.259   I2C_Handler/slave_address<2>
                                                       I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT68
    SLICE_X10Y30.C2      net (fanout=1)        0.496   I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT67
    SLICE_X10Y30.C       Tilo                  0.235   I2C_Master_Module/addr_rw<3>
                                                       I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT610
    SLICE_X17Y31.B4      net (fanout=1)        1.098   I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT69
    SLICE_X17Y31.B       Tilo                  0.259   I2C_Handler/divide_4bits<1>
                                                       I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT611_SW0
    SLICE_X17Y31.A5      net (fanout=1)        0.230   N148
    SLICE_X17Y31.CLK     Tas                   0.373   I2C_Handler/divide_4bits<1>
                                                       I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT611
                                                       I2C_Handler/divide_4bits_0
    -------------------------------------------------  ---------------------------
    Total                                      5.394ns (1.651ns logic, 3.743ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Decoder/Turn_4 (FF)
  Destination:          I2C_Handler/divide_4bits_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.049ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.691 - 0.738)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Decoder/Turn_4 to I2C_Handler/divide_4bits_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y42.DQ      Tcko                  0.430   Decoder/Turn<4>
                                                       Decoder/Turn_4
    SLICE_X11Y43.A1      net (fanout=6)        0.837   Decoder/Turn<4>
    SLICE_X11Y43.A       Tilo                  0.259   I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT185
                                                       I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT66
    SLICE_X10Y30.C4      net (fanout=1)        1.328   I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT65
    SLICE_X10Y30.C       Tilo                  0.235   I2C_Master_Module/addr_rw<3>
                                                       I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT610
    SLICE_X17Y31.B4      net (fanout=1)        1.098   I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT69
    SLICE_X17Y31.B       Tilo                  0.259   I2C_Handler/divide_4bits<1>
                                                       I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT611_SW0
    SLICE_X17Y31.A5      net (fanout=1)        0.230   N148
    SLICE_X17Y31.CLK     Tas                   0.373   I2C_Handler/divide_4bits<1>
                                                       I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT611
                                                       I2C_Handler/divide_4bits_0
    -------------------------------------------------  ---------------------------
    Total                                      5.049ns (1.556ns logic, 3.493ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Decoder/tick_0 (FF)
  Destination:          I2C_Handler/divide_4bits_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.019ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.691 - 0.734)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Decoder/tick_0 to I2C_Handler/divide_4bits_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.AQ       Tcko                  0.525   Decoder/tick<3>
                                                       Decoder/tick_0
    SLICE_X10Y30.A6      net (fanout=11)       1.526   Decoder/tick<0>
    SLICE_X10Y30.A       Tilo                  0.235   I2C_Master_Module/addr_rw<3>
                                                       I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT69
    SLICE_X10Y30.C1      net (fanout=1)        0.538   I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT68
    SLICE_X10Y30.C       Tilo                  0.235   I2C_Master_Module/addr_rw<3>
                                                       I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT610
    SLICE_X17Y31.B4      net (fanout=1)        1.098   I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT69
    SLICE_X17Y31.B       Tilo                  0.259   I2C_Handler/divide_4bits<1>
                                                       I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT611_SW0
    SLICE_X17Y31.A5      net (fanout=1)        0.230   N148
    SLICE_X17Y31.CLK     Tas                   0.373   I2C_Handler/divide_4bits<1>
                                                       I2C_Handler/Mmux_State_Machine[3]_X_10_o_wide_mux_126_OUT611
                                                       I2C_Handler/divide_4bits_0
    -------------------------------------------------  ---------------------------
    Total                                      5.019ns (1.627ns logic, 3.392ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point I2C_Slave_Module/scl_past_3 (SLICE_X18Y11.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I2C_Slave_Module/scl_past_2 (FF)
  Destination:          I2C_Slave_Module/scl_past_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I2C_Slave_Module/scl_past_2 to I2C_Slave_Module/scl_past_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y11.CQ      Tcko                  0.200   I2C_Slave_Module/scl_past_3
                                                       I2C_Slave_Module/scl_past_2
    SLICE_X18Y11.DX      net (fanout=3)        0.149   I2C_Slave_Module/scl_past_2
    SLICE_X18Y11.CLK     Tckdi       (-Th)    -0.048   I2C_Slave_Module/scl_past_3
                                                       I2C_Slave_Module/scl_past_3
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.248ns logic, 0.149ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point Decoder/Turn_26 (SLICE_X10Y50.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Decoder/Turn_26 (FF)
  Destination:          Decoder/Turn_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP falling at 30.000ns
  Destination Clock:    CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Decoder/Turn_26 to Decoder/Turn_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y50.DQ      Tcko                  0.200   Decoder/Turn<26>
                                                       Decoder/Turn_26
    SLICE_X10Y50.D6      net (fanout=5)        0.033   Decoder/Turn<26>
    SLICE_X10Y50.CLK     Tah         (-Th)    -0.190   Decoder/Turn<26>
                                                       Decoder/Turn_26_glue_set
                                                       Decoder/Turn_26
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.390ns logic, 0.033ns route)
                                                       (92.2% logic, 7.8% route)

--------------------------------------------------------------------------------

Paths for end point I2C_Master_Module/count_6 (SLICE_X6Y28.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I2C_Master_Module/count_6 (FF)
  Destination:          I2C_Master_Module/count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I2C_Master_Module/count_6 to I2C_Master_Module/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.DQ       Tcko                  0.200   I2C_Master_Module/count<6>
                                                       I2C_Master_Module/count_6
    SLICE_X6Y28.D6       net (fanout=7)        0.034   I2C_Master_Module/count<6>
    SLICE_X6Y28.CLK      Tah         (-Th)    -0.190   I2C_Master_Module/count<6>
                                                       I2C_Master_Module/Mmux_count[6]_GND_22_o_mux_3_OUT7
                                                       I2C_Master_Module/count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.390ns logic, 0.034ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.041ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.959ns (337.952MHz) (Tdspper_PREG)
  Physical resource: Velocity_PID/Mmult_n01021/CLK
  Logical resource: Velocity_PID/Mmult_n01021/CLK
  Location pin: DSP48_X0Y1.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: I2C_Slave_Module/sda_past_3/CLK
  Logical resource: I2C_Slave_Module/Mshreg_sda_past_2/CLK
  Location pin: SLICE_X16Y11.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   12.397|    5.517|    5.006|    7.259|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3125974 paths, 0 nets, and 4040 connections

Design statistics:
   Minimum period:  12.397ns{1}   (Maximum frequency:  80.665MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Apr  8 02:20:45 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 404 MB



