#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov 14 08:36:40 2018
# Process ID: 14184
# Current directory: C:/Users/ricky/Desktop/Xilinx-designtool/FPGA_Design/Lab05/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10800 C:\Users\ricky\Desktop\Xilinx-designtool\FPGA_Design\Lab05\ip_repo\edit_adder_v1_0.xpr
# Log file: C:/Users/ricky/Desktop/Xilinx-designtool/FPGA_Design/Lab05/ip_repo/vivado.log
# Journal file: C:/Users/ricky/Desktop/Xilinx-designtool/FPGA_Design/Lab05/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ricky/Desktop/Xilinx-designtool/FPGA_Design/Lab05/ip_repo/edit_adder_v1_0.xpr
INFO: [Project 1-313] Project file moved from 'c:/users/vlsilab/documents/github/fpga_design/lab05/ip_repo' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/ip_repo/adder_1.0/src/adder.v', nor could it be found using path 'c:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/ip_repo/adder_1.0/src/adder.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/ip_repo/adder_1.0/hdl/adder_v1_0_S00_AXI.v', nor could it be found using path 'c:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/ip_repo/adder_1.0/hdl/adder_v1_0_S00_AXI.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/ip_repo/adder_1.0/hdl/adder_v1_0.v', nor could it be found using path 'c:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/ip_repo/adder_1.0/hdl/adder_v1_0.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/ip_repo/adder_1.0/component.xml', nor could it be found using path 'c:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/ip_repo/adder_1.0/component.xml'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/ip_repo/adder_1.0', nor could it be found using path 'c:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/ip_repo/adder_1.0'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/ricky/Desktop/Xilinx-designtool/FPGA_Design/Lab05/ip_repo/edit_adder_v1_0.ip_user_files', nor could it be found using path 'c:/users/vlsilab/documents/github/fpga_design/lab05/ip_repo/edit_adder_v1_0.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab05/ip_repo/adder_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 817.930 ; gain = 136.070
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 14 08:37:36 2018...
