// Seed: 2557015412
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  output id_4;
  input id_3;
  inout id_2;
  input id_1;
  logic id_6;
  always @(1 or posedge 1) begin
    if (id_6) id_4 = id_2[1 : 1'b0] & id_1;
  end
endmodule
