/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Expert(TM) in wire load mode
// Version   : K-2015.06
// Date      : Thu Sep 21 19:11:00 2023
/////////////////////////////////////////////////////////////


module ALU_DATA_WIDTH8_DW_div_uns_0 ( a, b, quotient, remainder, divide_by_0
 );
  input [7:0] a;
  input [7:0] b;
  output [7:0] quotient;
  output [7:0] remainder;
  output divide_by_0;
  wire   \u_div/SumTmp[1][0] , \u_div/SumTmp[1][1] , \u_div/SumTmp[1][2] ,
         \u_div/SumTmp[1][3] , \u_div/SumTmp[1][4] , \u_div/SumTmp[1][5] ,
         \u_div/SumTmp[1][6] , \u_div/SumTmp[2][0] , \u_div/SumTmp[2][1] ,
         \u_div/SumTmp[2][2] , \u_div/SumTmp[2][3] , \u_div/SumTmp[2][4] ,
         \u_div/SumTmp[2][5] , \u_div/SumTmp[3][0] , \u_div/SumTmp[3][1] ,
         \u_div/SumTmp[3][2] , \u_div/SumTmp[3][3] , \u_div/SumTmp[3][4] ,
         \u_div/SumTmp[4][0] , \u_div/SumTmp[4][1] , \u_div/SumTmp[4][2] ,
         \u_div/SumTmp[4][3] , \u_div/SumTmp[5][0] , \u_div/SumTmp[5][1] ,
         \u_div/SumTmp[5][2] , \u_div/SumTmp[6][0] , \u_div/SumTmp[6][1] ,
         \u_div/SumTmp[7][0] , \u_div/CryTmp[0][1] , \u_div/CryTmp[0][2] ,
         \u_div/CryTmp[0][3] , \u_div/CryTmp[0][4] , \u_div/CryTmp[0][5] ,
         \u_div/CryTmp[0][6] , \u_div/CryTmp[0][7] , \u_div/CryTmp[1][1] ,
         \u_div/CryTmp[1][2] , \u_div/CryTmp[1][3] , \u_div/CryTmp[1][4] ,
         \u_div/CryTmp[1][5] , \u_div/CryTmp[1][6] , \u_div/CryTmp[1][7] ,
         \u_div/CryTmp[2][1] , \u_div/CryTmp[2][2] , \u_div/CryTmp[2][3] ,
         \u_div/CryTmp[2][4] , \u_div/CryTmp[2][5] , \u_div/CryTmp[2][6] ,
         \u_div/CryTmp[3][1] , \u_div/CryTmp[3][2] , \u_div/CryTmp[3][3] ,
         \u_div/CryTmp[3][4] , \u_div/CryTmp[3][5] , \u_div/CryTmp[4][1] ,
         \u_div/CryTmp[4][2] , \u_div/CryTmp[4][3] , \u_div/CryTmp[4][4] ,
         \u_div/CryTmp[5][1] , \u_div/CryTmp[5][2] , \u_div/CryTmp[5][3] ,
         \u_div/CryTmp[6][1] , \u_div/CryTmp[6][2] , \u_div/CryTmp[7][1] ,
         \u_div/PartRem[1][1] , \u_div/PartRem[1][2] , \u_div/PartRem[1][3] ,
         \u_div/PartRem[1][4] , \u_div/PartRem[1][5] , \u_div/PartRem[1][6] ,
         \u_div/PartRem[1][7] , \u_div/PartRem[2][1] , \u_div/PartRem[2][2] ,
         \u_div/PartRem[2][3] , \u_div/PartRem[2][4] , \u_div/PartRem[2][5] ,
         \u_div/PartRem[2][6] , \u_div/PartRem[3][1] , \u_div/PartRem[3][2] ,
         \u_div/PartRem[3][3] , \u_div/PartRem[3][4] , \u_div/PartRem[3][5] ,
         \u_div/PartRem[4][1] , \u_div/PartRem[4][2] , \u_div/PartRem[4][3] ,
         \u_div/PartRem[4][4] , \u_div/PartRem[5][1] , \u_div/PartRem[5][2] ,
         \u_div/PartRem[5][3] , \u_div/PartRem[6][1] , \u_div/PartRem[6][2] ,
         \u_div/PartRem[7][1] , n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11,
         n12, n13, n14, n15, n16, n17, n18, n19, n20, n21, n22;

  ADDFX2M \u_div/u_fa_PartRem_0_2_5  ( .A(\u_div/PartRem[3][5] ), .B(n14), 
        .CI(\u_div/CryTmp[2][5] ), .CO(\u_div/CryTmp[2][6] ), .S(
        \u_div/SumTmp[2][5] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_3_4  ( .A(\u_div/PartRem[4][4] ), .B(n15), 
        .CI(\u_div/CryTmp[3][4] ), .CO(\u_div/CryTmp[3][5] ), .S(
        \u_div/SumTmp[3][4] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_4_3  ( .A(\u_div/PartRem[5][3] ), .B(n16), 
        .CI(\u_div/CryTmp[4][3] ), .CO(\u_div/CryTmp[4][4] ), .S(
        \u_div/SumTmp[4][3] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_5_2  ( .A(\u_div/PartRem[6][2] ), .B(n17), 
        .CI(\u_div/CryTmp[5][2] ), .CO(\u_div/CryTmp[5][3] ), .S(
        \u_div/SumTmp[5][2] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_6_1  ( .A(\u_div/PartRem[7][1] ), .B(n18), 
        .CI(\u_div/CryTmp[6][1] ), .CO(\u_div/CryTmp[6][2] ), .S(
        \u_div/SumTmp[6][1] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_0_6  ( .A(\u_div/PartRem[1][6] ), .B(n13), 
        .CI(\u_div/CryTmp[0][6] ), .CO(\u_div/CryTmp[0][7] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_0_7  ( .A(\u_div/PartRem[1][7] ), .B(n12), 
        .CI(\u_div/CryTmp[0][7] ), .CO(quotient[0]) );
  ADDFX2M \u_div/u_fa_PartRem_0_0_4  ( .A(\u_div/PartRem[1][4] ), .B(n15), 
        .CI(\u_div/CryTmp[0][4] ), .CO(\u_div/CryTmp[0][5] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_0_5  ( .A(\u_div/PartRem[1][5] ), .B(n14), 
        .CI(\u_div/CryTmp[0][5] ), .CO(\u_div/CryTmp[0][6] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_1_5  ( .A(\u_div/PartRem[2][5] ), .B(n14), 
        .CI(\u_div/CryTmp[1][5] ), .CO(\u_div/CryTmp[1][6] ), .S(
        \u_div/SumTmp[1][5] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_1_4  ( .A(\u_div/PartRem[2][4] ), .B(n15), 
        .CI(\u_div/CryTmp[1][4] ), .CO(\u_div/CryTmp[1][5] ), .S(
        \u_div/SumTmp[1][4] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_2_4  ( .A(\u_div/PartRem[3][4] ), .B(n15), 
        .CI(\u_div/CryTmp[2][4] ), .CO(\u_div/CryTmp[2][5] ), .S(
        \u_div/SumTmp[2][4] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_0_2  ( .A(\u_div/PartRem[1][2] ), .B(n17), 
        .CI(\u_div/CryTmp[0][2] ), .CO(\u_div/CryTmp[0][3] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_0_3  ( .A(\u_div/PartRem[1][3] ), .B(n16), 
        .CI(\u_div/CryTmp[0][3] ), .CO(\u_div/CryTmp[0][4] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_1_3  ( .A(\u_div/PartRem[2][3] ), .B(n16), 
        .CI(\u_div/CryTmp[1][3] ), .CO(\u_div/CryTmp[1][4] ), .S(
        \u_div/SumTmp[1][3] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_2_3  ( .A(\u_div/PartRem[3][3] ), .B(n16), 
        .CI(\u_div/CryTmp[2][3] ), .CO(\u_div/CryTmp[2][4] ), .S(
        \u_div/SumTmp[2][3] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_3_3  ( .A(\u_div/PartRem[4][3] ), .B(n16), 
        .CI(\u_div/CryTmp[3][3] ), .CO(\u_div/CryTmp[3][4] ), .S(
        \u_div/SumTmp[3][3] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_1_2  ( .A(\u_div/PartRem[2][2] ), .B(n17), 
        .CI(\u_div/CryTmp[1][2] ), .CO(\u_div/CryTmp[1][3] ), .S(
        \u_div/SumTmp[1][2] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_2_2  ( .A(\u_div/PartRem[3][2] ), .B(n17), 
        .CI(\u_div/CryTmp[2][2] ), .CO(\u_div/CryTmp[2][3] ), .S(
        \u_div/SumTmp[2][2] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_3_2  ( .A(\u_div/PartRem[4][2] ), .B(n17), 
        .CI(\u_div/CryTmp[3][2] ), .CO(\u_div/CryTmp[3][3] ), .S(
        \u_div/SumTmp[3][2] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_4_2  ( .A(\u_div/PartRem[5][2] ), .B(n17), 
        .CI(\u_div/CryTmp[4][2] ), .CO(\u_div/CryTmp[4][3] ), .S(
        \u_div/SumTmp[4][2] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_0_1  ( .A(\u_div/PartRem[1][1] ), .B(n18), 
        .CI(\u_div/CryTmp[0][1] ), .CO(\u_div/CryTmp[0][2] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_1_1  ( .A(\u_div/PartRem[2][1] ), .B(n18), 
        .CI(\u_div/CryTmp[1][1] ), .CO(\u_div/CryTmp[1][2] ), .S(
        \u_div/SumTmp[1][1] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_2_1  ( .A(\u_div/PartRem[3][1] ), .B(n18), 
        .CI(\u_div/CryTmp[2][1] ), .CO(\u_div/CryTmp[2][2] ), .S(
        \u_div/SumTmp[2][1] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_3_1  ( .A(\u_div/PartRem[4][1] ), .B(n18), 
        .CI(\u_div/CryTmp[3][1] ), .CO(\u_div/CryTmp[3][2] ), .S(
        \u_div/SumTmp[3][1] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_4_1  ( .A(\u_div/PartRem[5][1] ), .B(n18), 
        .CI(\u_div/CryTmp[4][1] ), .CO(\u_div/CryTmp[4][2] ), .S(
        \u_div/SumTmp[4][1] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_5_1  ( .A(\u_div/PartRem[6][1] ), .B(n18), 
        .CI(\u_div/CryTmp[5][1] ), .CO(\u_div/CryTmp[5][2] ), .S(
        \u_div/SumTmp[5][1] ) );
  ADDFX2M \u_div/u_fa_PartRem_0_1_6  ( .A(\u_div/PartRem[2][6] ), .B(n13), 
        .CI(\u_div/CryTmp[1][6] ), .CO(\u_div/CryTmp[1][7] ), .S(
        \u_div/SumTmp[1][6] ) );
  INVX2M U1 ( .A(b[0]), .Y(n19) );
  XNOR2X2M U2 ( .A(n19), .B(a[2]), .Y(\u_div/SumTmp[2][0] ) );
  XNOR2X2M U3 ( .A(n19), .B(a[3]), .Y(\u_div/SumTmp[3][0] ) );
  XNOR2X2M U4 ( .A(n19), .B(a[4]), .Y(\u_div/SumTmp[4][0] ) );
  XNOR2X2M U5 ( .A(n19), .B(a[5]), .Y(\u_div/SumTmp[5][0] ) );
  XNOR2X2M U6 ( .A(n19), .B(a[6]), .Y(\u_div/SumTmp[6][0] ) );
  XNOR2X2M U7 ( .A(n19), .B(a[7]), .Y(\u_div/SumTmp[7][0] ) );
  OR2X2M U8 ( .A(n19), .B(a[7]), .Y(\u_div/CryTmp[7][1] ) );
  NAND2X2M U9 ( .A(n3), .B(n4), .Y(\u_div/CryTmp[5][1] ) );
  INVX2M U10 ( .A(a[5]), .Y(n4) );
  INVX2M U11 ( .A(n19), .Y(n3) );
  NAND2X2M U12 ( .A(n5), .B(n6), .Y(\u_div/CryTmp[4][1] ) );
  INVX2M U13 ( .A(a[4]), .Y(n6) );
  INVX2M U14 ( .A(n19), .Y(n5) );
  NAND2X2M U15 ( .A(n7), .B(n8), .Y(\u_div/CryTmp[3][1] ) );
  INVX2M U16 ( .A(a[3]), .Y(n8) );
  INVX2M U17 ( .A(n19), .Y(n7) );
  NAND2X2M U18 ( .A(n7), .B(n9), .Y(\u_div/CryTmp[2][1] ) );
  INVX2M U19 ( .A(a[2]), .Y(n9) );
  NAND2X2M U20 ( .A(n7), .B(n10), .Y(\u_div/CryTmp[1][1] ) );
  INVX2M U21 ( .A(a[1]), .Y(n10) );
  NAND2X2M U22 ( .A(n7), .B(n11), .Y(\u_div/CryTmp[0][1] ) );
  INVX2M U23 ( .A(a[0]), .Y(n11) );
  NAND2X2M U24 ( .A(n1), .B(n2), .Y(\u_div/CryTmp[6][1] ) );
  INVX2M U25 ( .A(a[6]), .Y(n2) );
  INVX2M U26 ( .A(n19), .Y(n1) );
  XNOR2X2M U27 ( .A(n19), .B(a[1]), .Y(\u_div/SumTmp[1][0] ) );
  INVX2M U28 ( .A(b[6]), .Y(n13) );
  INVX2M U29 ( .A(b[1]), .Y(n18) );
  INVX2M U30 ( .A(b[2]), .Y(n17) );
  INVX2M U31 ( .A(b[3]), .Y(n16) );
  INVX2M U32 ( .A(b[4]), .Y(n15) );
  INVX2M U33 ( .A(b[5]), .Y(n14) );
  INVX2M U34 ( .A(b[7]), .Y(n12) );
  CLKMX2X2M U35 ( .A(\u_div/PartRem[2][6] ), .B(\u_div/SumTmp[1][6] ), .S0(
        quotient[1]), .Y(\u_div/PartRem[1][7] ) );
  CLKMX2X2M U36 ( .A(\u_div/PartRem[3][5] ), .B(\u_div/SumTmp[2][5] ), .S0(
        quotient[2]), .Y(\u_div/PartRem[2][6] ) );
  CLKMX2X2M U37 ( .A(\u_div/PartRem[4][4] ), .B(\u_div/SumTmp[3][4] ), .S0(
        quotient[3]), .Y(\u_div/PartRem[3][5] ) );
  CLKMX2X2M U38 ( .A(\u_div/PartRem[5][3] ), .B(\u_div/SumTmp[4][3] ), .S0(
        quotient[4]), .Y(\u_div/PartRem[4][4] ) );
  CLKMX2X2M U39 ( .A(\u_div/PartRem[6][2] ), .B(\u_div/SumTmp[5][2] ), .S0(
        quotient[5]), .Y(\u_div/PartRem[5][3] ) );
  CLKMX2X2M U40 ( .A(\u_div/PartRem[7][1] ), .B(\u_div/SumTmp[6][1] ), .S0(
        quotient[6]), .Y(\u_div/PartRem[6][2] ) );
  CLKMX2X2M U41 ( .A(a[7]), .B(\u_div/SumTmp[7][0] ), .S0(quotient[7]), .Y(
        \u_div/PartRem[7][1] ) );
  CLKMX2X2M U42 ( .A(\u_div/PartRem[2][5] ), .B(\u_div/SumTmp[1][5] ), .S0(
        quotient[1]), .Y(\u_div/PartRem[1][6] ) );
  CLKMX2X2M U43 ( .A(\u_div/PartRem[3][4] ), .B(\u_div/SumTmp[2][4] ), .S0(
        quotient[2]), .Y(\u_div/PartRem[2][5] ) );
  CLKMX2X2M U44 ( .A(\u_div/PartRem[4][3] ), .B(\u_div/SumTmp[3][3] ), .S0(
        quotient[3]), .Y(\u_div/PartRem[3][4] ) );
  CLKMX2X2M U45 ( .A(\u_div/PartRem[5][2] ), .B(\u_div/SumTmp[4][2] ), .S0(
        quotient[4]), .Y(\u_div/PartRem[4][3] ) );
  CLKMX2X2M U46 ( .A(\u_div/PartRem[6][1] ), .B(\u_div/SumTmp[5][1] ), .S0(
        quotient[5]), .Y(\u_div/PartRem[5][2] ) );
  CLKMX2X2M U47 ( .A(a[6]), .B(\u_div/SumTmp[6][0] ), .S0(quotient[6]), .Y(
        \u_div/PartRem[6][1] ) );
  CLKMX2X2M U48 ( .A(\u_div/PartRem[2][4] ), .B(\u_div/SumTmp[1][4] ), .S0(
        quotient[1]), .Y(\u_div/PartRem[1][5] ) );
  CLKMX2X2M U49 ( .A(\u_div/PartRem[3][3] ), .B(\u_div/SumTmp[2][3] ), .S0(
        quotient[2]), .Y(\u_div/PartRem[2][4] ) );
  CLKMX2X2M U50 ( .A(\u_div/PartRem[4][2] ), .B(\u_div/SumTmp[3][2] ), .S0(
        quotient[3]), .Y(\u_div/PartRem[3][3] ) );
  CLKMX2X2M U51 ( .A(\u_div/PartRem[5][1] ), .B(\u_div/SumTmp[4][1] ), .S0(
        quotient[4]), .Y(\u_div/PartRem[4][2] ) );
  CLKMX2X2M U52 ( .A(a[5]), .B(\u_div/SumTmp[5][0] ), .S0(quotient[5]), .Y(
        \u_div/PartRem[5][1] ) );
  CLKMX2X2M U53 ( .A(\u_div/PartRem[2][3] ), .B(\u_div/SumTmp[1][3] ), .S0(
        quotient[1]), .Y(\u_div/PartRem[1][4] ) );
  CLKMX2X2M U54 ( .A(\u_div/PartRem[3][2] ), .B(\u_div/SumTmp[2][2] ), .S0(
        quotient[2]), .Y(\u_div/PartRem[2][3] ) );
  CLKMX2X2M U55 ( .A(\u_div/PartRem[4][1] ), .B(\u_div/SumTmp[3][1] ), .S0(
        quotient[3]), .Y(\u_div/PartRem[3][2] ) );
  CLKMX2X2M U56 ( .A(a[4]), .B(\u_div/SumTmp[4][0] ), .S0(quotient[4]), .Y(
        \u_div/PartRem[4][1] ) );
  CLKMX2X2M U57 ( .A(\u_div/PartRem[2][2] ), .B(\u_div/SumTmp[1][2] ), .S0(
        quotient[1]), .Y(\u_div/PartRem[1][3] ) );
  CLKMX2X2M U58 ( .A(\u_div/PartRem[3][1] ), .B(\u_div/SumTmp[2][1] ), .S0(
        quotient[2]), .Y(\u_div/PartRem[2][2] ) );
  CLKMX2X2M U59 ( .A(a[3]), .B(\u_div/SumTmp[3][0] ), .S0(quotient[3]), .Y(
        \u_div/PartRem[3][1] ) );
  CLKMX2X2M U60 ( .A(\u_div/PartRem[2][1] ), .B(\u_div/SumTmp[1][1] ), .S0(
        quotient[1]), .Y(\u_div/PartRem[1][2] ) );
  CLKMX2X2M U61 ( .A(a[2]), .B(\u_div/SumTmp[2][0] ), .S0(quotient[2]), .Y(
        \u_div/PartRem[2][1] ) );
  CLKMX2X2M U62 ( .A(a[1]), .B(\u_div/SumTmp[1][0] ), .S0(quotient[1]), .Y(
        \u_div/PartRem[1][1] ) );
  AND4X1M U63 ( .A(\u_div/CryTmp[7][1] ), .B(n20), .C(n18), .D(n17), .Y(
        quotient[7]) );
  AND3X1M U64 ( .A(n20), .B(n17), .C(\u_div/CryTmp[6][2] ), .Y(quotient[6]) );
  AND2X1M U65 ( .A(\u_div/CryTmp[5][3] ), .B(n20), .Y(quotient[5]) );
  AND2X1M U66 ( .A(n21), .B(n16), .Y(n20) );
  AND2X1M U67 ( .A(\u_div/CryTmp[4][4] ), .B(n21), .Y(quotient[4]) );
  AND3X1M U68 ( .A(n22), .B(n15), .C(n14), .Y(n21) );
  AND3X1M U69 ( .A(n22), .B(n14), .C(\u_div/CryTmp[3][5] ), .Y(quotient[3]) );
  AND2X1M U70 ( .A(\u_div/CryTmp[2][6] ), .B(n22), .Y(quotient[2]) );
  NOR2X1M U71 ( .A(b[6]), .B(b[7]), .Y(n22) );
  AND2X1M U72 ( .A(\u_div/CryTmp[1][7] ), .B(n12), .Y(quotient[1]) );
endmodule


module ALU_DATA_WIDTH8_DW01_sub_0 ( A, B, CI, DIFF, CO );
  input [8:0] A;
  input [8:0] B;
  output [8:0] DIFF;
  input CI;
  output CO;
  wire   n1, n2, n3, n4, n5, n6, n7, n8, n9;
  wire   [9:0] carry;

  ADDFX2M U2_7 ( .A(A[7]), .B(n2), .CI(carry[7]), .CO(carry[8]), .S(DIFF[7])
         );
  ADDFX2M U2_5 ( .A(A[5]), .B(n4), .CI(carry[5]), .CO(carry[6]), .S(DIFF[5])
         );
  ADDFX2M U2_4 ( .A(A[4]), .B(n5), .CI(carry[4]), .CO(carry[5]), .S(DIFF[4])
         );
  ADDFX2M U2_1 ( .A(A[1]), .B(n8), .CI(carry[1]), .CO(carry[2]), .S(DIFF[1])
         );
  ADDFX2M U2_3 ( .A(A[3]), .B(n6), .CI(carry[3]), .CO(carry[4]), .S(DIFF[3])
         );
  ADDFX2M U2_2 ( .A(A[2]), .B(n7), .CI(carry[2]), .CO(carry[3]), .S(DIFF[2])
         );
  ADDFX2M U2_6 ( .A(A[6]), .B(n3), .CI(carry[6]), .CO(carry[7]), .S(DIFF[6])
         );
  INVX2M U1 ( .A(B[6]), .Y(n3) );
  XNOR2X2M U2 ( .A(n9), .B(A[0]), .Y(DIFF[0]) );
  INVX2M U3 ( .A(B[0]), .Y(n9) );
  INVX2M U4 ( .A(B[2]), .Y(n7) );
  INVX2M U5 ( .A(B[3]), .Y(n6) );
  INVX2M U6 ( .A(B[1]), .Y(n8) );
  NAND2X2M U7 ( .A(B[0]), .B(n1), .Y(carry[1]) );
  INVX2M U8 ( .A(A[0]), .Y(n1) );
  INVX2M U9 ( .A(B[4]), .Y(n5) );
  INVX2M U10 ( .A(B[5]), .Y(n4) );
  INVX2M U11 ( .A(B[7]), .Y(n2) );
  CLKINVX1M U12 ( .A(carry[8]), .Y(DIFF[8]) );
endmodule


module ALU_DATA_WIDTH8_DW01_add_0 ( A, B, CI, SUM, CO );
  input [8:0] A;
  input [8:0] B;
  output [8:0] SUM;
  input CI;
  output CO;
  wire   n1;
  wire   [8:1] carry;

  ADDFX2M U1_7 ( .A(A[7]), .B(B[7]), .CI(carry[7]), .CO(SUM[8]), .S(SUM[7]) );
  ADDFX2M U1_5 ( .A(A[5]), .B(B[5]), .CI(carry[5]), .CO(carry[6]), .S(SUM[5])
         );
  ADDFX2M U1_4 ( .A(A[4]), .B(B[4]), .CI(carry[4]), .CO(carry[5]), .S(SUM[4])
         );
  ADDFX2M U1_1 ( .A(A[1]), .B(B[1]), .CI(n1), .CO(carry[2]), .S(SUM[1]) );
  ADDFX2M U1_3 ( .A(A[3]), .B(B[3]), .CI(carry[3]), .CO(carry[4]), .S(SUM[3])
         );
  ADDFX2M U1_2 ( .A(A[2]), .B(B[2]), .CI(carry[2]), .CO(carry[3]), .S(SUM[2])
         );
  ADDFX2M U1_6 ( .A(A[6]), .B(B[6]), .CI(carry[6]), .CO(carry[7]), .S(SUM[6])
         );
  AND2X2M U1 ( .A(B[0]), .B(A[0]), .Y(n1) );
  CLKXOR2X2M U2 ( .A(B[0]), .B(A[0]), .Y(SUM[0]) );
endmodule


module ALU_DATA_WIDTH8_DW01_add_1 ( A, B, CI, SUM, CO );
  input [13:0] A;
  input [13:0] B;
  output [13:0] SUM;
  input CI;
  output CO;
  wire   n1, n8, n9, n10, n11, n12, n13, n14, n15, n16, n17, n18, n19, n20,
         n21, n22, n23, n24, n25, n26, n27;

  AOI21BX2M U2 ( .A0(n18), .A1(A[12]), .B0N(n19), .Y(n1) );
  NAND2X2M U3 ( .A(A[7]), .B(B[7]), .Y(n15) );
  XNOR2X2M U4 ( .A(B[13]), .B(n1), .Y(SUM[13]) );
  INVX2M U5 ( .A(A[6]), .Y(n9) );
  XNOR2X2M U6 ( .A(A[7]), .B(n8), .Y(SUM[7]) );
  INVX2M U7 ( .A(B[7]), .Y(n8) );
  INVX2M U8 ( .A(n9), .Y(SUM[6]) );
  CLKBUFX2M U9 ( .A(A[0]), .Y(SUM[0]) );
  CLKBUFX2M U10 ( .A(A[1]), .Y(SUM[1]) );
  CLKBUFX2M U11 ( .A(A[2]), .Y(SUM[2]) );
  CLKBUFX2M U12 ( .A(A[3]), .Y(SUM[3]) );
  CLKBUFX2M U13 ( .A(A[4]), .Y(SUM[4]) );
  CLKBUFX2M U14 ( .A(A[5]), .Y(SUM[5]) );
  XNOR2X1M U15 ( .A(n10), .B(n11), .Y(SUM[9]) );
  NOR2X1M U16 ( .A(n12), .B(n13), .Y(n11) );
  CLKXOR2X2M U17 ( .A(n14), .B(n15), .Y(SUM[8]) );
  NAND2BX1M U18 ( .AN(n16), .B(n17), .Y(n14) );
  OAI21X1M U19 ( .A0(A[12]), .A1(n18), .B0(B[12]), .Y(n19) );
  XOR3XLM U20 ( .A(B[12]), .B(A[12]), .C(n18), .Y(SUM[12]) );
  OAI21BX1M U21 ( .A0(n20), .A1(n21), .B0N(n22), .Y(n18) );
  XNOR2X1M U22 ( .A(n21), .B(n23), .Y(SUM[11]) );
  NOR2X1M U23 ( .A(n22), .B(n20), .Y(n23) );
  NOR2X1M U24 ( .A(B[11]), .B(A[11]), .Y(n20) );
  AND2X1M U25 ( .A(B[11]), .B(A[11]), .Y(n22) );
  OA21X1M U26 ( .A0(n24), .A1(n25), .B0(n26), .Y(n21) );
  CLKXOR2X2M U27 ( .A(n27), .B(n25), .Y(SUM[10]) );
  AOI2BB1X1M U28 ( .A0N(n10), .A1N(n13), .B0(n12), .Y(n25) );
  AND2X1M U29 ( .A(B[9]), .B(A[9]), .Y(n12) );
  NOR2X1M U30 ( .A(B[9]), .B(A[9]), .Y(n13) );
  OA21X1M U31 ( .A0(n15), .A1(n16), .B0(n17), .Y(n10) );
  CLKNAND2X2M U32 ( .A(B[8]), .B(A[8]), .Y(n17) );
  NOR2X1M U33 ( .A(B[8]), .B(A[8]), .Y(n16) );
  NAND2BX1M U34 ( .AN(n24), .B(n26), .Y(n27) );
  CLKNAND2X2M U35 ( .A(B[10]), .B(A[10]), .Y(n26) );
  NOR2X1M U36 ( .A(B[10]), .B(A[10]), .Y(n24) );
endmodule


module ALU_DATA_WIDTH8_DW02_mult_0 ( A, B, TC, PRODUCT );
  input [7:0] A;
  input [7:0] B;
  output [15:0] PRODUCT;
  input TC;
  wire   \ab[7][7] , \ab[7][6] , \ab[7][5] , \ab[7][4] , \ab[7][3] ,
         \ab[7][2] , \ab[7][1] , \ab[7][0] , \ab[6][7] , \ab[6][6] ,
         \ab[6][5] , \ab[6][4] , \ab[6][3] , \ab[6][2] , \ab[6][1] ,
         \ab[6][0] , \ab[5][7] , \ab[5][6] , \ab[5][5] , \ab[5][4] ,
         \ab[5][3] , \ab[5][2] , \ab[5][1] , \ab[5][0] , \ab[4][7] ,
         \ab[4][6] , \ab[4][5] , \ab[4][4] , \ab[4][3] , \ab[4][2] ,
         \ab[4][1] , \ab[4][0] , \ab[3][7] , \ab[3][6] , \ab[3][5] ,
         \ab[3][4] , \ab[3][3] , \ab[3][2] , \ab[3][1] , \ab[3][0] ,
         \ab[2][7] , \ab[2][6] , \ab[2][5] , \ab[2][4] , \ab[2][3] ,
         \ab[2][2] , \ab[2][1] , \ab[2][0] , \ab[1][7] , \ab[1][6] ,
         \ab[1][5] , \ab[1][4] , \ab[1][3] , \ab[1][2] , \ab[1][1] ,
         \ab[1][0] , \ab[0][7] , \ab[0][6] , \ab[0][5] , \ab[0][4] ,
         \ab[0][3] , \ab[0][2] , \ab[0][1] , \CARRYB[7][6] , \CARRYB[7][5] ,
         \CARRYB[7][4] , \CARRYB[7][3] , \CARRYB[7][2] , \CARRYB[7][1] ,
         \CARRYB[7][0] , \CARRYB[6][6] , \CARRYB[6][5] , \CARRYB[6][4] ,
         \CARRYB[6][3] , \CARRYB[6][2] , \CARRYB[6][1] , \CARRYB[6][0] ,
         \CARRYB[5][6] , \CARRYB[5][5] , \CARRYB[5][4] , \CARRYB[5][3] ,
         \CARRYB[5][2] , \CARRYB[5][1] , \CARRYB[5][0] , \CARRYB[4][6] ,
         \CARRYB[4][5] , \CARRYB[4][4] , \CARRYB[4][3] , \CARRYB[4][2] ,
         \CARRYB[4][1] , \CARRYB[4][0] , \CARRYB[3][6] , \CARRYB[3][5] ,
         \CARRYB[3][4] , \CARRYB[3][3] , \CARRYB[3][2] , \CARRYB[3][1] ,
         \CARRYB[3][0] , \CARRYB[2][6] , \CARRYB[2][5] , \CARRYB[2][4] ,
         \CARRYB[2][3] , \CARRYB[2][2] , \CARRYB[2][1] , \CARRYB[2][0] ,
         \SUMB[7][6] , \SUMB[7][5] , \SUMB[7][4] , \SUMB[7][3] , \SUMB[7][2] ,
         \SUMB[7][1] , \SUMB[7][0] , \SUMB[6][6] , \SUMB[6][5] , \SUMB[6][4] ,
         \SUMB[6][3] , \SUMB[6][2] , \SUMB[6][1] , \SUMB[5][6] , \SUMB[5][5] ,
         \SUMB[5][4] , \SUMB[5][3] , \SUMB[5][2] , \SUMB[5][1] , \SUMB[4][6] ,
         \SUMB[4][5] , \SUMB[4][4] , \SUMB[4][3] , \SUMB[4][2] , \SUMB[4][1] ,
         \SUMB[3][6] , \SUMB[3][5] , \SUMB[3][4] , \SUMB[3][3] , \SUMB[3][2] ,
         \SUMB[3][1] , \SUMB[2][6] , \SUMB[2][5] , \SUMB[2][4] , \SUMB[2][3] ,
         \SUMB[2][2] , \SUMB[2][1] , \SUMB[1][6] , \SUMB[1][5] , \SUMB[1][4] ,
         \SUMB[1][3] , \SUMB[1][2] , \SUMB[1][1] , \A1[12] , \A1[11] ,
         \A1[10] , \A1[9] , \A1[8] , \A1[7] , \A1[6] , \A1[4] , \A1[3] ,
         \A1[2] , \A1[1] , \A1[0] , n3, n4, n5, n6, n7, n8, n9, n10, n11, n12,
         n13, n14, n15, n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26,
         n27, n28, n29, n30, n31, n32, n33, n34, n35, n36, n37, n38, n39;

  ALU_DATA_WIDTH8_DW01_add_1 FS_1 ( .A({1'b0, \A1[12] , \A1[11] , \A1[10] , 
        \A1[9] , \A1[8] , \A1[7] , \A1[6] , \SUMB[7][0] , \A1[4] , \A1[3] , 
        \A1[2] , \A1[1] , \A1[0] }), .B({n10, n16, n13, n15, n12, n14, n11, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .CI(1'b0), .SUM(
        PRODUCT[15:2]) );
  ADDFX2M S3_2_6 ( .A(\ab[2][6] ), .B(n8), .CI(\ab[1][7] ), .CO(\CARRYB[2][6] ), .S(\SUMB[2][6] ) );
  ADDFX2M S1_2_0 ( .A(\ab[2][0] ), .B(n9), .CI(\SUMB[1][1] ), .CO(
        \CARRYB[2][0] ), .S(\A1[0] ) );
  ADDFX2M S2_2_1 ( .A(\ab[2][1] ), .B(n7), .CI(\SUMB[1][2] ), .CO(
        \CARRYB[2][1] ), .S(\SUMB[2][1] ) );
  ADDFX2M S2_2_2 ( .A(\ab[2][2] ), .B(n4), .CI(\SUMB[1][3] ), .CO(
        \CARRYB[2][2] ), .S(\SUMB[2][2] ) );
  ADDFX2M S2_2_3 ( .A(\ab[2][3] ), .B(n3), .CI(\SUMB[1][4] ), .CO(
        \CARRYB[2][3] ), .S(\SUMB[2][3] ) );
  ADDFX2M S2_6_2 ( .A(\ab[6][2] ), .B(\CARRYB[5][2] ), .CI(\SUMB[5][3] ), .CO(
        \CARRYB[6][2] ), .S(\SUMB[6][2] ) );
  ADDFX2M S2_5_3 ( .A(\ab[5][3] ), .B(\CARRYB[4][3] ), .CI(\SUMB[4][4] ), .CO(
        \CARRYB[5][3] ), .S(\SUMB[5][3] ) );
  ADDFX2M S1_6_0 ( .A(\ab[6][0] ), .B(\CARRYB[5][0] ), .CI(\SUMB[5][1] ), .CO(
        \CARRYB[6][0] ), .S(\A1[4] ) );
  ADDFX2M S2_6_1 ( .A(\ab[6][1] ), .B(\CARRYB[5][1] ), .CI(\SUMB[5][2] ), .CO(
        \CARRYB[6][1] ), .S(\SUMB[6][1] ) );
  ADDFX2M S2_4_4 ( .A(\ab[4][4] ), .B(\CARRYB[3][4] ), .CI(\SUMB[3][5] ), .CO(
        \CARRYB[4][4] ), .S(\SUMB[4][4] ) );
  ADDFX2M S1_5_0 ( .A(\ab[5][0] ), .B(\CARRYB[4][0] ), .CI(\SUMB[4][1] ), .CO(
        \CARRYB[5][0] ), .S(\A1[3] ) );
  ADDFX2M S2_5_1 ( .A(\ab[5][1] ), .B(\CARRYB[4][1] ), .CI(\SUMB[4][2] ), .CO(
        \CARRYB[5][1] ), .S(\SUMB[5][1] ) );
  ADDFX2M S2_5_2 ( .A(\ab[5][2] ), .B(\CARRYB[4][2] ), .CI(\SUMB[4][3] ), .CO(
        \CARRYB[5][2] ), .S(\SUMB[5][2] ) );
  ADDFX2M S2_3_5 ( .A(\ab[3][5] ), .B(\CARRYB[2][5] ), .CI(\SUMB[2][6] ), .CO(
        \CARRYB[3][5] ), .S(\SUMB[3][5] ) );
  ADDFX2M S1_4_0 ( .A(\ab[4][0] ), .B(\CARRYB[3][0] ), .CI(\SUMB[3][1] ), .CO(
        \CARRYB[4][0] ), .S(\A1[2] ) );
  ADDFX2M S2_4_1 ( .A(\ab[4][1] ), .B(\CARRYB[3][1] ), .CI(\SUMB[3][2] ), .CO(
        \CARRYB[4][1] ), .S(\SUMB[4][1] ) );
  ADDFX2M S2_4_2 ( .A(\ab[4][2] ), .B(\CARRYB[3][2] ), .CI(\SUMB[3][3] ), .CO(
        \CARRYB[4][2] ), .S(\SUMB[4][2] ) );
  ADDFX2M S2_4_3 ( .A(\ab[4][3] ), .B(\CARRYB[3][3] ), .CI(\SUMB[3][4] ), .CO(
        \CARRYB[4][3] ), .S(\SUMB[4][3] ) );
  ADDFX2M S1_3_0 ( .A(\ab[3][0] ), .B(\CARRYB[2][0] ), .CI(\SUMB[2][1] ), .CO(
        \CARRYB[3][0] ), .S(\A1[1] ) );
  ADDFX2M S2_3_1 ( .A(\ab[3][1] ), .B(\CARRYB[2][1] ), .CI(\SUMB[2][2] ), .CO(
        \CARRYB[3][1] ), .S(\SUMB[3][1] ) );
  ADDFX2M S2_3_2 ( .A(\ab[3][2] ), .B(\CARRYB[2][2] ), .CI(\SUMB[2][3] ), .CO(
        \CARRYB[3][2] ), .S(\SUMB[3][2] ) );
  ADDFX2M S2_3_3 ( .A(\ab[3][3] ), .B(\CARRYB[2][3] ), .CI(\SUMB[2][4] ), .CO(
        \CARRYB[3][3] ), .S(\SUMB[3][3] ) );
  ADDFX2M S2_3_4 ( .A(\ab[3][4] ), .B(\CARRYB[2][4] ), .CI(\SUMB[2][5] ), .CO(
        \CARRYB[3][4] ), .S(\SUMB[3][4] ) );
  ADDFX2M S2_6_5 ( .A(\ab[6][5] ), .B(\CARRYB[5][5] ), .CI(\SUMB[5][6] ), .CO(
        \CARRYB[6][5] ), .S(\SUMB[6][5] ) );
  ADDFX2M S2_6_4 ( .A(\ab[6][4] ), .B(\CARRYB[5][4] ), .CI(\SUMB[5][5] ), .CO(
        \CARRYB[6][4] ), .S(\SUMB[6][4] ) );
  ADDFX2M S2_5_5 ( .A(\ab[5][5] ), .B(\CARRYB[4][5] ), .CI(\SUMB[4][6] ), .CO(
        \CARRYB[5][5] ), .S(\SUMB[5][5] ) );
  ADDFX2M S2_6_3 ( .A(\ab[6][3] ), .B(\CARRYB[5][3] ), .CI(\SUMB[5][4] ), .CO(
        \CARRYB[6][3] ), .S(\SUMB[6][3] ) );
  ADDFX2M S2_5_4 ( .A(\ab[5][4] ), .B(\CARRYB[4][4] ), .CI(\SUMB[4][5] ), .CO(
        \CARRYB[5][4] ), .S(\SUMB[5][4] ) );
  ADDFX2M S2_4_5 ( .A(\ab[4][5] ), .B(\CARRYB[3][5] ), .CI(\SUMB[3][6] ), .CO(
        \CARRYB[4][5] ), .S(\SUMB[4][5] ) );
  ADDFX2M S2_2_5 ( .A(\ab[2][5] ), .B(n6), .CI(\SUMB[1][6] ), .CO(
        \CARRYB[2][5] ), .S(\SUMB[2][5] ) );
  ADDFX2M S3_6_6 ( .A(\ab[6][6] ), .B(\CARRYB[5][6] ), .CI(\ab[5][7] ), .CO(
        \CARRYB[6][6] ), .S(\SUMB[6][6] ) );
  ADDFX2M S3_5_6 ( .A(\ab[5][6] ), .B(\CARRYB[4][6] ), .CI(\ab[4][7] ), .CO(
        \CARRYB[5][6] ), .S(\SUMB[5][6] ) );
  ADDFX2M S3_4_6 ( .A(\ab[4][6] ), .B(\CARRYB[3][6] ), .CI(\ab[3][7] ), .CO(
        \CARRYB[4][6] ), .S(\SUMB[4][6] ) );
  ADDFX2M S3_3_6 ( .A(\ab[3][6] ), .B(\CARRYB[2][6] ), .CI(\ab[2][7] ), .CO(
        \CARRYB[3][6] ), .S(\SUMB[3][6] ) );
  ADDFX2M S4_0 ( .A(\ab[7][0] ), .B(\CARRYB[6][0] ), .CI(\SUMB[6][1] ), .CO(
        \CARRYB[7][0] ), .S(\SUMB[7][0] ) );
  ADDFX2M S5_6 ( .A(\ab[7][6] ), .B(\CARRYB[6][6] ), .CI(\ab[6][7] ), .CO(
        \CARRYB[7][6] ), .S(\SUMB[7][6] ) );
  ADDFX2M S4_5 ( .A(\ab[7][5] ), .B(\CARRYB[6][5] ), .CI(\SUMB[6][6] ), .CO(
        \CARRYB[7][5] ), .S(\SUMB[7][5] ) );
  ADDFX2M S4_4 ( .A(\ab[7][4] ), .B(\CARRYB[6][4] ), .CI(\SUMB[6][5] ), .CO(
        \CARRYB[7][4] ), .S(\SUMB[7][4] ) );
  ADDFX2M S4_3 ( .A(\ab[7][3] ), .B(\CARRYB[6][3] ), .CI(\SUMB[6][4] ), .CO(
        \CARRYB[7][3] ), .S(\SUMB[7][3] ) );
  ADDFX2M S4_2 ( .A(\ab[7][2] ), .B(\CARRYB[6][2] ), .CI(\SUMB[6][3] ), .CO(
        \CARRYB[7][2] ), .S(\SUMB[7][2] ) );
  ADDFX2M S4_1 ( .A(\ab[7][1] ), .B(\CARRYB[6][1] ), .CI(\SUMB[6][2] ), .CO(
        \CARRYB[7][1] ), .S(\SUMB[7][1] ) );
  ADDFX2M S2_2_4 ( .A(\ab[2][4] ), .B(n5), .CI(\SUMB[1][5] ), .CO(
        \CARRYB[2][4] ), .S(\SUMB[2][4] ) );
  AND2X2M U2 ( .A(\ab[0][4] ), .B(\ab[1][3] ), .Y(n3) );
  AND2X2M U3 ( .A(\ab[0][3] ), .B(\ab[1][2] ), .Y(n4) );
  AND2X2M U4 ( .A(\ab[0][5] ), .B(\ab[1][4] ), .Y(n5) );
  AND2X2M U5 ( .A(\ab[0][6] ), .B(\ab[1][5] ), .Y(n6) );
  AND2X2M U6 ( .A(\ab[0][2] ), .B(\ab[1][1] ), .Y(n7) );
  AND2X2M U7 ( .A(\ab[0][7] ), .B(\ab[1][6] ), .Y(n8) );
  AND2X2M U8 ( .A(\ab[0][1] ), .B(\ab[1][0] ), .Y(n9) );
  AND2X2M U9 ( .A(\CARRYB[7][6] ), .B(\ab[7][7] ), .Y(n10) );
  INVX2M U10 ( .A(\ab[0][6] ), .Y(n22) );
  CLKXOR2X2M U11 ( .A(\CARRYB[7][1] ), .B(\SUMB[7][2] ), .Y(\A1[7] ) );
  CLKXOR2X2M U12 ( .A(\CARRYB[7][2] ), .B(\SUMB[7][3] ), .Y(\A1[8] ) );
  CLKXOR2X2M U13 ( .A(\CARRYB[7][4] ), .B(\SUMB[7][5] ), .Y(\A1[10] ) );
  CLKXOR2X2M U14 ( .A(\CARRYB[7][3] ), .B(\SUMB[7][4] ), .Y(\A1[9] ) );
  CLKXOR2X2M U15 ( .A(\CARRYB[7][5] ), .B(\SUMB[7][6] ), .Y(\A1[11] ) );
  INVX2M U16 ( .A(\ab[0][7] ), .Y(n23) );
  INVX2M U17 ( .A(\ab[0][5] ), .Y(n21) );
  INVX2M U18 ( .A(\ab[0][4] ), .Y(n20) );
  INVX2M U19 ( .A(\ab[0][3] ), .Y(n19) );
  INVX2M U20 ( .A(\ab[0][2] ), .Y(n18) );
  AND2X2M U21 ( .A(\CARRYB[7][0] ), .B(\SUMB[7][1] ), .Y(n11) );
  AND2X2M U22 ( .A(\CARRYB[7][2] ), .B(\SUMB[7][3] ), .Y(n12) );
  AND2X2M U23 ( .A(\CARRYB[7][4] ), .B(\SUMB[7][5] ), .Y(n13) );
  AND2X2M U24 ( .A(\CARRYB[7][1] ), .B(\SUMB[7][2] ), .Y(n14) );
  AND2X2M U25 ( .A(\CARRYB[7][3] ), .B(\SUMB[7][4] ), .Y(n15) );
  XNOR2X2M U26 ( .A(\CARRYB[7][0] ), .B(n17), .Y(\A1[6] ) );
  INVX2M U27 ( .A(\SUMB[7][1] ), .Y(n17) );
  CLKXOR2X2M U28 ( .A(\ab[1][0] ), .B(\ab[0][1] ), .Y(PRODUCT[1]) );
  CLKXOR2X2M U29 ( .A(\CARRYB[7][6] ), .B(\ab[7][7] ), .Y(\A1[12] ) );
  AND2X2M U30 ( .A(\CARRYB[7][5] ), .B(\SUMB[7][6] ), .Y(n16) );
  XNOR2X2M U31 ( .A(\ab[1][5] ), .B(n22), .Y(\SUMB[1][5] ) );
  XNOR2X2M U32 ( .A(\ab[1][6] ), .B(n23), .Y(\SUMB[1][6] ) );
  XNOR2X2M U33 ( .A(\ab[1][4] ), .B(n21), .Y(\SUMB[1][4] ) );
  XNOR2X2M U34 ( .A(\ab[1][3] ), .B(n20), .Y(\SUMB[1][3] ) );
  XNOR2X2M U35 ( .A(\ab[1][2] ), .B(n19), .Y(\SUMB[1][2] ) );
  XNOR2X2M U36 ( .A(\ab[1][1] ), .B(n18), .Y(\SUMB[1][1] ) );
  INVX2M U37 ( .A(A[1]), .Y(n30) );
  INVX2M U38 ( .A(A[0]), .Y(n31) );
  INVX2M U39 ( .A(A[2]), .Y(n29) );
  INVX2M U40 ( .A(A[3]), .Y(n28) );
  INVX2M U41 ( .A(A[5]), .Y(n26) );
  INVX2M U42 ( .A(A[4]), .Y(n27) );
  INVX2M U43 ( .A(B[6]), .Y(n33) );
  INVX2M U44 ( .A(A[7]), .Y(n24) );
  INVX2M U45 ( .A(A[6]), .Y(n25) );
  INVX2M U46 ( .A(B[0]), .Y(n39) );
  INVX2M U47 ( .A(B[2]), .Y(n37) );
  INVX2M U48 ( .A(B[3]), .Y(n36) );
  INVX2M U49 ( .A(B[7]), .Y(n32) );
  INVX2M U50 ( .A(B[1]), .Y(n38) );
  INVX2M U51 ( .A(B[4]), .Y(n35) );
  INVX2M U52 ( .A(B[5]), .Y(n34) );
  NOR2X1M U54 ( .A(n24), .B(n32), .Y(\ab[7][7] ) );
  NOR2X1M U55 ( .A(n24), .B(n33), .Y(\ab[7][6] ) );
  NOR2X1M U56 ( .A(n24), .B(n34), .Y(\ab[7][5] ) );
  NOR2X1M U57 ( .A(n24), .B(n35), .Y(\ab[7][4] ) );
  NOR2X1M U58 ( .A(n24), .B(n36), .Y(\ab[7][3] ) );
  NOR2X1M U59 ( .A(n24), .B(n37), .Y(\ab[7][2] ) );
  NOR2X1M U60 ( .A(n24), .B(n38), .Y(\ab[7][1] ) );
  NOR2X1M U61 ( .A(n24), .B(n39), .Y(\ab[7][0] ) );
  NOR2X1M U62 ( .A(n32), .B(n25), .Y(\ab[6][7] ) );
  NOR2X1M U63 ( .A(n33), .B(n25), .Y(\ab[6][6] ) );
  NOR2X1M U64 ( .A(n34), .B(n25), .Y(\ab[6][5] ) );
  NOR2X1M U65 ( .A(n35), .B(n25), .Y(\ab[6][4] ) );
  NOR2X1M U66 ( .A(n36), .B(n25), .Y(\ab[6][3] ) );
  NOR2X1M U67 ( .A(n37), .B(n25), .Y(\ab[6][2] ) );
  NOR2X1M U68 ( .A(n38), .B(n25), .Y(\ab[6][1] ) );
  NOR2X1M U69 ( .A(n39), .B(n25), .Y(\ab[6][0] ) );
  NOR2X1M U70 ( .A(n32), .B(n26), .Y(\ab[5][7] ) );
  NOR2X1M U71 ( .A(n33), .B(n26), .Y(\ab[5][6] ) );
  NOR2X1M U72 ( .A(n34), .B(n26), .Y(\ab[5][5] ) );
  NOR2X1M U73 ( .A(n35), .B(n26), .Y(\ab[5][4] ) );
  NOR2X1M U74 ( .A(n36), .B(n26), .Y(\ab[5][3] ) );
  NOR2X1M U75 ( .A(n37), .B(n26), .Y(\ab[5][2] ) );
  NOR2X1M U76 ( .A(n38), .B(n26), .Y(\ab[5][1] ) );
  NOR2X1M U77 ( .A(n39), .B(n26), .Y(\ab[5][0] ) );
  NOR2X1M U78 ( .A(n32), .B(n27), .Y(\ab[4][7] ) );
  NOR2X1M U79 ( .A(n33), .B(n27), .Y(\ab[4][6] ) );
  NOR2X1M U80 ( .A(n34), .B(n27), .Y(\ab[4][5] ) );
  NOR2X1M U81 ( .A(n35), .B(n27), .Y(\ab[4][4] ) );
  NOR2X1M U82 ( .A(n36), .B(n27), .Y(\ab[4][3] ) );
  NOR2X1M U83 ( .A(n37), .B(n27), .Y(\ab[4][2] ) );
  NOR2X1M U84 ( .A(n38), .B(n27), .Y(\ab[4][1] ) );
  NOR2X1M U85 ( .A(n39), .B(n27), .Y(\ab[4][0] ) );
  NOR2X1M U86 ( .A(n32), .B(n28), .Y(\ab[3][7] ) );
  NOR2X1M U87 ( .A(n33), .B(n28), .Y(\ab[3][6] ) );
  NOR2X1M U88 ( .A(n34), .B(n28), .Y(\ab[3][5] ) );
  NOR2X1M U89 ( .A(n35), .B(n28), .Y(\ab[3][4] ) );
  NOR2X1M U90 ( .A(n36), .B(n28), .Y(\ab[3][3] ) );
  NOR2X1M U91 ( .A(n37), .B(n28), .Y(\ab[3][2] ) );
  NOR2X1M U92 ( .A(n38), .B(n28), .Y(\ab[3][1] ) );
  NOR2X1M U93 ( .A(n39), .B(n28), .Y(\ab[3][0] ) );
  NOR2X1M U94 ( .A(n32), .B(n29), .Y(\ab[2][7] ) );
  NOR2X1M U95 ( .A(n33), .B(n29), .Y(\ab[2][6] ) );
  NOR2X1M U96 ( .A(n34), .B(n29), .Y(\ab[2][5] ) );
  NOR2X1M U97 ( .A(n35), .B(n29), .Y(\ab[2][4] ) );
  NOR2X1M U98 ( .A(n36), .B(n29), .Y(\ab[2][3] ) );
  NOR2X1M U99 ( .A(n37), .B(n29), .Y(\ab[2][2] ) );
  NOR2X1M U100 ( .A(n38), .B(n29), .Y(\ab[2][1] ) );
  NOR2X1M U101 ( .A(n39), .B(n29), .Y(\ab[2][0] ) );
  NOR2X1M U102 ( .A(n32), .B(n30), .Y(\ab[1][7] ) );
  NOR2X1M U103 ( .A(n33), .B(n30), .Y(\ab[1][6] ) );
  NOR2X1M U104 ( .A(n34), .B(n30), .Y(\ab[1][5] ) );
  NOR2X1M U105 ( .A(n35), .B(n30), .Y(\ab[1][4] ) );
  NOR2X1M U106 ( .A(n36), .B(n30), .Y(\ab[1][3] ) );
  NOR2X1M U107 ( .A(n37), .B(n30), .Y(\ab[1][2] ) );
  NOR2X1M U108 ( .A(n38), .B(n30), .Y(\ab[1][1] ) );
  NOR2X1M U109 ( .A(n39), .B(n30), .Y(\ab[1][0] ) );
  NOR2X1M U110 ( .A(n32), .B(n31), .Y(\ab[0][7] ) );
  NOR2X1M U111 ( .A(n33), .B(n31), .Y(\ab[0][6] ) );
  NOR2X1M U112 ( .A(n34), .B(n31), .Y(\ab[0][5] ) );
  NOR2X1M U113 ( .A(n35), .B(n31), .Y(\ab[0][4] ) );
  NOR2X1M U114 ( .A(n36), .B(n31), .Y(\ab[0][3] ) );
  NOR2X1M U115 ( .A(n37), .B(n31), .Y(\ab[0][2] ) );
  NOR2X1M U116 ( .A(n38), .B(n31), .Y(\ab[0][1] ) );
  NOR2X1M U117 ( .A(n39), .B(n31), .Y(PRODUCT[0]) );
endmodule


module ALU_DATA_WIDTH8 ( i_CLK, i_RST, i_A, i_B, i_ALU_FUN, i_Enable, 
        o_ALU_OUT, o_OUT_Valid );
  input [7:0] i_A;
  input [7:0] i_B;
  input [3:0] i_ALU_FUN;
  output [15:0] o_ALU_OUT;
  input i_CLK, i_RST, i_Enable;
  output o_OUT_Valid;
  wire   N88, N89, N90, N91, N92, N93, N94, N95, N96, N97, N98, N99, N100,
         N101, N102, N103, N104, N105, N106, N107, N108, N109, N110, N111,
         N112, N113, N114, N115, N116, N117, N118, N119, N120, N121, N122,
         N123, N124, N125, N126, N127, N128, N129, N154, N155, N156, N159,
         N160, N161, N162, N163, N164, N165, N166, N167, N168, N169, N170,
         N171, N172, N173, N174, n32, n33, n34, n35, n36, n37, n38, n39, n40,
         n41, n42, n43, n44, n45, n46, n47, n48, n49, n50, n51, n52, n53, n54,
         n55, n56, n57, n58, n59, n60, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96,
         n97, n98, n99, n100, n101, n102, n103, n3, n4, n5, n6, n7, n8, n9,
         n10, n11, n12, n13, n14, n15, n16, n17, n18, n19, n20, n21, n22, n23,
         n24, n25, n26, n27, n28, n29, n30, n31, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116, n117, n118, n119,
         n120, n121, n122, n123, n124, n125, n126, n127, n128, n129, n130,
         n131, n132, n133, n134, n135;

  ALU_DATA_WIDTH8_DW_div_uns_0 div_37 ( .a({n11, n10, n9, n8, n7, n6, n5, n4}), 
        .b({i_B[7], n3, i_B[5:0]}), .quotient({N129, N128, N127, N126, N125, 
        N124, N123, N122}) );
  ALU_DATA_WIDTH8_DW01_sub_0 sub_35 ( .A({1'b0, n11, n10, n9, n8, n7, n6, n5, 
        n4}), .B({1'b0, i_B[7], n3, i_B[5:0]}), .CI(1'b0), .DIFF({N105, N104, 
        N103, N102, N101, N100, N99, N98, N97}) );
  ALU_DATA_WIDTH8_DW01_add_0 add_34 ( .A({1'b0, n11, n10, n9, n8, n7, n6, n5, 
        n4}), .B({1'b0, i_B[7], n3, i_B[5:0]}), .CI(1'b0), .SUM({N96, N95, N94, 
        N93, N92, N91, N90, N89, N88}) );
  ALU_DATA_WIDTH8_DW02_mult_0 mult_36 ( .A({n11, n10, n9, n8, n7, n6, n5, n4}), 
        .B({i_B[7], n3, i_B[5:0]}), .TC(1'b0), .PRODUCT({N121, N120, N119, 
        N118, N117, N116, N115, N114, N113, N112, N111, N110, N109, N108, N107, 
        N106}) );
  DFFRQX2M \o_ALU_OUT_reg[15]  ( .D(N174), .CK(i_CLK), .RN(i_RST), .Q(
        o_ALU_OUT[15]) );
  DFFRQX2M \o_ALU_OUT_reg[14]  ( .D(N173), .CK(i_CLK), .RN(i_RST), .Q(
        o_ALU_OUT[14]) );
  DFFRQX2M \o_ALU_OUT_reg[13]  ( .D(N172), .CK(i_CLK), .RN(i_RST), .Q(
        o_ALU_OUT[13]) );
  DFFRQX2M \o_ALU_OUT_reg[12]  ( .D(N171), .CK(i_CLK), .RN(i_RST), .Q(
        o_ALU_OUT[12]) );
  DFFRQX2M \o_ALU_OUT_reg[11]  ( .D(N170), .CK(i_CLK), .RN(i_RST), .Q(
        o_ALU_OUT[11]) );
  DFFRQX2M \o_ALU_OUT_reg[10]  ( .D(N169), .CK(i_CLK), .RN(i_RST), .Q(
        o_ALU_OUT[10]) );
  DFFRQX2M \o_ALU_OUT_reg[9]  ( .D(N168), .CK(i_CLK), .RN(i_RST), .Q(
        o_ALU_OUT[9]) );
  DFFRQX2M \o_ALU_OUT_reg[8]  ( .D(N167), .CK(i_CLK), .RN(i_RST), .Q(
        o_ALU_OUT[8]) );
  DFFRQX2M o_OUT_Valid_reg ( .D(i_Enable), .CK(i_CLK), .RN(i_RST), .Q(
        o_OUT_Valid) );
  DFFRQX2M \o_ALU_OUT_reg[7]  ( .D(N166), .CK(i_CLK), .RN(i_RST), .Q(
        o_ALU_OUT[7]) );
  DFFRQX2M \o_ALU_OUT_reg[6]  ( .D(N165), .CK(i_CLK), .RN(i_RST), .Q(
        o_ALU_OUT[6]) );
  DFFRQX2M \o_ALU_OUT_reg[5]  ( .D(N164), .CK(i_CLK), .RN(i_RST), .Q(
        o_ALU_OUT[5]) );
  DFFRQX2M \o_ALU_OUT_reg[4]  ( .D(N163), .CK(i_CLK), .RN(i_RST), .Q(
        o_ALU_OUT[4]) );
  DFFRQX2M \o_ALU_OUT_reg[3]  ( .D(N162), .CK(i_CLK), .RN(i_RST), .Q(
        o_ALU_OUT[3]) );
  DFFRQX2M \o_ALU_OUT_reg[2]  ( .D(N161), .CK(i_CLK), .RN(i_RST), .Q(
        o_ALU_OUT[2]) );
  DFFRQX2M \o_ALU_OUT_reg[1]  ( .D(N160), .CK(i_CLK), .RN(i_RST), .Q(
        o_ALU_OUT[1]) );
  DFFRQX2M \o_ALU_OUT_reg[0]  ( .D(N159), .CK(i_CLK), .RN(i_RST), .Q(
        o_ALU_OUT[0]) );
  CLKBUFX2M U3 ( .A(i_A[6]), .Y(n10) );
  INVX2M U4 ( .A(i_Enable), .Y(n120) );
  OAI2BB1X2M U7 ( .A0N(N121), .A1N(n32), .B0(n33), .Y(N174) );
  OAI2BB1X2M U8 ( .A0N(N116), .A1N(n32), .B0(n33), .Y(N169) );
  OAI2BB1X2M U9 ( .A0N(N117), .A1N(n32), .B0(n33), .Y(N170) );
  OAI2BB1X2M U10 ( .A0N(N118), .A1N(n32), .B0(n33), .Y(N171) );
  OAI2BB1X2M U11 ( .A0N(N119), .A1N(n32), .B0(n33), .Y(N172) );
  OAI2BB1X2M U12 ( .A0N(N120), .A1N(n32), .B0(n33), .Y(N173) );
  NAND2X2M U13 ( .A(i_Enable), .B(n119), .Y(n33) );
  OAI2BB1X2M U14 ( .A0N(N115), .A1N(n32), .B0(n33), .Y(N168) );
  AOI31X2M U15 ( .A0(n91), .A1(n92), .A2(n93), .B0(n120), .Y(N159) );
  AOI22X1M U16 ( .A0(N97), .A1(n40), .B0(N88), .B1(n38), .Y(n91) );
  AOI221XLM U17 ( .A0(n5), .A1(n56), .B0(n13), .B1(n131), .C0(n94), .Y(n93) );
  AOI222X1M U18 ( .A0(N106), .A1(n12), .B0(n4), .B1(n46), .C0(N122), .C1(n52), 
        .Y(n92) );
  AOI31X2M U19 ( .A0(n84), .A1(n85), .A2(n86), .B0(n120), .Y(N160) );
  AOI22X1M U20 ( .A0(N98), .A1(n40), .B0(N89), .B1(n38), .Y(n84) );
  AOI221XLM U21 ( .A0(n6), .A1(n56), .B0(n13), .B1(n130), .C0(n87), .Y(n86) );
  AOI222X1M U22 ( .A0(N107), .A1(n12), .B0(n5), .B1(n46), .C0(N123), .C1(n52), 
        .Y(n85) );
  AOI31X2M U23 ( .A0(n78), .A1(n79), .A2(n80), .B0(n120), .Y(N161) );
  AOI22X1M U24 ( .A0(N99), .A1(n40), .B0(N90), .B1(n38), .Y(n78) );
  AOI221XLM U25 ( .A0(n7), .A1(n56), .B0(n13), .B1(n129), .C0(n81), .Y(n80) );
  AOI222X1M U26 ( .A0(N108), .A1(n12), .B0(n6), .B1(n46), .C0(N124), .C1(n52), 
        .Y(n79) );
  AOI31X2M U27 ( .A0(n72), .A1(n73), .A2(n74), .B0(n120), .Y(N162) );
  AOI22X1M U28 ( .A0(N100), .A1(n40), .B0(N91), .B1(n38), .Y(n72) );
  AOI221XLM U29 ( .A0(n8), .A1(n56), .B0(n13), .B1(n128), .C0(n75), .Y(n74) );
  AOI222X1M U30 ( .A0(N109), .A1(n12), .B0(n7), .B1(n46), .C0(N125), .C1(n52), 
        .Y(n73) );
  AOI31X2M U31 ( .A0(n66), .A1(n67), .A2(n68), .B0(n120), .Y(N163) );
  AOI22X1M U32 ( .A0(N101), .A1(n40), .B0(N92), .B1(n38), .Y(n66) );
  AOI221XLM U33 ( .A0(n56), .A1(n9), .B0(n13), .B1(n127), .C0(n69), .Y(n68) );
  AOI222X1M U34 ( .A0(N110), .A1(n12), .B0(n8), .B1(n46), .C0(N126), .C1(n52), 
        .Y(n67) );
  OAI2B1X2M U35 ( .A1N(n102), .A0(n90), .B0(n100), .Y(n42) );
  OAI2B1X2M U36 ( .A1N(n98), .A0(n99), .B0(n100), .Y(n51) );
  OAI222X1M U37 ( .A0(n58), .A1(n115), .B0(n3), .B1(n59), .C0(n121), .C1(n126), 
        .Y(n57) );
  AOI221XLM U38 ( .A0(n50), .A1(n125), .B0(n10), .B1(n51), .C0(n46), .Y(n58)
         );
  AOI221XLM U39 ( .A0(n10), .A1(n50), .B0(n42), .B1(n125), .C0(n13), .Y(n59)
         );
  INVX2M U40 ( .A(n3), .Y(n115) );
  AOI31X2M U41 ( .A0(n60), .A1(n61), .A2(n62), .B0(n120), .Y(N164) );
  AOI22X1M U42 ( .A0(N102), .A1(n40), .B0(N93), .B1(n38), .Y(n60) );
  AOI221XLM U43 ( .A0(n56), .A1(n10), .B0(n13), .B1(n126), .C0(n63), .Y(n62)
         );
  AOI222X1M U44 ( .A0(N111), .A1(n12), .B0(n9), .B1(n46), .C0(N127), .C1(n52), 
        .Y(n61) );
  AOI31X2M U45 ( .A0(n53), .A1(n54), .A2(n55), .B0(n120), .Y(N165) );
  AOI22X1M U46 ( .A0(N103), .A1(n40), .B0(N94), .B1(n38), .Y(n53) );
  AOI221XLM U47 ( .A0(n56), .A1(n11), .B0(n13), .B1(n125), .C0(n57), .Y(n55)
         );
  AOI222X1M U48 ( .A0(N112), .A1(n12), .B0(n46), .B1(n10), .C0(N128), .C1(n52), 
        .Y(n54) );
  AOI31X2M U49 ( .A0(n43), .A1(n44), .A2(n45), .B0(n120), .Y(N166) );
  AOI221XLM U50 ( .A0(n13), .A1(n118), .B0(n46), .B1(n11), .C0(n47), .Y(n45)
         );
  AOI22X1M U51 ( .A0(N104), .A1(n40), .B0(N95), .B1(n38), .Y(n43) );
  AOI22X1M U52 ( .A0(N129), .A1(n52), .B0(N113), .B1(n12), .Y(n44) );
  AND2X2M U53 ( .A(n98), .B(n102), .Y(n46) );
  NAND2X2M U54 ( .A(n122), .B(n124), .Y(n99) );
  INVX2M U55 ( .A(n39), .Y(n119) );
  AOI211X2M U56 ( .A0(N105), .A1(n40), .B0(n13), .C0(n42), .Y(n39) );
  INVX2M U57 ( .A(n37), .Y(n121) );
  AOI21X2M U58 ( .A0(n35), .A1(n36), .B0(n120), .Y(N167) );
  AOI21X2M U59 ( .A0(N96), .A1(n38), .B0(n119), .Y(n35) );
  AOI22X1M U60 ( .A0(n11), .A1(n37), .B0(N114), .B1(n12), .Y(n36) );
  AND2X2M U61 ( .A(n103), .B(n102), .Y(n40) );
  CLKBUFX2M U62 ( .A(n41), .Y(n13) );
  NOR2X2M U63 ( .A(n90), .B(n99), .Y(n41) );
  AND2X2M U64 ( .A(n12), .B(i_Enable), .Y(n32) );
  INVX2M U65 ( .A(n11), .Y(n118) );
  NOR2BX2M U66 ( .AN(n103), .B(n99), .Y(n38) );
  INVX2M U67 ( .A(n10), .Y(n125) );
  INVX2M U68 ( .A(n5), .Y(n130) );
  INVX2M U69 ( .A(n4), .Y(n131) );
  INVX2M U70 ( .A(n6), .Y(n129) );
  INVX2M U71 ( .A(n7), .Y(n128) );
  INVX2M U72 ( .A(n9), .Y(n126) );
  INVX2M U73 ( .A(n8), .Y(n127) );
  CLKBUFX2M U74 ( .A(i_A[7]), .Y(n11) );
  CLKBUFX2M U75 ( .A(i_B[6]), .Y(n3) );
  CLKBUFX2M U76 ( .A(i_A[5]), .Y(n9) );
  CLKBUFX2M U77 ( .A(i_A[4]), .Y(n8) );
  CLKBUFX2M U78 ( .A(i_A[2]), .Y(n6) );
  CLKBUFX2M U79 ( .A(i_A[3]), .Y(n7) );
  CLKBUFX2M U80 ( .A(i_A[1]), .Y(n5) );
  CLKBUFX2M U81 ( .A(i_A[0]), .Y(n4) );
  OAI222X1M U82 ( .A0(i_B[0]), .A1(n95), .B0(n96), .B1(n122), .C0(n97), .C1(
        n112), .Y(n94) );
  AOI221XLM U83 ( .A0(n50), .A1(n131), .B0(n4), .B1(n51), .C0(n46), .Y(n97) );
  AOI221XLM U84 ( .A0(n4), .A1(n50), .B0(n42), .B1(n131), .C0(n13), .Y(n95) );
  OAI222X1M U85 ( .A0(n82), .A1(n113), .B0(i_B[2]), .B1(n83), .C0(n121), .C1(
        n130), .Y(n81) );
  AOI221XLM U86 ( .A0(n50), .A1(n129), .B0(n6), .B1(n51), .C0(n46), .Y(n82) );
  AOI221XLM U87 ( .A0(n6), .A1(n50), .B0(n42), .B1(n129), .C0(n13), .Y(n83) );
  OAI222X1M U88 ( .A0(n76), .A1(n114), .B0(i_B[3]), .B1(n77), .C0(n121), .C1(
        n129), .Y(n75) );
  AOI221XLM U89 ( .A0(n50), .A1(n128), .B0(n7), .B1(n51), .C0(n46), .Y(n76) );
  AOI221XLM U90 ( .A0(n7), .A1(n50), .B0(n42), .B1(n128), .C0(n13), .Y(n77) );
  OAI222X1M U91 ( .A0(n88), .A1(n135), .B0(i_B[1]), .B1(n89), .C0(n121), .C1(
        n131), .Y(n87) );
  INVX2M U92 ( .A(i_B[1]), .Y(n135) );
  AOI221XLM U93 ( .A0(n50), .A1(n130), .B0(n5), .B1(n51), .C0(n46), .Y(n88) );
  AOI221XLM U94 ( .A0(n5), .A1(n50), .B0(n42), .B1(n130), .C0(n13), .Y(n89) );
  OAI222X1M U95 ( .A0(n70), .A1(n134), .B0(i_B[4]), .B1(n71), .C0(n121), .C1(
        n128), .Y(n69) );
  INVX2M U96 ( .A(i_B[4]), .Y(n134) );
  AOI221XLM U97 ( .A0(n50), .A1(n127), .B0(n8), .B1(n51), .C0(n46), .Y(n70) );
  AOI221XLM U98 ( .A0(n8), .A1(n50), .B0(n42), .B1(n127), .C0(n13), .Y(n71) );
  OAI222X1M U99 ( .A0(n64), .A1(n133), .B0(i_B[5]), .B1(n65), .C0(n121), .C1(
        n127), .Y(n63) );
  INVX2M U100 ( .A(i_B[5]), .Y(n133) );
  AOI221XLM U101 ( .A0(n50), .A1(n126), .B0(n9), .B1(n51), .C0(n46), .Y(n64)
         );
  AOI221XLM U102 ( .A0(n9), .A1(n50), .B0(n42), .B1(n126), .C0(n13), .Y(n65)
         );
  OAI222X1M U103 ( .A0(n48), .A1(n132), .B0(i_B[7]), .B1(n49), .C0(n121), .C1(
        n125), .Y(n47) );
  INVX2M U104 ( .A(i_B[7]), .Y(n132) );
  AOI221XLM U105 ( .A0(n50), .A1(n118), .B0(n11), .B1(n51), .C0(n46), .Y(n48)
         );
  AOI221XLM U106 ( .A0(n50), .A1(n11), .B0(n42), .B1(n118), .C0(n13), .Y(n49)
         );
  AOI33X2M U107 ( .A0(n101), .A1(n123), .A2(i_ALU_FUN[1]), .B0(n98), .B1(n124), 
        .B2(N156), .Y(n96) );
  AO22X1M U108 ( .A0(N155), .A1(i_ALU_FUN[0]), .B0(N154), .B1(n124), .Y(n101)
         );
  NOR3X2M U109 ( .A(n90), .B(i_ALU_FUN[0]), .C(n122), .Y(n37) );
  INVX2M U110 ( .A(n14), .Y(n116) );
  NOR2X2M U111 ( .A(i_ALU_FUN[2]), .B(i_ALU_FUN[1]), .Y(n103) );
  NAND2X2M U112 ( .A(i_ALU_FUN[2]), .B(i_ALU_FUN[1]), .Y(n90) );
  AND3X2M U113 ( .A(n103), .B(n124), .C(i_ALU_FUN[3]), .Y(n50) );
  INVX2M U114 ( .A(i_ALU_FUN[0]), .Y(n124) );
  AND3X2M U115 ( .A(n102), .B(i_ALU_FUN[1]), .C(n123), .Y(n52) );
  INVX2M U116 ( .A(i_ALU_FUN[3]), .Y(n122) );
  NAND3X2M U117 ( .A(n103), .B(i_ALU_FUN[0]), .C(i_ALU_FUN[3]), .Y(n100) );
  NOR2X2M U118 ( .A(n124), .B(i_ALU_FUN[3]), .Y(n102) );
  NOR2X2M U119 ( .A(n123), .B(i_ALU_FUN[1]), .Y(n98) );
  INVX2M U120 ( .A(i_ALU_FUN[2]), .Y(n123) );
  INVX2M U121 ( .A(n25), .Y(n117) );
  CLKBUFX2M U122 ( .A(n34), .Y(n12) );
  NOR3BX2M U123 ( .AN(i_ALU_FUN[1]), .B(n99), .C(i_ALU_FUN[2]), .Y(n34) );
  INVX2M U124 ( .A(i_B[0]), .Y(n112) );
  INVX2M U125 ( .A(i_B[2]), .Y(n113) );
  INVX2M U126 ( .A(i_B[3]), .Y(n114) );
  AND3X2M U127 ( .A(n98), .B(i_ALU_FUN[3]), .C(i_ALU_FUN[0]), .Y(n56) );
  NOR2X1M U128 ( .A(n118), .B(i_B[7]), .Y(n108) );
  NAND2BX1M U129 ( .AN(i_B[4]), .B(n8), .Y(n29) );
  NAND2BX1M U130 ( .AN(n8), .B(i_B[4]), .Y(n18) );
  CLKNAND2X2M U131 ( .A(n29), .B(n18), .Y(n31) );
  NOR2X1M U132 ( .A(n114), .B(n7), .Y(n26) );
  NOR2X1M U133 ( .A(n113), .B(n6), .Y(n17) );
  NOR2X1M U134 ( .A(n112), .B(n4), .Y(n14) );
  CLKNAND2X2M U135 ( .A(n6), .B(n113), .Y(n28) );
  NAND2BX1M U136 ( .AN(n17), .B(n28), .Y(n23) );
  AOI21X1M U137 ( .A0(n14), .A1(n130), .B0(i_B[1]), .Y(n15) );
  AOI211X1M U138 ( .A0(n5), .A1(n116), .B0(n23), .C0(n15), .Y(n16) );
  CLKNAND2X2M U139 ( .A(n7), .B(n114), .Y(n27) );
  OAI31X1M U140 ( .A0(n26), .A1(n17), .A2(n16), .B0(n27), .Y(n19) );
  NAND2BX1M U141 ( .AN(n9), .B(i_B[5]), .Y(n106) );
  OAI211X1M U142 ( .A0(n31), .A1(n19), .B0(n18), .C0(n106), .Y(n20) );
  NAND2BX1M U143 ( .AN(i_B[5]), .B(n9), .Y(n30) );
  XNOR2X1M U144 ( .A(n10), .B(n3), .Y(n105) );
  AOI32X1M U145 ( .A0(n20), .A1(n30), .A2(n105), .B0(n3), .B1(n125), .Y(n21)
         );
  CLKNAND2X2M U146 ( .A(i_B[7]), .B(n118), .Y(n109) );
  OAI21X1M U147 ( .A0(n108), .A1(n21), .B0(n109), .Y(N156) );
  CLKNAND2X2M U148 ( .A(n4), .B(n112), .Y(n24) );
  OA21X1M U149 ( .A0(n24), .A1(n130), .B0(i_B[1]), .Y(n22) );
  AOI211X1M U150 ( .A0(n24), .A1(n130), .B0(n23), .C0(n22), .Y(n25) );
  AOI31X1M U151 ( .A0(n117), .A1(n28), .A2(n27), .B0(n26), .Y(n104) );
  OAI2B11X1M U152 ( .A1N(n104), .A0(n31), .B0(n30), .C0(n29), .Y(n107) );
  AOI32X1M U153 ( .A0(n107), .A1(n106), .A2(n105), .B0(n10), .B1(n115), .Y(
        n110) );
  AOI2B1X1M U154 ( .A1N(n110), .A0(n109), .B0(n108), .Y(n111) );
  CLKINVX1M U155 ( .A(n111), .Y(N155) );
  NOR2X1M U156 ( .A(N156), .B(N155), .Y(N154) );
endmodule


module Register_File_REG_WIDTH8_ADDR_WIDTH4 ( i_CLK, i_RST, i_RdEn, i_WrEn, 
        i_Address, i_WrData, o_RdData, o_RdData_Valid, o_REG0, o_REG1, o_REG2, 
        o_REG3 );
  input [3:0] i_Address;
  input [7:0] i_WrData;
  output [7:0] o_RdData;
  output [7:0] o_REG0;
  output [7:0] o_REG1;
  output [7:0] o_REG2;
  output [7:0] o_REG3;
  input i_CLK, i_RST, i_RdEn, i_WrEn;
  output o_RdData_Valid;
  wire   N9, N10, N11, N12, \Reg_File[4][7] , \Reg_File[4][6] ,
         \Reg_File[4][5] , \Reg_File[4][4] , \Reg_File[4][3] ,
         \Reg_File[4][2] , \Reg_File[4][1] , \Reg_File[4][0] ,
         \Reg_File[5][7] , \Reg_File[5][6] , \Reg_File[5][5] ,
         \Reg_File[5][4] , \Reg_File[5][3] , \Reg_File[5][2] ,
         \Reg_File[5][1] , \Reg_File[5][0] , \Reg_File[6][7] ,
         \Reg_File[6][6] , \Reg_File[6][5] , \Reg_File[6][4] ,
         \Reg_File[6][3] , \Reg_File[6][2] , \Reg_File[6][1] ,
         \Reg_File[6][0] , \Reg_File[7][7] , \Reg_File[7][6] ,
         \Reg_File[7][5] , \Reg_File[7][4] , \Reg_File[7][3] ,
         \Reg_File[7][2] , \Reg_File[7][1] , \Reg_File[7][0] ,
         \Reg_File[8][7] , \Reg_File[8][6] , \Reg_File[8][5] ,
         \Reg_File[8][4] , \Reg_File[8][3] , \Reg_File[8][2] ,
         \Reg_File[8][1] , \Reg_File[8][0] , \Reg_File[9][7] ,
         \Reg_File[9][6] , \Reg_File[9][5] , \Reg_File[9][4] ,
         \Reg_File[9][3] , \Reg_File[9][2] , \Reg_File[9][1] ,
         \Reg_File[9][0] , \Reg_File[10][7] , \Reg_File[10][6] ,
         \Reg_File[10][5] , \Reg_File[10][4] , \Reg_File[10][3] ,
         \Reg_File[10][2] , \Reg_File[10][1] , \Reg_File[10][0] ,
         \Reg_File[11][7] , \Reg_File[11][6] , \Reg_File[11][5] ,
         \Reg_File[11][4] , \Reg_File[11][3] , \Reg_File[11][2] ,
         \Reg_File[11][1] , \Reg_File[11][0] , \Reg_File[12][7] ,
         \Reg_File[12][6] , \Reg_File[12][5] , \Reg_File[12][4] ,
         \Reg_File[12][3] , \Reg_File[12][2] , \Reg_File[12][1] ,
         \Reg_File[12][0] , \Reg_File[13][7] , \Reg_File[13][6] ,
         \Reg_File[13][5] , \Reg_File[13][4] , \Reg_File[13][3] ,
         \Reg_File[13][2] , \Reg_File[13][1] , \Reg_File[13][0] ,
         \Reg_File[14][7] , \Reg_File[14][6] , \Reg_File[14][5] ,
         \Reg_File[14][4] , \Reg_File[14][3] , \Reg_File[14][2] ,
         \Reg_File[14][1] , \Reg_File[14][0] , \Reg_File[15][7] ,
         \Reg_File[15][6] , \Reg_File[15][5] , \Reg_File[15][4] ,
         \Reg_File[15][3] , \Reg_File[15][2] , \Reg_File[15][1] ,
         \Reg_File[15][0] , N32, N33, N34, N35, N36, N37, N38, N39, N56, N57,
         N58, N59, N60, N61, N62, N63, N64, n12, n13, n14, n15, n16, n17, n18,
         n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29, n30, n31, n32,
         n33, n34, n35, n36, n37, n38, n39, n40, n41, n42, n43, n44, n45, n46,
         n47, n48, n49, n50, n51, n52, n53, n54, n55, n56, n57, n58, n59, n60,
         n61, n62, n63, n64, n65, n66, n67, n68, n69, n70, n71, n72, n73, n74,
         n75, n76, n77, n78, n79, n80, n81, n82, n83, n84, n85, n86, n87, n88,
         n89, n90, n91, n92, n93, n94, n95, n96, n97, n98, n99, n100, n101,
         n102, n103, n104, n105, n106, n107, n108, n109, n110, n111, n112,
         n113, n114, n115, n116, n117, n118, n119, n120, n121, n122, n123,
         n124, n125, n126, n127, n128, n129, n130, n131, n132, n133, n134,
         n135, n136, n137, n138, n139, n140, n141, n142, n143, n144, n145,
         n146, n147, n148, n149, n150, n151, n152, n153, n154, n155, n156,
         n157, n158, n159, n160, n161, n162, n1, n2, n3, n4, n5, n6, n7, n8,
         n9, n10, n11, n163, n164, n165, n166, n167, n168, n169, n170, n171,
         n172, n173, n174, n175, n176, n177, n178, n179, n180, n181, n182,
         n183, n184, n185, n186, n187, n188, n189, n190, n191, n192, n193,
         n194, n195, n196, n197, n198, n199, n200, n201, n202, n203, n204,
         n205, n206, n207, n208, n209, n210, n211, n212, n213, n214, n215,
         n216, n217, n218, n219, n220, n221, n222, n223, n224, n225, n226;
  assign N9 = i_Address[0];
  assign N10 = i_Address[1];
  assign N11 = i_Address[2];
  assign N12 = i_Address[3];

  DFFQX2M \Reg_File_reg[2][1]  ( .D(n140), .CK(i_CLK), .Q(o_REG2[1]) );
  DFFRQX2M \o_RdData_reg[7]  ( .D(N63), .CK(i_CLK), .RN(n213), .Q(o_RdData[7])
         );
  DFFRQX2M \o_RdData_reg[6]  ( .D(N62), .CK(i_CLK), .RN(n213), .Q(o_RdData[6])
         );
  DFFRQX2M \o_RdData_reg[5]  ( .D(N61), .CK(i_CLK), .RN(n213), .Q(o_RdData[5])
         );
  DFFRQX2M \o_RdData_reg[4]  ( .D(N60), .CK(i_CLK), .RN(n213), .Q(o_RdData[4])
         );
  DFFRQX2M \o_RdData_reg[3]  ( .D(N59), .CK(i_CLK), .RN(n213), .Q(o_RdData[3])
         );
  DFFRQX2M \o_RdData_reg[2]  ( .D(N58), .CK(i_CLK), .RN(n213), .Q(o_RdData[2])
         );
  DFFRQX2M \o_RdData_reg[1]  ( .D(N57), .CK(i_CLK), .RN(n213), .Q(o_RdData[1])
         );
  DFFRQX2M \o_RdData_reg[0]  ( .D(N56), .CK(i_CLK), .RN(n213), .Q(o_RdData[0])
         );
  DFFRQX2M \Reg_File_reg[5][7]  ( .D(n122), .CK(i_CLK), .RN(n217), .Q(
        \Reg_File[5][7] ) );
  DFFRQX2M \Reg_File_reg[5][6]  ( .D(n121), .CK(i_CLK), .RN(n217), .Q(
        \Reg_File[5][6] ) );
  DFFRQX2M \Reg_File_reg[5][5]  ( .D(n120), .CK(i_CLK), .RN(n217), .Q(
        \Reg_File[5][5] ) );
  DFFRQX2M \Reg_File_reg[5][4]  ( .D(n119), .CK(i_CLK), .RN(n217), .Q(
        \Reg_File[5][4] ) );
  DFFRQX2M \Reg_File_reg[5][3]  ( .D(n118), .CK(i_CLK), .RN(n217), .Q(
        \Reg_File[5][3] ) );
  DFFRQX2M \Reg_File_reg[5][2]  ( .D(n117), .CK(i_CLK), .RN(n217), .Q(
        \Reg_File[5][2] ) );
  DFFRQX2M \Reg_File_reg[5][1]  ( .D(n116), .CK(i_CLK), .RN(n217), .Q(
        \Reg_File[5][1] ) );
  DFFRQX2M \Reg_File_reg[5][0]  ( .D(n115), .CK(i_CLK), .RN(n217), .Q(
        \Reg_File[5][0] ) );
  DFFRQX2M \Reg_File_reg[9][7]  ( .D(n90), .CK(i_CLK), .RN(n215), .Q(
        \Reg_File[9][7] ) );
  DFFRQX2M \Reg_File_reg[9][6]  ( .D(n89), .CK(i_CLK), .RN(n215), .Q(
        \Reg_File[9][6] ) );
  DFFRQX2M \Reg_File_reg[9][5]  ( .D(n88), .CK(i_CLK), .RN(n215), .Q(
        \Reg_File[9][5] ) );
  DFFRQX2M \Reg_File_reg[9][4]  ( .D(n87), .CK(i_CLK), .RN(n215), .Q(
        \Reg_File[9][4] ) );
  DFFRQX2M \Reg_File_reg[9][3]  ( .D(n86), .CK(i_CLK), .RN(n215), .Q(
        \Reg_File[9][3] ) );
  DFFRQX2M \Reg_File_reg[9][2]  ( .D(n85), .CK(i_CLK), .RN(n215), .Q(
        \Reg_File[9][2] ) );
  DFFRQX2M \Reg_File_reg[9][1]  ( .D(n84), .CK(i_CLK), .RN(n215), .Q(
        \Reg_File[9][1] ) );
  DFFRQX2M \Reg_File_reg[9][0]  ( .D(n83), .CK(i_CLK), .RN(n215), .Q(
        \Reg_File[9][0] ) );
  DFFRQX2M \Reg_File_reg[13][7]  ( .D(n58), .CK(i_CLK), .RN(n214), .Q(
        \Reg_File[13][7] ) );
  DFFRQX2M \Reg_File_reg[13][6]  ( .D(n57), .CK(i_CLK), .RN(n214), .Q(
        \Reg_File[13][6] ) );
  DFFRQX2M \Reg_File_reg[13][5]  ( .D(n56), .CK(i_CLK), .RN(n214), .Q(
        \Reg_File[13][5] ) );
  DFFRQX2M \Reg_File_reg[13][4]  ( .D(n55), .CK(i_CLK), .RN(n214), .Q(
        \Reg_File[13][4] ) );
  DFFRQX2M \Reg_File_reg[13][3]  ( .D(n54), .CK(i_CLK), .RN(n214), .Q(
        \Reg_File[13][3] ) );
  DFFRQX2M \Reg_File_reg[13][2]  ( .D(n53), .CK(i_CLK), .RN(n215), .Q(
        \Reg_File[13][2] ) );
  DFFRQX2M \Reg_File_reg[13][1]  ( .D(n52), .CK(i_CLK), .RN(n214), .Q(
        \Reg_File[13][1] ) );
  DFFRQX2M \Reg_File_reg[13][0]  ( .D(n51), .CK(i_CLK), .RN(n214), .Q(
        \Reg_File[13][0] ) );
  DFFRQX2M \Reg_File_reg[6][7]  ( .D(n114), .CK(i_CLK), .RN(n217), .Q(
        \Reg_File[6][7] ) );
  DFFRQX2M \Reg_File_reg[6][6]  ( .D(n113), .CK(i_CLK), .RN(n216), .Q(
        \Reg_File[6][6] ) );
  DFFRQX2M \Reg_File_reg[6][5]  ( .D(n112), .CK(i_CLK), .RN(n216), .Q(
        \Reg_File[6][5] ) );
  DFFRQX2M \Reg_File_reg[6][4]  ( .D(n111), .CK(i_CLK), .RN(n216), .Q(
        \Reg_File[6][4] ) );
  DFFRQX2M \Reg_File_reg[6][3]  ( .D(n110), .CK(i_CLK), .RN(n216), .Q(
        \Reg_File[6][3] ) );
  DFFRQX2M \Reg_File_reg[6][2]  ( .D(n109), .CK(i_CLK), .RN(n216), .Q(
        \Reg_File[6][2] ) );
  DFFRQX2M \Reg_File_reg[6][1]  ( .D(n108), .CK(i_CLK), .RN(n216), .Q(
        \Reg_File[6][1] ) );
  DFFRQX2M \Reg_File_reg[6][0]  ( .D(n107), .CK(i_CLK), .RN(n216), .Q(
        \Reg_File[6][0] ) );
  DFFRQX2M \Reg_File_reg[10][7]  ( .D(n82), .CK(i_CLK), .RN(n215), .Q(
        \Reg_File[10][7] ) );
  DFFRQX2M \Reg_File_reg[10][6]  ( .D(n81), .CK(i_CLK), .RN(n215), .Q(
        \Reg_File[10][6] ) );
  DFFRQX2M \Reg_File_reg[10][5]  ( .D(n80), .CK(i_CLK), .RN(n215), .Q(
        \Reg_File[10][5] ) );
  DFFRQX2M \Reg_File_reg[10][4]  ( .D(n79), .CK(i_CLK), .RN(n215), .Q(
        \Reg_File[10][4] ) );
  DFFRQX2M \Reg_File_reg[10][3]  ( .D(n78), .CK(i_CLK), .RN(n215), .Q(
        \Reg_File[10][3] ) );
  DFFRQX2M \Reg_File_reg[10][2]  ( .D(n77), .CK(i_CLK), .RN(n215), .Q(
        \Reg_File[10][2] ) );
  DFFRQX2M \Reg_File_reg[10][1]  ( .D(n76), .CK(i_CLK), .RN(n215), .Q(
        \Reg_File[10][1] ) );
  DFFRQX2M \Reg_File_reg[10][0]  ( .D(n75), .CK(i_CLK), .RN(n215), .Q(
        \Reg_File[10][0] ) );
  DFFRQX2M \Reg_File_reg[14][7]  ( .D(n50), .CK(i_CLK), .RN(n214), .Q(
        \Reg_File[14][7] ) );
  DFFRQX2M \Reg_File_reg[14][6]  ( .D(n49), .CK(i_CLK), .RN(n214), .Q(
        \Reg_File[14][6] ) );
  DFFRQX2M \Reg_File_reg[14][5]  ( .D(n48), .CK(i_CLK), .RN(n214), .Q(
        \Reg_File[14][5] ) );
  DFFRQX2M \Reg_File_reg[14][4]  ( .D(n47), .CK(i_CLK), .RN(n214), .Q(
        \Reg_File[14][4] ) );
  DFFRQX2M \Reg_File_reg[14][3]  ( .D(n46), .CK(i_CLK), .RN(n214), .Q(
        \Reg_File[14][3] ) );
  DFFRQX2M \Reg_File_reg[14][2]  ( .D(n45), .CK(i_CLK), .RN(n214), .Q(
        \Reg_File[14][2] ) );
  DFFRQX2M \Reg_File_reg[14][1]  ( .D(n44), .CK(i_CLK), .RN(n213), .Q(
        \Reg_File[14][1] ) );
  DFFRQX2M \Reg_File_reg[14][0]  ( .D(n43), .CK(i_CLK), .RN(n213), .Q(
        \Reg_File[14][0] ) );
  DFFRQX2M \Reg_File_reg[7][7]  ( .D(n106), .CK(i_CLK), .RN(n216), .Q(
        \Reg_File[7][7] ) );
  DFFRQX2M \Reg_File_reg[7][6]  ( .D(n105), .CK(i_CLK), .RN(n216), .Q(
        \Reg_File[7][6] ) );
  DFFRQX2M \Reg_File_reg[7][5]  ( .D(n104), .CK(i_CLK), .RN(n216), .Q(
        \Reg_File[7][5] ) );
  DFFRQX2M \Reg_File_reg[7][4]  ( .D(n103), .CK(i_CLK), .RN(n216), .Q(
        \Reg_File[7][4] ) );
  DFFRQX2M \Reg_File_reg[7][3]  ( .D(n102), .CK(i_CLK), .RN(n216), .Q(
        \Reg_File[7][3] ) );
  DFFRQX2M \Reg_File_reg[7][2]  ( .D(n101), .CK(i_CLK), .RN(n216), .Q(
        \Reg_File[7][2] ) );
  DFFRQX2M \Reg_File_reg[7][1]  ( .D(n100), .CK(i_CLK), .RN(n216), .Q(
        \Reg_File[7][1] ) );
  DFFRQX2M \Reg_File_reg[7][0]  ( .D(n99), .CK(i_CLK), .RN(n216), .Q(
        \Reg_File[7][0] ) );
  DFFRQX2M \Reg_File_reg[11][7]  ( .D(n74), .CK(i_CLK), .RN(n215), .Q(
        \Reg_File[11][7] ) );
  DFFRQX2M \Reg_File_reg[11][6]  ( .D(n73), .CK(i_CLK), .RN(n215), .Q(
        \Reg_File[11][6] ) );
  DFFRQX2M \Reg_File_reg[11][5]  ( .D(n72), .CK(i_CLK), .RN(n215), .Q(
        \Reg_File[11][5] ) );
  DFFRQX2M \Reg_File_reg[11][4]  ( .D(n71), .CK(i_CLK), .RN(n215), .Q(
        \Reg_File[11][4] ) );
  DFFRQX2M \Reg_File_reg[11][3]  ( .D(n70), .CK(i_CLK), .RN(n215), .Q(
        \Reg_File[11][3] ) );
  DFFRQX2M \Reg_File_reg[11][2]  ( .D(n69), .CK(i_CLK), .RN(n215), .Q(
        \Reg_File[11][2] ) );
  DFFRQX2M \Reg_File_reg[11][1]  ( .D(n68), .CK(i_CLK), .RN(n214), .Q(
        \Reg_File[11][1] ) );
  DFFRQX2M \Reg_File_reg[11][0]  ( .D(n67), .CK(i_CLK), .RN(n214), .Q(
        \Reg_File[11][0] ) );
  DFFRQX2M \Reg_File_reg[15][7]  ( .D(n42), .CK(i_CLK), .RN(n213), .Q(
        \Reg_File[15][7] ) );
  DFFRQX2M \Reg_File_reg[15][6]  ( .D(n41), .CK(i_CLK), .RN(n213), .Q(
        \Reg_File[15][6] ) );
  DFFRQX2M \Reg_File_reg[15][5]  ( .D(n40), .CK(i_CLK), .RN(n213), .Q(
        \Reg_File[15][5] ) );
  DFFRQX2M \Reg_File_reg[15][4]  ( .D(n39), .CK(i_CLK), .RN(n213), .Q(
        \Reg_File[15][4] ) );
  DFFRQX2M \Reg_File_reg[15][3]  ( .D(n38), .CK(i_CLK), .RN(n213), .Q(
        \Reg_File[15][3] ) );
  DFFRQX2M \Reg_File_reg[15][2]  ( .D(n37), .CK(i_CLK), .RN(n213), .Q(
        \Reg_File[15][2] ) );
  DFFRQX2M \Reg_File_reg[15][1]  ( .D(n36), .CK(i_CLK), .RN(n213), .Q(
        \Reg_File[15][1] ) );
  DFFRQX2M \Reg_File_reg[15][0]  ( .D(n35), .CK(i_CLK), .RN(n213), .Q(
        \Reg_File[15][0] ) );
  DFFRQX2M \Reg_File_reg[4][7]  ( .D(n130), .CK(i_CLK), .RN(n217), .Q(
        \Reg_File[4][7] ) );
  DFFRQX2M \Reg_File_reg[4][6]  ( .D(n129), .CK(i_CLK), .RN(n217), .Q(
        \Reg_File[4][6] ) );
  DFFRQX2M \Reg_File_reg[4][5]  ( .D(n128), .CK(i_CLK), .RN(n217), .Q(
        \Reg_File[4][5] ) );
  DFFRQX2M \Reg_File_reg[4][4]  ( .D(n127), .CK(i_CLK), .RN(n217), .Q(
        \Reg_File[4][4] ) );
  DFFRQX2M \Reg_File_reg[4][3]  ( .D(n126), .CK(i_CLK), .RN(n217), .Q(
        \Reg_File[4][3] ) );
  DFFRQX2M \Reg_File_reg[4][2]  ( .D(n125), .CK(i_CLK), .RN(n217), .Q(
        \Reg_File[4][2] ) );
  DFFRQX2M \Reg_File_reg[4][1]  ( .D(n124), .CK(i_CLK), .RN(n217), .Q(
        \Reg_File[4][1] ) );
  DFFRQX2M \Reg_File_reg[4][0]  ( .D(n123), .CK(i_CLK), .RN(n217), .Q(
        \Reg_File[4][0] ) );
  DFFRQX2M \Reg_File_reg[8][7]  ( .D(n98), .CK(i_CLK), .RN(n216), .Q(
        \Reg_File[8][7] ) );
  DFFRQX2M \Reg_File_reg[8][6]  ( .D(n97), .CK(i_CLK), .RN(n216), .Q(
        \Reg_File[8][6] ) );
  DFFRQX2M \Reg_File_reg[8][5]  ( .D(n96), .CK(i_CLK), .RN(n216), .Q(
        \Reg_File[8][5] ) );
  DFFRQX2M \Reg_File_reg[8][4]  ( .D(n95), .CK(i_CLK), .RN(n216), .Q(
        \Reg_File[8][4] ) );
  DFFRQX2M \Reg_File_reg[8][3]  ( .D(n94), .CK(i_CLK), .RN(n216), .Q(
        \Reg_File[8][3] ) );
  DFFRQX2M \Reg_File_reg[8][2]  ( .D(n93), .CK(i_CLK), .RN(n216), .Q(
        \Reg_File[8][2] ) );
  DFFRQX2M \Reg_File_reg[8][1]  ( .D(n92), .CK(i_CLK), .RN(n216), .Q(
        \Reg_File[8][1] ) );
  DFFRQX2M \Reg_File_reg[8][0]  ( .D(n91), .CK(i_CLK), .RN(n216), .Q(
        \Reg_File[8][0] ) );
  DFFRQX2M \Reg_File_reg[12][7]  ( .D(n66), .CK(i_CLK), .RN(n214), .Q(
        \Reg_File[12][7] ) );
  DFFRQX2M \Reg_File_reg[12][6]  ( .D(n65), .CK(i_CLK), .RN(n214), .Q(
        \Reg_File[12][6] ) );
  DFFRQX2M \Reg_File_reg[12][5]  ( .D(n64), .CK(i_CLK), .RN(n214), .Q(
        \Reg_File[12][5] ) );
  DFFRQX2M \Reg_File_reg[12][4]  ( .D(n63), .CK(i_CLK), .RN(n214), .Q(
        \Reg_File[12][4] ) );
  DFFRQX2M \Reg_File_reg[12][3]  ( .D(n62), .CK(i_CLK), .RN(n214), .Q(
        \Reg_File[12][3] ) );
  DFFRQX2M \Reg_File_reg[12][2]  ( .D(n61), .CK(i_CLK), .RN(n214), .Q(
        \Reg_File[12][2] ) );
  DFFRQX2M \Reg_File_reg[12][1]  ( .D(n60), .CK(i_CLK), .RN(n214), .Q(
        \Reg_File[12][1] ) );
  DFFRQX2M \Reg_File_reg[12][0]  ( .D(n59), .CK(i_CLK), .RN(n214), .Q(
        \Reg_File[12][0] ) );
  DFFRQX2M o_RdData_Valid_reg ( .D(N64), .CK(i_CLK), .RN(n213), .Q(
        o_RdData_Valid) );
  DFFRQX2M \Reg_File_reg[3][0]  ( .D(n131), .CK(i_CLK), .RN(n217), .Q(
        o_REG3[0]) );
  DFFRQX2M \Reg_File_reg[3][2]  ( .D(n133), .CK(i_CLK), .RN(n217), .Q(
        o_REG3[2]) );
  DFFRQX2M \Reg_File_reg[3][3]  ( .D(n134), .CK(i_CLK), .RN(n217), .Q(
        o_REG3[3]) );
  DFFSQX2M \Reg_File_reg[3][5]  ( .D(n136), .CK(i_CLK), .SN(n213), .Q(
        o_REG3[5]) );
  DFFRQX2M \Reg_File_reg[3][1]  ( .D(n132), .CK(i_CLK), .RN(n217), .Q(
        o_REG3[1]) );
  DFFRQX2M \Reg_File_reg[3][7]  ( .D(n138), .CK(i_CLK), .RN(n213), .Q(
        o_REG3[7]) );
  DFFRQX2M \Reg_File_reg[3][4]  ( .D(n135), .CK(i_CLK), .RN(n217), .Q(
        o_REG3[4]) );
  DFFRQX2M \Reg_File_reg[3][6]  ( .D(n137), .CK(i_CLK), .RN(n217), .Q(
        o_REG3[6]) );
  DFFQX2M \Reg_File_reg[2][0]  ( .D(n139), .CK(i_CLK), .Q(o_REG2[0]) );
  DFFQX2M \Reg_File_reg[2][7]  ( .D(n146), .CK(i_CLK), .Q(o_REG2[7]) );
  DFFQX2M \Reg_File_reg[2][6]  ( .D(n145), .CK(i_CLK), .Q(o_REG2[6]) );
  DFFQX2M \Reg_File_reg[2][2]  ( .D(n141), .CK(i_CLK), .Q(o_REG2[2]) );
  DFFQX2M \Reg_File_reg[2][4]  ( .D(n143), .CK(i_CLK), .Q(o_REG2[4]) );
  DFFQX2M \Reg_File_reg[2][5]  ( .D(n144), .CK(i_CLK), .Q(o_REG2[5]) );
  DFFQX2M \Reg_File_reg[2][3]  ( .D(n142), .CK(i_CLK), .Q(o_REG2[3]) );
  DFFQX2M \Reg_File_reg[0][1]  ( .D(n156), .CK(i_CLK), .Q(o_REG0[1]) );
  DFFQX2M \Reg_File_reg[0][0]  ( .D(n155), .CK(i_CLK), .Q(o_REG0[0]) );
  DFFQX2M \Reg_File_reg[0][3]  ( .D(n158), .CK(i_CLK), .Q(o_REG0[3]) );
  DFFQX2M \Reg_File_reg[0][2]  ( .D(n157), .CK(i_CLK), .Q(o_REG0[2]) );
  DFFQX2M \Reg_File_reg[0][5]  ( .D(n160), .CK(i_CLK), .Q(o_REG0[5]) );
  DFFQX2M \Reg_File_reg[0][4]  ( .D(n159), .CK(i_CLK), .Q(o_REG0[4]) );
  DFFQX2M \Reg_File_reg[1][6]  ( .D(n153), .CK(i_CLK), .Q(o_REG1[6]) );
  DFFQX2M \Reg_File_reg[0][7]  ( .D(n162), .CK(i_CLK), .Q(o_REG0[7]) );
  DFFQX2M \Reg_File_reg[0][6]  ( .D(n161), .CK(i_CLK), .Q(o_REG0[6]) );
  DFFQX2M \Reg_File_reg[1][5]  ( .D(n152), .CK(i_CLK), .Q(o_REG1[5]) );
  DFFQX2M \Reg_File_reg[1][4]  ( .D(n151), .CK(i_CLK), .Q(o_REG1[4]) );
  DFFQX2M \Reg_File_reg[1][1]  ( .D(n148), .CK(i_CLK), .Q(o_REG1[1]) );
  DFFQX2M \Reg_File_reg[1][7]  ( .D(n154), .CK(i_CLK), .Q(o_REG1[7]) );
  DFFQX2M \Reg_File_reg[1][3]  ( .D(n150), .CK(i_CLK), .Q(o_REG1[3]) );
  DFFQX2M \Reg_File_reg[1][2]  ( .D(n149), .CK(i_CLK), .Q(o_REG1[2]) );
  DFFQX2M \Reg_File_reg[1][0]  ( .D(n147), .CK(i_CLK), .Q(o_REG1[0]) );
  NOR2X2M U3 ( .A(n218), .B(n210), .Y(n14) );
  NOR2X2M U4 ( .A(n218), .B(N10), .Y(n17) );
  INVX2M U5 ( .A(n207), .Y(n206) );
  INVX2M U6 ( .A(i_WrData[4]), .Y(n222) );
  INVX2M U7 ( .A(i_WrData[5]), .Y(n221) );
  INVX2M U8 ( .A(i_WrData[6]), .Y(n220) );
  INVX2M U9 ( .A(i_WrData[7]), .Y(n219) );
  INVX2M U10 ( .A(i_WrData[1]), .Y(n225) );
  INVX2M U11 ( .A(i_WrData[3]), .Y(n223) );
  INVX2M U12 ( .A(i_WrData[0]), .Y(n226) );
  INVX2M U13 ( .A(i_WrData[2]), .Y(n224) );
  CLKBUFX2M U14 ( .A(n21), .Y(n203) );
  CLKBUFX2M U15 ( .A(n21), .Y(n202) );
  CLKBUFX2M U16 ( .A(n31), .Y(n195) );
  CLKBUFX2M U17 ( .A(n31), .Y(n194) );
  NAND2X2M U18 ( .A(n25), .B(n14), .Y(n24) );
  NAND2X2M U19 ( .A(n25), .B(n17), .Y(n28) );
  NAND3X2M U20 ( .A(N10), .B(n206), .C(n20), .Y(n21) );
  NAND3X2M U21 ( .A(N10), .B(n206), .C(n32), .Y(n31) );
  CLKBUFX2M U22 ( .A(n19), .Y(n205) );
  CLKBUFX2M U23 ( .A(n19), .Y(n204) );
  CLKBUFX2M U24 ( .A(n22), .Y(n201) );
  CLKBUFX2M U25 ( .A(n22), .Y(n200) );
  CLKBUFX2M U26 ( .A(n23), .Y(n199) );
  CLKBUFX2M U27 ( .A(n23), .Y(n198) );
  CLKBUFX2M U28 ( .A(n33), .Y(n193) );
  CLKBUFX2M U29 ( .A(n33), .Y(n192) );
  CLKBUFX2M U30 ( .A(n34), .Y(n191) );
  CLKBUFX2M U31 ( .A(n34), .Y(n190) );
  CLKBUFX2M U32 ( .A(n30), .Y(n197) );
  CLKBUFX2M U33 ( .A(n30), .Y(n196) );
  CLKBUFX2M U34 ( .A(N10), .Y(n185) );
  CLKBUFX2M U35 ( .A(N10), .Y(n186) );
  CLKBUFX2M U36 ( .A(N10), .Y(n184) );
  NAND3X2M U37 ( .A(n14), .B(n206), .C(n27), .Y(n26) );
  NAND3X2M U38 ( .A(n17), .B(n206), .C(n27), .Y(n29) );
  NAND3X2M U39 ( .A(n14), .B(n206), .C(n13), .Y(n15) );
  NAND3X2M U40 ( .A(n208), .B(n13), .C(n17), .Y(n16) );
  NAND3X2M U41 ( .A(n13), .B(n206), .C(n17), .Y(n18) );
  NAND3X2M U42 ( .A(n13), .B(n14), .C(n209), .Y(n12) );
  NOR2BX2M U43 ( .AN(i_RdEn), .B(i_WrEn), .Y(N64) );
  AND3X2M U44 ( .A(n27), .B(n213), .C(n218), .Y(n32) );
  NAND3X2M U45 ( .A(n209), .B(N10), .C(n20), .Y(n19) );
  NAND3X2M U46 ( .A(n209), .B(n211), .C(n20), .Y(n22) );
  NAND3X2M U47 ( .A(n206), .B(n211), .C(n20), .Y(n23) );
  NAND3X2M U48 ( .A(n207), .B(n211), .C(n32), .Y(n33) );
  NAND3X2M U49 ( .A(n206), .B(n210), .C(n32), .Y(n34) );
  NAND3X2M U50 ( .A(N10), .B(n218), .C(n25), .Y(n30) );
  AND2X2M U51 ( .A(n13), .B(n218), .Y(n20) );
  CLKBUFX2M U52 ( .A(n208), .Y(n188) );
  CLKBUFX2M U53 ( .A(n208), .Y(n189) );
  AND2X2M U54 ( .A(n27), .B(n207), .Y(n25) );
  CLKBUFX2M U55 ( .A(n208), .Y(n187) );
  NOR2BX2M U56 ( .AN(i_WrEn), .B(N12), .Y(n27) );
  INVX2M U57 ( .A(N11), .Y(n218) );
  AND2X2M U58 ( .A(N12), .B(i_WrEn), .Y(n13) );
  CLKBUFX2M U59 ( .A(N9), .Y(n207) );
  CLKBUFX2M U60 ( .A(n212), .Y(n210) );
  CLKBUFX2M U61 ( .A(N9), .Y(n208) );
  CLKBUFX2M U62 ( .A(N9), .Y(n209) );
  CLKBUFX2M U63 ( .A(n212), .Y(n211) );
  CLKBUFX2M U64 ( .A(i_RST), .Y(n213) );
  CLKBUFX2M U65 ( .A(i_RST), .Y(n214) );
  CLKBUFX2M U66 ( .A(i_RST), .Y(n215) );
  CLKBUFX2M U67 ( .A(i_RST), .Y(n216) );
  CLKBUFX2M U68 ( .A(i_RST), .Y(n217) );
  OAI2BB2X1M U69 ( .B0(n12), .B1(n226), .A0N(\Reg_File[15][0] ), .A1N(n12), 
        .Y(n35) );
  OAI2BB2X1M U70 ( .B0(n12), .B1(n225), .A0N(\Reg_File[15][1] ), .A1N(n12), 
        .Y(n36) );
  OAI2BB2X1M U71 ( .B0(n12), .B1(n224), .A0N(\Reg_File[15][2] ), .A1N(n12), 
        .Y(n37) );
  OAI2BB2X1M U72 ( .B0(n12), .B1(n223), .A0N(\Reg_File[15][3] ), .A1N(n12), 
        .Y(n38) );
  OAI2BB2X1M U73 ( .B0(n12), .B1(n222), .A0N(\Reg_File[15][4] ), .A1N(n12), 
        .Y(n39) );
  OAI2BB2X1M U74 ( .B0(n12), .B1(n221), .A0N(\Reg_File[15][5] ), .A1N(n12), 
        .Y(n40) );
  OAI2BB2X1M U75 ( .B0(n12), .B1(n220), .A0N(\Reg_File[15][6] ), .A1N(n12), 
        .Y(n41) );
  OAI2BB2X1M U76 ( .B0(n12), .B1(n219), .A0N(\Reg_File[15][7] ), .A1N(n12), 
        .Y(n42) );
  OAI2BB2X1M U77 ( .B0(n226), .B1(n15), .A0N(\Reg_File[14][0] ), .A1N(n15), 
        .Y(n43) );
  OAI2BB2X1M U78 ( .B0(n225), .B1(n15), .A0N(\Reg_File[14][1] ), .A1N(n15), 
        .Y(n44) );
  OAI2BB2X1M U79 ( .B0(n224), .B1(n15), .A0N(\Reg_File[14][2] ), .A1N(n15), 
        .Y(n45) );
  OAI2BB2X1M U80 ( .B0(n223), .B1(n15), .A0N(\Reg_File[14][3] ), .A1N(n15), 
        .Y(n46) );
  OAI2BB2X1M U81 ( .B0(n222), .B1(n15), .A0N(\Reg_File[14][4] ), .A1N(n15), 
        .Y(n47) );
  OAI2BB2X1M U82 ( .B0(n221), .B1(n15), .A0N(\Reg_File[14][5] ), .A1N(n15), 
        .Y(n48) );
  OAI2BB2X1M U83 ( .B0(n220), .B1(n15), .A0N(\Reg_File[14][6] ), .A1N(n15), 
        .Y(n49) );
  OAI2BB2X1M U84 ( .B0(n219), .B1(n15), .A0N(\Reg_File[14][7] ), .A1N(n15), 
        .Y(n50) );
  OAI2BB2X1M U85 ( .B0(n226), .B1(n26), .A0N(\Reg_File[6][0] ), .A1N(n26), .Y(
        n107) );
  OAI2BB2X1M U86 ( .B0(n225), .B1(n26), .A0N(\Reg_File[6][1] ), .A1N(n26), .Y(
        n108) );
  OAI2BB2X1M U87 ( .B0(n224), .B1(n26), .A0N(\Reg_File[6][2] ), .A1N(n26), .Y(
        n109) );
  OAI2BB2X1M U88 ( .B0(n223), .B1(n26), .A0N(\Reg_File[6][3] ), .A1N(n26), .Y(
        n110) );
  OAI2BB2X1M U89 ( .B0(n222), .B1(n26), .A0N(\Reg_File[6][4] ), .A1N(n26), .Y(
        n111) );
  OAI2BB2X1M U90 ( .B0(n221), .B1(n26), .A0N(\Reg_File[6][5] ), .A1N(n26), .Y(
        n112) );
  OAI2BB2X1M U91 ( .B0(n220), .B1(n26), .A0N(\Reg_File[6][6] ), .A1N(n26), .Y(
        n113) );
  OAI2BB2X1M U92 ( .B0(n219), .B1(n26), .A0N(\Reg_File[6][7] ), .A1N(n26), .Y(
        n114) );
  OAI2BB2X1M U93 ( .B0(n226), .B1(n29), .A0N(\Reg_File[4][0] ), .A1N(n29), .Y(
        n123) );
  OAI2BB2X1M U94 ( .B0(n225), .B1(n29), .A0N(\Reg_File[4][1] ), .A1N(n29), .Y(
        n124) );
  OAI2BB2X1M U95 ( .B0(n224), .B1(n29), .A0N(\Reg_File[4][2] ), .A1N(n29), .Y(
        n125) );
  OAI2BB2X1M U96 ( .B0(n223), .B1(n29), .A0N(\Reg_File[4][3] ), .A1N(n29), .Y(
        n126) );
  OAI2BB2X1M U97 ( .B0(n222), .B1(n29), .A0N(\Reg_File[4][4] ), .A1N(n29), .Y(
        n127) );
  OAI2BB2X1M U98 ( .B0(n221), .B1(n29), .A0N(\Reg_File[4][5] ), .A1N(n29), .Y(
        n128) );
  OAI2BB2X1M U99 ( .B0(n220), .B1(n29), .A0N(\Reg_File[4][6] ), .A1N(n29), .Y(
        n129) );
  OAI2BB2X1M U100 ( .B0(n219), .B1(n29), .A0N(\Reg_File[4][7] ), .A1N(n29), 
        .Y(n130) );
  OAI2BB2X1M U101 ( .B0(n226), .B1(n16), .A0N(\Reg_File[13][0] ), .A1N(n16), 
        .Y(n51) );
  OAI2BB2X1M U102 ( .B0(n225), .B1(n16), .A0N(\Reg_File[13][1] ), .A1N(n16), 
        .Y(n52) );
  OAI2BB2X1M U103 ( .B0(n224), .B1(n16), .A0N(\Reg_File[13][2] ), .A1N(n16), 
        .Y(n53) );
  OAI2BB2X1M U104 ( .B0(n223), .B1(n16), .A0N(\Reg_File[13][3] ), .A1N(n16), 
        .Y(n54) );
  OAI2BB2X1M U105 ( .B0(n222), .B1(n16), .A0N(\Reg_File[13][4] ), .A1N(n16), 
        .Y(n55) );
  OAI2BB2X1M U106 ( .B0(n221), .B1(n16), .A0N(\Reg_File[13][5] ), .A1N(n16), 
        .Y(n56) );
  OAI2BB2X1M U107 ( .B0(n220), .B1(n16), .A0N(\Reg_File[13][6] ), .A1N(n16), 
        .Y(n57) );
  OAI2BB2X1M U108 ( .B0(n219), .B1(n16), .A0N(\Reg_File[13][7] ), .A1N(n16), 
        .Y(n58) );
  OAI2BB2X1M U109 ( .B0(n226), .B1(n18), .A0N(\Reg_File[12][0] ), .A1N(n18), 
        .Y(n59) );
  OAI2BB2X1M U110 ( .B0(n225), .B1(n18), .A0N(\Reg_File[12][1] ), .A1N(n18), 
        .Y(n60) );
  OAI2BB2X1M U111 ( .B0(n224), .B1(n18), .A0N(\Reg_File[12][2] ), .A1N(n18), 
        .Y(n61) );
  OAI2BB2X1M U112 ( .B0(n223), .B1(n18), .A0N(\Reg_File[12][3] ), .A1N(n18), 
        .Y(n62) );
  OAI2BB2X1M U113 ( .B0(n222), .B1(n18), .A0N(\Reg_File[12][4] ), .A1N(n18), 
        .Y(n63) );
  OAI2BB2X1M U114 ( .B0(n221), .B1(n18), .A0N(\Reg_File[12][5] ), .A1N(n18), 
        .Y(n64) );
  OAI2BB2X1M U115 ( .B0(n220), .B1(n18), .A0N(\Reg_File[12][6] ), .A1N(n18), 
        .Y(n65) );
  OAI2BB2X1M U116 ( .B0(n219), .B1(n18), .A0N(\Reg_File[12][7] ), .A1N(n18), 
        .Y(n66) );
  OAI2BB2X1M U117 ( .B0(n226), .B1(n24), .A0N(\Reg_File[7][0] ), .A1N(n24), 
        .Y(n99) );
  OAI2BB2X1M U118 ( .B0(n225), .B1(n24), .A0N(\Reg_File[7][1] ), .A1N(n24), 
        .Y(n100) );
  OAI2BB2X1M U119 ( .B0(n224), .B1(n24), .A0N(\Reg_File[7][2] ), .A1N(n24), 
        .Y(n101) );
  OAI2BB2X1M U120 ( .B0(n223), .B1(n24), .A0N(\Reg_File[7][3] ), .A1N(n24), 
        .Y(n102) );
  OAI2BB2X1M U121 ( .B0(n222), .B1(n24), .A0N(\Reg_File[7][4] ), .A1N(n24), 
        .Y(n103) );
  OAI2BB2X1M U122 ( .B0(n221), .B1(n24), .A0N(\Reg_File[7][5] ), .A1N(n24), 
        .Y(n104) );
  OAI2BB2X1M U123 ( .B0(n220), .B1(n24), .A0N(\Reg_File[7][6] ), .A1N(n24), 
        .Y(n105) );
  OAI2BB2X1M U124 ( .B0(n219), .B1(n24), .A0N(\Reg_File[7][7] ), .A1N(n24), 
        .Y(n106) );
  OAI2BB2X1M U125 ( .B0(n226), .B1(n28), .A0N(\Reg_File[5][0] ), .A1N(n28), 
        .Y(n115) );
  OAI2BB2X1M U126 ( .B0(n225), .B1(n28), .A0N(\Reg_File[5][1] ), .A1N(n28), 
        .Y(n116) );
  OAI2BB2X1M U127 ( .B0(n224), .B1(n28), .A0N(\Reg_File[5][2] ), .A1N(n28), 
        .Y(n117) );
  OAI2BB2X1M U128 ( .B0(n223), .B1(n28), .A0N(\Reg_File[5][3] ), .A1N(n28), 
        .Y(n118) );
  OAI2BB2X1M U129 ( .B0(n222), .B1(n28), .A0N(\Reg_File[5][4] ), .A1N(n28), 
        .Y(n119) );
  OAI2BB2X1M U130 ( .B0(n221), .B1(n28), .A0N(\Reg_File[5][5] ), .A1N(n28), 
        .Y(n120) );
  OAI2BB2X1M U131 ( .B0(n220), .B1(n28), .A0N(\Reg_File[5][6] ), .A1N(n28), 
        .Y(n121) );
  OAI2BB2X1M U132 ( .B0(n219), .B1(n28), .A0N(\Reg_File[5][7] ), .A1N(n28), 
        .Y(n122) );
  OAI2BB2X1M U133 ( .B0(n226), .B1(n205), .A0N(\Reg_File[11][0] ), .A1N(n205), 
        .Y(n67) );
  OAI2BB2X1M U134 ( .B0(n225), .B1(n204), .A0N(\Reg_File[11][1] ), .A1N(n204), 
        .Y(n68) );
  OAI2BB2X1M U135 ( .B0(n224), .B1(n205), .A0N(\Reg_File[11][2] ), .A1N(n205), 
        .Y(n69) );
  OAI2BB2X1M U136 ( .B0(n223), .B1(n204), .A0N(\Reg_File[11][3] ), .A1N(n204), 
        .Y(n70) );
  OAI2BB2X1M U137 ( .B0(n226), .B1(n203), .A0N(\Reg_File[10][0] ), .A1N(n203), 
        .Y(n75) );
  OAI2BB2X1M U138 ( .B0(n225), .B1(n202), .A0N(\Reg_File[10][1] ), .A1N(n202), 
        .Y(n76) );
  OAI2BB2X1M U139 ( .B0(n224), .B1(n203), .A0N(\Reg_File[10][2] ), .A1N(n203), 
        .Y(n77) );
  OAI2BB2X1M U140 ( .B0(n223), .B1(n202), .A0N(\Reg_File[10][3] ), .A1N(n202), 
        .Y(n78) );
  OAI2BB2X1M U141 ( .B0(n226), .B1(n201), .A0N(\Reg_File[9][0] ), .A1N(n201), 
        .Y(n83) );
  OAI2BB2X1M U142 ( .B0(n225), .B1(n200), .A0N(\Reg_File[9][1] ), .A1N(n200), 
        .Y(n84) );
  OAI2BB2X1M U143 ( .B0(n224), .B1(n201), .A0N(\Reg_File[9][2] ), .A1N(n201), 
        .Y(n85) );
  OAI2BB2X1M U144 ( .B0(n223), .B1(n200), .A0N(\Reg_File[9][3] ), .A1N(n200), 
        .Y(n86) );
  OAI2BB2X1M U145 ( .B0(n226), .B1(n199), .A0N(\Reg_File[8][0] ), .A1N(n199), 
        .Y(n91) );
  OAI2BB2X1M U146 ( .B0(n225), .B1(n198), .A0N(\Reg_File[8][1] ), .A1N(n198), 
        .Y(n92) );
  OAI2BB2X1M U147 ( .B0(n224), .B1(n199), .A0N(\Reg_File[8][2] ), .A1N(n199), 
        .Y(n93) );
  OAI2BB2X1M U148 ( .B0(n223), .B1(n198), .A0N(\Reg_File[8][3] ), .A1N(n198), 
        .Y(n94) );
  OAI2BB2X1M U149 ( .B0(n226), .B1(n197), .A0N(o_REG3[0]), .A1N(n197), .Y(n131) );
  OAI2BB2X1M U150 ( .B0(n225), .B1(n196), .A0N(o_REG3[1]), .A1N(n196), .Y(n132) );
  OAI2BB2X1M U151 ( .B0(n224), .B1(n197), .A0N(o_REG3[2]), .A1N(n197), .Y(n133) );
  OAI2BB2X1M U152 ( .B0(n223), .B1(n196), .A0N(o_REG3[3]), .A1N(n196), .Y(n134) );
  OAI2BB2X1M U153 ( .B0(n222), .B1(n205), .A0N(\Reg_File[11][4] ), .A1N(n205), 
        .Y(n71) );
  OAI2BB2X1M U154 ( .B0(n221), .B1(n204), .A0N(\Reg_File[11][5] ), .A1N(n204), 
        .Y(n72) );
  OAI2BB2X1M U155 ( .B0(n220), .B1(n205), .A0N(\Reg_File[11][6] ), .A1N(n205), 
        .Y(n73) );
  OAI2BB2X1M U156 ( .B0(n219), .B1(n204), .A0N(\Reg_File[11][7] ), .A1N(n204), 
        .Y(n74) );
  OAI2BB2X1M U157 ( .B0(n222), .B1(n203), .A0N(\Reg_File[10][4] ), .A1N(n203), 
        .Y(n79) );
  OAI2BB2X1M U158 ( .B0(n221), .B1(n202), .A0N(\Reg_File[10][5] ), .A1N(n202), 
        .Y(n80) );
  OAI2BB2X1M U159 ( .B0(n220), .B1(n203), .A0N(\Reg_File[10][6] ), .A1N(n203), 
        .Y(n81) );
  OAI2BB2X1M U160 ( .B0(n219), .B1(n202), .A0N(\Reg_File[10][7] ), .A1N(n202), 
        .Y(n82) );
  OAI2BB2X1M U161 ( .B0(n222), .B1(n201), .A0N(\Reg_File[9][4] ), .A1N(n201), 
        .Y(n87) );
  OAI2BB2X1M U162 ( .B0(n221), .B1(n200), .A0N(\Reg_File[9][5] ), .A1N(n200), 
        .Y(n88) );
  OAI2BB2X1M U163 ( .B0(n220), .B1(n201), .A0N(\Reg_File[9][6] ), .A1N(n201), 
        .Y(n89) );
  OAI2BB2X1M U164 ( .B0(n219), .B1(n200), .A0N(\Reg_File[9][7] ), .A1N(n200), 
        .Y(n90) );
  OAI2BB2X1M U165 ( .B0(n222), .B1(n199), .A0N(\Reg_File[8][4] ), .A1N(n199), 
        .Y(n95) );
  OAI2BB2X1M U166 ( .B0(n221), .B1(n198), .A0N(\Reg_File[8][5] ), .A1N(n198), 
        .Y(n96) );
  OAI2BB2X1M U167 ( .B0(n220), .B1(n199), .A0N(\Reg_File[8][6] ), .A1N(n199), 
        .Y(n97) );
  OAI2BB2X1M U168 ( .B0(n219), .B1(n198), .A0N(\Reg_File[8][7] ), .A1N(n198), 
        .Y(n98) );
  OAI2BB2X1M U169 ( .B0(n222), .B1(n197), .A0N(o_REG3[4]), .A1N(n197), .Y(n135) );
  OAI2BB2X1M U170 ( .B0(n220), .B1(n197), .A0N(o_REG3[6]), .A1N(n197), .Y(n137) );
  OAI2BB2X1M U171 ( .B0(n219), .B1(n196), .A0N(o_REG3[7]), .A1N(n196), .Y(n138) );
  OAI2BB2X1M U172 ( .B0(n226), .B1(n195), .A0N(o_REG2[0]), .A1N(n195), .Y(n139) );
  OAI2BB2X1M U173 ( .B0(n225), .B1(n194), .A0N(o_REG2[1]), .A1N(n194), .Y(n140) );
  OAI2BB2X1M U174 ( .B0(n224), .B1(n195), .A0N(o_REG2[2]), .A1N(n195), .Y(n141) );
  OAI2BB2X1M U175 ( .B0(n223), .B1(n194), .A0N(o_REG2[3]), .A1N(n194), .Y(n142) );
  OAI2BB2X1M U176 ( .B0(n226), .B1(n193), .A0N(o_REG1[0]), .A1N(n193), .Y(n147) );
  OAI2BB2X1M U177 ( .B0(n225), .B1(n192), .A0N(o_REG1[1]), .A1N(n192), .Y(n148) );
  OAI2BB2X1M U178 ( .B0(n224), .B1(n193), .A0N(o_REG1[2]), .A1N(n193), .Y(n149) );
  OAI2BB2X1M U179 ( .B0(n223), .B1(n192), .A0N(o_REG1[3]), .A1N(n192), .Y(n150) );
  OAI2BB2X1M U180 ( .B0(n226), .B1(n191), .A0N(o_REG0[0]), .A1N(n191), .Y(n155) );
  OAI2BB2X1M U181 ( .B0(n225), .B1(n190), .A0N(o_REG0[1]), .A1N(n190), .Y(n156) );
  OAI2BB2X1M U182 ( .B0(n224), .B1(n191), .A0N(o_REG0[2]), .A1N(n191), .Y(n157) );
  OAI2BB2X1M U183 ( .B0(n223), .B1(n190), .A0N(o_REG0[3]), .A1N(n190), .Y(n158) );
  OAI2BB2X1M U184 ( .B0(n222), .B1(n195), .A0N(o_REG2[4]), .A1N(n195), .Y(n143) );
  OAI2BB2X1M U185 ( .B0(n221), .B1(n194), .A0N(o_REG2[5]), .A1N(n194), .Y(n144) );
  OAI2BB2X1M U186 ( .B0(n220), .B1(n195), .A0N(o_REG2[6]), .A1N(n195), .Y(n145) );
  OAI2BB2X1M U187 ( .B0(n219), .B1(n194), .A0N(o_REG2[7]), .A1N(n194), .Y(n146) );
  OAI2BB2X1M U188 ( .B0(n222), .B1(n193), .A0N(o_REG1[4]), .A1N(n193), .Y(n151) );
  OAI2BB2X1M U189 ( .B0(n221), .B1(n192), .A0N(o_REG1[5]), .A1N(n192), .Y(n152) );
  OAI2BB2X1M U190 ( .B0(n220), .B1(n193), .A0N(o_REG1[6]), .A1N(n193), .Y(n153) );
  OAI2BB2X1M U191 ( .B0(n219), .B1(n192), .A0N(o_REG1[7]), .A1N(n192), .Y(n154) );
  OAI2BB2X1M U192 ( .B0(n222), .B1(n191), .A0N(o_REG0[4]), .A1N(n191), .Y(n159) );
  OAI2BB2X1M U193 ( .B0(n221), .B1(n190), .A0N(o_REG0[5]), .A1N(n190), .Y(n160) );
  OAI2BB2X1M U194 ( .B0(n220), .B1(n191), .A0N(o_REG0[6]), .A1N(n191), .Y(n161) );
  OAI2BB2X1M U195 ( .B0(n219), .B1(n190), .A0N(o_REG0[7]), .A1N(n190), .Y(n162) );
  OAI2BB2X1M U196 ( .B0(n221), .B1(n196), .A0N(o_REG3[5]), .A1N(n196), .Y(n136) );
  MX4X1M U197 ( .A(\Reg_File[12][0] ), .B(\Reg_File[13][0] ), .C(
        \Reg_File[14][0] ), .D(\Reg_File[15][0] ), .S0(n187), .S1(n184), .Y(n1) );
  MX4X1M U198 ( .A(\Reg_File[12][1] ), .B(\Reg_File[13][1] ), .C(
        \Reg_File[14][1] ), .D(\Reg_File[15][1] ), .S0(n187), .S1(n184), .Y(n5) );
  MX4X1M U199 ( .A(\Reg_File[12][2] ), .B(\Reg_File[13][2] ), .C(
        \Reg_File[14][2] ), .D(\Reg_File[15][2] ), .S0(n188), .S1(n185), .Y(n9) );
  MX4X1M U200 ( .A(\Reg_File[12][3] ), .B(\Reg_File[13][3] ), .C(
        \Reg_File[14][3] ), .D(\Reg_File[15][3] ), .S0(n188), .S1(n185), .Y(
        n164) );
  MX4X1M U201 ( .A(\Reg_File[12][4] ), .B(\Reg_File[13][4] ), .C(
        \Reg_File[14][4] ), .D(\Reg_File[15][4] ), .S0(n188), .S1(n185), .Y(
        n168) );
  MX4X1M U202 ( .A(\Reg_File[12][5] ), .B(\Reg_File[13][5] ), .C(
        \Reg_File[14][5] ), .D(\Reg_File[15][5] ), .S0(n189), .S1(n186), .Y(
        n172) );
  MX4X1M U203 ( .A(\Reg_File[12][6] ), .B(\Reg_File[13][6] ), .C(
        \Reg_File[14][6] ), .D(\Reg_File[15][6] ), .S0(n189), .S1(n186), .Y(
        n176) );
  MX4X1M U204 ( .A(\Reg_File[12][7] ), .B(\Reg_File[13][7] ), .C(
        \Reg_File[14][7] ), .D(\Reg_File[15][7] ), .S0(n189), .S1(n186), .Y(
        n180) );
  MX4X1M U205 ( .A(\Reg_File[4][0] ), .B(\Reg_File[5][0] ), .C(
        \Reg_File[6][0] ), .D(\Reg_File[7][0] ), .S0(n187), .S1(n184), .Y(n3)
         );
  MX4X1M U206 ( .A(\Reg_File[4][1] ), .B(\Reg_File[5][1] ), .C(
        \Reg_File[6][1] ), .D(\Reg_File[7][1] ), .S0(n187), .S1(n184), .Y(n7)
         );
  MX4X1M U207 ( .A(\Reg_File[4][2] ), .B(\Reg_File[5][2] ), .C(
        \Reg_File[6][2] ), .D(\Reg_File[7][2] ), .S0(n188), .S1(n185), .Y(n11)
         );
  MX4X1M U208 ( .A(\Reg_File[4][3] ), .B(\Reg_File[5][3] ), .C(
        \Reg_File[6][3] ), .D(\Reg_File[7][3] ), .S0(n188), .S1(n185), .Y(n166) );
  MX4X1M U209 ( .A(\Reg_File[4][4] ), .B(\Reg_File[5][4] ), .C(
        \Reg_File[6][4] ), .D(\Reg_File[7][4] ), .S0(n188), .S1(n185), .Y(n170) );
  MX4X1M U210 ( .A(\Reg_File[4][5] ), .B(\Reg_File[5][5] ), .C(
        \Reg_File[6][5] ), .D(\Reg_File[7][5] ), .S0(n189), .S1(n186), .Y(n174) );
  MX4X1M U211 ( .A(\Reg_File[4][6] ), .B(\Reg_File[5][6] ), .C(
        \Reg_File[6][6] ), .D(\Reg_File[7][6] ), .S0(n189), .S1(n186), .Y(n178) );
  MX4X1M U212 ( .A(\Reg_File[4][7] ), .B(\Reg_File[5][7] ), .C(
        \Reg_File[6][7] ), .D(\Reg_File[7][7] ), .S0(n189), .S1(n186), .Y(n182) );
  INVX2M U213 ( .A(N10), .Y(n212) );
  AND2X2M U214 ( .A(N39), .B(N64), .Y(N56) );
  MX4X1M U215 ( .A(n4), .B(n2), .C(n3), .D(n1), .S0(N12), .S1(N11), .Y(N39) );
  MX4X1M U216 ( .A(o_REG0[0]), .B(o_REG1[0]), .C(o_REG2[0]), .D(o_REG3[0]), 
        .S0(n187), .S1(n184), .Y(n4) );
  MX4X1M U217 ( .A(\Reg_File[8][0] ), .B(\Reg_File[9][0] ), .C(
        \Reg_File[10][0] ), .D(\Reg_File[11][0] ), .S0(n187), .S1(n184), .Y(n2) );
  AND2X2M U218 ( .A(N38), .B(N64), .Y(N57) );
  MX4X1M U219 ( .A(n8), .B(n6), .C(n7), .D(n5), .S0(N12), .S1(N11), .Y(N38) );
  MX4X1M U220 ( .A(o_REG0[1]), .B(o_REG1[1]), .C(o_REG2[1]), .D(o_REG3[1]), 
        .S0(n187), .S1(n184), .Y(n8) );
  MX4X1M U221 ( .A(\Reg_File[8][1] ), .B(\Reg_File[9][1] ), .C(
        \Reg_File[10][1] ), .D(\Reg_File[11][1] ), .S0(n187), .S1(n184), .Y(n6) );
  AND2X2M U222 ( .A(N37), .B(N64), .Y(N58) );
  MX4X1M U223 ( .A(n163), .B(n10), .C(n11), .D(n9), .S0(N12), .S1(N11), .Y(N37) );
  MX4X1M U224 ( .A(o_REG0[2]), .B(o_REG1[2]), .C(o_REG2[2]), .D(o_REG3[2]), 
        .S0(n188), .S1(n185), .Y(n163) );
  MX4X1M U225 ( .A(\Reg_File[8][2] ), .B(\Reg_File[9][2] ), .C(
        \Reg_File[10][2] ), .D(\Reg_File[11][2] ), .S0(n188), .S1(n185), .Y(
        n10) );
  AND2X2M U226 ( .A(N36), .B(N64), .Y(N59) );
  MX4X1M U227 ( .A(n167), .B(n165), .C(n166), .D(n164), .S0(N12), .S1(N11), 
        .Y(N36) );
  MX4X1M U228 ( .A(o_REG0[3]), .B(o_REG1[3]), .C(o_REG2[3]), .D(o_REG3[3]), 
        .S0(n188), .S1(n185), .Y(n167) );
  MX4X1M U229 ( .A(\Reg_File[8][3] ), .B(\Reg_File[9][3] ), .C(
        \Reg_File[10][3] ), .D(\Reg_File[11][3] ), .S0(n188), .S1(n185), .Y(
        n165) );
  AND2X2M U230 ( .A(N35), .B(N64), .Y(N60) );
  MX4X1M U231 ( .A(n171), .B(n169), .C(n170), .D(n168), .S0(N12), .S1(N11), 
        .Y(N35) );
  MX4X1M U232 ( .A(o_REG0[4]), .B(o_REG1[4]), .C(o_REG2[4]), .D(o_REG3[4]), 
        .S0(n188), .S1(n185), .Y(n171) );
  MX4X1M U233 ( .A(\Reg_File[8][4] ), .B(\Reg_File[9][4] ), .C(
        \Reg_File[10][4] ), .D(\Reg_File[11][4] ), .S0(n188), .S1(n185), .Y(
        n169) );
  AND2X2M U234 ( .A(N34), .B(N64), .Y(N61) );
  MX4X1M U235 ( .A(n175), .B(n173), .C(n174), .D(n172), .S0(N12), .S1(N11), 
        .Y(N34) );
  MX4X1M U236 ( .A(o_REG0[5]), .B(o_REG1[5]), .C(o_REG2[5]), .D(o_REG3[5]), 
        .S0(n189), .S1(n186), .Y(n175) );
  MX4X1M U237 ( .A(\Reg_File[8][5] ), .B(\Reg_File[9][5] ), .C(
        \Reg_File[10][5] ), .D(\Reg_File[11][5] ), .S0(n189), .S1(n186), .Y(
        n173) );
  AND2X2M U238 ( .A(N33), .B(N64), .Y(N62) );
  MX4X1M U239 ( .A(n179), .B(n177), .C(n178), .D(n176), .S0(N12), .S1(N11), 
        .Y(N33) );
  MX4X1M U240 ( .A(o_REG0[6]), .B(o_REG1[6]), .C(o_REG2[6]), .D(o_REG3[6]), 
        .S0(n189), .S1(n186), .Y(n179) );
  MX4X1M U241 ( .A(\Reg_File[8][6] ), .B(\Reg_File[9][6] ), .C(
        \Reg_File[10][6] ), .D(\Reg_File[11][6] ), .S0(n189), .S1(n186), .Y(
        n177) );
  AND2X2M U242 ( .A(N32), .B(N64), .Y(N63) );
  MX4X1M U243 ( .A(n183), .B(n181), .C(n182), .D(n180), .S0(N12), .S1(N11), 
        .Y(N32) );
  MX4X1M U244 ( .A(o_REG0[7]), .B(o_REG1[7]), .C(o_REG2[7]), .D(o_REG3[7]), 
        .S0(n189), .S1(n186), .Y(n183) );
  MX4X1M U245 ( .A(\Reg_File[8][7] ), .B(\Reg_File[9][7] ), .C(
        \Reg_File[10][7] ), .D(\Reg_File[11][7] ), .S0(n189), .S1(n186), .Y(
        n181) );
endmodule


module SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4 ( i_CLK, i_RST, 
        i_ALU_OUT, i_OUT_Valid, i_RdData, i_RdData_Valid, i_RX_P_DATA, 
        i_RX_D_VLD, i_FIFO_FULL, i_Par_En, i_Par_Type, i_Prescale, o_WrData, 
        o_ALU_FUN, o_FIFO_DATA, o_Address, o_WrEn, o_WR_INC, o_RdEn, o_ALU_EN, 
        o_CLK_EN, o_clk_div_en );
  input [15:0] i_ALU_OUT;
  input [7:0] i_RdData;
  input [7:0] i_RX_P_DATA;
  input [5:0] i_Prescale;
  output [7:0] o_WrData;
  output [3:0] o_ALU_FUN;
  output [7:0] o_FIFO_DATA;
  output [3:0] o_Address;
  input i_CLK, i_RST, i_OUT_Valid, i_RdData_Valid, i_RX_D_VLD, i_FIFO_FULL,
         i_Par_En, i_Par_Type;
  output o_WrEn, o_WR_INC, o_RdEn, o_ALU_EN, o_CLK_EN, o_clk_div_en;
  wire   \CTRL_Reg_Addr[0] , n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n36,
         n37, n38, n39, n40, n41, n42, n43, n44, n45, n46, n47, n48, n49, n50,
         n51, n52, n53, n54, n55, n56, n57, n58, n59, n60, n61, n62, n63, n64,
         n65, n66, n67, n68, n69, n70, n71, n72, n73, n74, n75, n76, n77, n78,
         n79, n80, n81, n82, n83, n84, n85, n86, n87, n88, n89, n90, n91, n92,
         n93, n94, n95, n96, n97, n98, n99, n100, n101, n102, n103, n104, n105,
         n106, n107, n108, n109, n110, n111, n112, n113, n114, n115, n116,
         n117, n118, n119, n120, n121, n122, n123, n124, n125, n126, n19, n20,
         n21, n22, n23, n24, n25, n26, n27, n28, n29, n30, n31, n32, n33, n34,
         n35, n127, n128, n129, n131, n132, n133, n134, n135, n136, n137;
  wire   [4:0] present_state;
  wire   [4:0] next_state;

  DFFRQX2M \CTRL_Reg_Data1_reg[0]  ( .D(n126), .CK(i_CLK), .RN(n21), .Q(
        o_ALU_FUN[0]) );
  DFFRQX2M \CTRL_Reg_Data1_reg[1]  ( .D(n125), .CK(i_CLK), .RN(n21), .Q(
        o_ALU_FUN[1]) );
  DFFRQX2M \CTRL_Reg_Data1_reg[2]  ( .D(n124), .CK(i_CLK), .RN(n22), .Q(
        o_ALU_FUN[2]) );
  DFFRQX2M \CTRL_Reg_Data1_reg[3]  ( .D(n123), .CK(i_CLK), .RN(n22), .Q(
        o_ALU_FUN[3]) );
  DFFRQX2M \CTRL_Reg_Addr_reg[0]  ( .D(n118), .CK(i_CLK), .RN(n22), .Q(
        \CTRL_Reg_Addr[0] ) );
  DFFRX1M \CTRL_Reg_Data2_reg[7]  ( .D(n107), .CK(i_CLK), .RN(n21), .QN(n1) );
  DFFRX1M \CTRL_Reg_Data2_reg[6]  ( .D(n108), .CK(i_CLK), .RN(n21), .QN(n2) );
  DFFRX1M \CTRL_Reg_Data2_reg[5]  ( .D(n109), .CK(i_CLK), .RN(n21), .QN(n3) );
  DFFRX1M \CTRL_Reg_Data2_reg[4]  ( .D(n110), .CK(i_CLK), .RN(n21), .QN(n4) );
  DFFRX1M \CTRL_Reg_Data2_reg[3]  ( .D(n111), .CK(i_CLK), .RN(n21), .QN(n5) );
  DFFRX1M \CTRL_Reg_Data2_reg[2]  ( .D(n112), .CK(i_CLK), .RN(n21), .QN(n6) );
  DFFRX1M \CTRL_Reg_Data2_reg[1]  ( .D(n113), .CK(i_CLK), .RN(n21), .QN(n7) );
  DFFRX1M \CTRL_Reg_Data2_reg[0]  ( .D(n114), .CK(i_CLK), .RN(n21), .QN(n8) );
  DFFRQX2M \CTRL_Reg_Data1_reg[7]  ( .D(n119), .CK(i_CLK), .RN(n22), .Q(
        o_WrData[7]) );
  DFFRQX2M \CTRL_Reg_Data1_reg[6]  ( .D(n120), .CK(i_CLK), .RN(n22), .Q(
        o_WrData[6]) );
  DFFRQX2M \CTRL_Reg_Data1_reg[5]  ( .D(n121), .CK(i_CLK), .RN(n22), .Q(
        o_WrData[5]) );
  DFFRQX2M \CTRL_Reg_Data1_reg[4]  ( .D(n122), .CK(i_CLK), .RN(n22), .Q(
        o_WrData[4]) );
  DFFRX1M \CTRL_Reg_Addr_reg[1]  ( .D(n117), .CK(i_CLK), .RN(n21), .QN(n11) );
  DFFRQX2M \present_state_reg[0]  ( .D(next_state[0]), .CK(i_CLK), .RN(n22), 
        .Q(present_state[0]) );
  DFFRX1M \CTRL_Reg_Addr_reg[3]  ( .D(n115), .CK(i_CLK), .RN(n21), .QN(n9) );
  DFFRX1M \CTRL_Reg_Addr_reg[2]  ( .D(n116), .CK(i_CLK), .RN(n21), .QN(n10) );
  DFFRQX2M \present_state_reg[1]  ( .D(next_state[1]), .CK(i_CLK), .RN(n22), 
        .Q(present_state[1]) );
  DFFRQX2M \present_state_reg[3]  ( .D(next_state[3]), .CK(i_CLK), .RN(n22), 
        .Q(present_state[3]) );
  DFFRQX2M \present_state_reg[4]  ( .D(next_state[4]), .CK(i_CLK), .RN(n22), 
        .Q(present_state[4]) );
  DFFRQX2M \present_state_reg[2]  ( .D(next_state[2]), .CK(i_CLK), .RN(n22), 
        .Q(present_state[2]) );
  CLKINVX2M U3 ( .A(1'b0), .Y(o_clk_div_en) );
  NOR3X6M U5 ( .A(n9), .B(n39), .C(n35), .Y(o_Address[3]) );
  OAI31X1M U6 ( .A0(n84), .A1(present_state[3]), .A2(present_state[1]), .B0(
        n41), .Y(n44) );
  NOR3X2M U7 ( .A(present_state[1]), .B(present_state[2]), .C(n136), .Y(n82)
         );
  NOR2X2M U8 ( .A(present_state[4]), .B(present_state[0]), .Y(n83) );
  NOR2X2M U9 ( .A(n127), .B(present_state[4]), .Y(n68) );
  INVX2M U10 ( .A(n88), .Y(n34) );
  AND4X2M U11 ( .A(n19), .B(n51), .C(n43), .D(n81), .Y(n92) );
  NAND2BX2M U12 ( .AN(n84), .B(n69), .Y(n46) );
  INVX2M U13 ( .A(n43), .Y(o_RdEn) );
  NAND2X2M U14 ( .A(n79), .B(n80), .Y(n64) );
  INVX2M U15 ( .A(n40), .Y(n35) );
  INVX2M U16 ( .A(n51), .Y(n129) );
  NAND2X2M U17 ( .A(n70), .B(n63), .Y(n88) );
  INVX2M U18 ( .A(n81), .Y(n131) );
  INVX2M U19 ( .A(n70), .Y(n132) );
  INVX2M U20 ( .A(n23), .Y(n21) );
  INVX2M U21 ( .A(n23), .Y(n22) );
  NAND3BX2M U22 ( .AN(n44), .B(n42), .C(n59), .Y(o_WrEn) );
  OAI2B11X2M U23 ( .A1N(i_FIFO_FULL), .A0(n20), .B0(n51), .C0(n36), .Y(
        next_state[4]) );
  NAND3X2M U24 ( .A(n83), .B(n136), .C(n87), .Y(n43) );
  NOR2X2M U25 ( .A(n44), .B(o_RdEn), .Y(n39) );
  NOR2X2M U26 ( .A(n136), .B(n134), .Y(n69) );
  NAND2X2M U27 ( .A(n82), .B(n83), .Y(n51) );
  NAND3X2M U28 ( .A(n69), .B(n135), .C(n83), .Y(n42) );
  NOR2X2M U29 ( .A(n32), .B(n64), .Y(n53) );
  NAND2X2M U30 ( .A(n82), .B(n68), .Y(n50) );
  NOR2BX2M U31 ( .AN(n85), .B(n84), .Y(n80) );
  NAND3X2M U32 ( .A(n41), .B(n42), .C(n43), .Y(n40) );
  NAND2X2M U33 ( .A(n68), .B(n135), .Y(n84) );
  NAND3X2M U34 ( .A(n58), .B(n59), .C(n60), .Y(n52) );
  AOI22X1M U35 ( .A0(n53), .A1(n61), .B0(n133), .B1(i_FIFO_FULL), .Y(n60) );
  INVX2M U36 ( .A(n37), .Y(n133) );
  NAND3X2M U37 ( .A(n36), .B(n37), .C(n20), .Y(o_WR_INC) );
  CLKBUFX2M U38 ( .A(n89), .Y(n19) );
  NOR4BX1M U39 ( .AN(n46), .B(n128), .C(n33), .D(n49), .Y(n89) );
  INVX2M U40 ( .A(n58), .Y(n33) );
  INVX2M U41 ( .A(n55), .Y(n128) );
  AOI31X2M U42 ( .A0(n31), .A1(n27), .A2(n71), .B0(n64), .Y(n78) );
  NAND4X2M U43 ( .A(n83), .B(n134), .C(n135), .D(n136), .Y(n81) );
  NAND3X2M U44 ( .A(n83), .B(n135), .C(n85), .Y(n70) );
  NAND3X2M U45 ( .A(n68), .B(n136), .C(n87), .Y(n63) );
  NOR2X2M U46 ( .A(n24), .B(n28), .Y(n79) );
  NAND3X2M U47 ( .A(n42), .B(n81), .C(n20), .Y(n77) );
  AND3X2M U48 ( .A(n54), .B(n31), .C(n27), .Y(n61) );
  INVX2M U49 ( .A(i_RST), .Y(n23) );
  OAI211X2M U50 ( .A0(n19), .A1(n27), .B0(n97), .C0(n98), .Y(n122) );
  AOI22X1M U51 ( .A0(i_ALU_OUT[4]), .A1(n129), .B0(i_RdData[4]), .B1(o_RdEn), 
        .Y(n97) );
  AOI22X1M U52 ( .A0(i_Prescale[2]), .A1(n131), .B0(n92), .B1(o_WrData[4]), 
        .Y(n98) );
  OAI211X2M U53 ( .A0(n19), .A1(n26), .B0(n95), .C0(n96), .Y(n121) );
  AOI22X1M U54 ( .A0(i_ALU_OUT[5]), .A1(n129), .B0(i_RdData[5]), .B1(o_RdEn), 
        .Y(n95) );
  AOI22X1M U55 ( .A0(i_Prescale[3]), .A1(n131), .B0(n92), .B1(o_WrData[5]), 
        .Y(n96) );
  OAI211X2M U56 ( .A0(n19), .A1(n25), .B0(n93), .C0(n94), .Y(n120) );
  AOI22X1M U57 ( .A0(i_ALU_OUT[6]), .A1(n129), .B0(i_RdData[6]), .B1(o_RdEn), 
        .Y(n93) );
  AOI22X1M U58 ( .A0(i_Prescale[4]), .A1(n131), .B0(n92), .B1(o_WrData[6]), 
        .Y(n94) );
  OAI211X2M U59 ( .A0(n19), .A1(n24), .B0(n90), .C0(n91), .Y(n119) );
  AOI22X1M U60 ( .A0(i_ALU_OUT[7]), .A1(n129), .B0(i_RdData[7]), .B1(o_RdEn), 
        .Y(n90) );
  AOI22X1M U61 ( .A0(i_Prescale[5]), .A1(n131), .B0(n92), .B1(o_WrData[7]), 
        .Y(n91) );
  OAI211X2M U62 ( .A0(n19), .A1(n31), .B0(n105), .C0(n106), .Y(n126) );
  AOI22X1M U63 ( .A0(i_ALU_OUT[0]), .A1(n129), .B0(i_RdData[0]), .B1(o_RdEn), 
        .Y(n105) );
  AOI22X1M U64 ( .A0(i_Par_En), .A1(n131), .B0(n92), .B1(o_ALU_FUN[0]), .Y(
        n106) );
  OAI211X2M U65 ( .A0(n19), .A1(n29), .B0(n101), .C0(n102), .Y(n124) );
  AOI22X1M U66 ( .A0(i_ALU_OUT[2]), .A1(n129), .B0(i_RdData[2]), .B1(o_RdEn), 
        .Y(n101) );
  AOI22X1M U67 ( .A0(i_Prescale[0]), .A1(n131), .B0(n92), .B1(o_ALU_FUN[2]), 
        .Y(n102) );
  OAI211X2M U68 ( .A0(n19), .A1(n30), .B0(n103), .C0(n104), .Y(n125) );
  AOI22X1M U69 ( .A0(i_ALU_OUT[1]), .A1(n129), .B0(i_RdData[1]), .B1(o_RdEn), 
        .Y(n103) );
  AOI22X1M U70 ( .A0(i_Par_Type), .A1(n131), .B0(n92), .B1(o_ALU_FUN[1]), .Y(
        n104) );
  OAI211X2M U71 ( .A0(n19), .A1(n28), .B0(n99), .C0(n100), .Y(n123) );
  AOI22X1M U72 ( .A0(i_ALU_OUT[3]), .A1(n129), .B0(i_RdData[3]), .B1(o_RdEn), 
        .Y(n99) );
  AOI22X1M U73 ( .A0(i_Prescale[1]), .A1(n131), .B0(n92), .B1(o_ALU_FUN[3]), 
        .Y(n100) );
  NOR3X4M U74 ( .A(n10), .B(n39), .C(n35), .Y(o_Address[2]) );
  OAI221X1M U75 ( .A0(n82), .A1(n137), .B0(i_FIFO_FULL), .B1(n37), .C0(n86), 
        .Y(n73) );
  INVX2M U76 ( .A(present_state[4]), .Y(n137) );
  OAI2BB1X2M U77 ( .A0N(n79), .A1N(i_RX_D_VLD), .B0(n80), .Y(n86) );
  NOR2X2M U78 ( .A(n135), .B(present_state[1]), .Y(n87) );
  NOR2X2M U79 ( .A(n134), .B(present_state[3]), .Y(n85) );
  AND3X2M U80 ( .A(present_state[2]), .B(n69), .C(n83), .Y(n49) );
  OAI22X1M U81 ( .A0(i_RX_D_VLD), .A1(n46), .B0(i_FIFO_FULL), .B1(n20), .Y(n72) );
  NAND3X2M U82 ( .A(n83), .B(present_state[2]), .C(n85), .Y(n55) );
  NAND3X2M U83 ( .A(n83), .B(present_state[3]), .C(n87), .Y(n37) );
  NAND3X2M U84 ( .A(n82), .B(n127), .C(present_state[4]), .Y(n36) );
  INVX2M U85 ( .A(present_state[2]), .Y(n135) );
  CLKBUFX2M U86 ( .A(n38), .Y(n20) );
  NAND3X2M U87 ( .A(n82), .B(present_state[0]), .C(present_state[4]), .Y(n38)
         );
  NAND3X2M U88 ( .A(n68), .B(present_state[3]), .C(n87), .Y(n58) );
  INVX2M U89 ( .A(present_state[3]), .Y(n136) );
  OAI2BB2X1M U90 ( .B0(n20), .B1(n8), .A0N(n20), .A1N(o_ALU_FUN[0]), .Y(
        o_FIFO_DATA[0]) );
  OAI2BB2X1M U91 ( .B0(n20), .B1(n7), .A0N(n20), .A1N(o_ALU_FUN[1]), .Y(
        o_FIFO_DATA[1]) );
  OAI2BB2X1M U92 ( .B0(n20), .B1(n6), .A0N(n20), .A1N(o_ALU_FUN[2]), .Y(
        o_FIFO_DATA[2]) );
  OAI2BB2X1M U93 ( .B0(n20), .B1(n5), .A0N(n20), .A1N(o_ALU_FUN[3]), .Y(
        o_FIFO_DATA[3]) );
  OAI2BB2X1M U94 ( .B0(n20), .B1(n4), .A0N(n20), .A1N(o_WrData[4]), .Y(
        o_FIFO_DATA[4]) );
  OAI2BB2X1M U95 ( .B0(n20), .B1(n3), .A0N(n20), .A1N(o_WrData[5]), .Y(
        o_FIFO_DATA[5]) );
  OAI2BB2X1M U96 ( .B0(n20), .B1(n2), .A0N(n20), .A1N(o_WrData[6]), .Y(
        o_FIFO_DATA[6]) );
  OAI2BB2X1M U97 ( .B0(n20), .B1(n1), .A0N(n20), .A1N(o_WrData[7]), .Y(
        o_FIFO_DATA[7]) );
  AOI2BB1X2M U98 ( .A0N(\CTRL_Reg_Addr[0] ), .A1N(n39), .B0(n35), .Y(
        o_Address[0]) );
  NAND3X2M U99 ( .A(n68), .B(n69), .C(present_state[2]), .Y(n59) );
  NAND3X2M U100 ( .A(present_state[2]), .B(n68), .C(n85), .Y(n41) );
  INVX2M U101 ( .A(present_state[1]), .Y(n134) );
  NAND4X2M U102 ( .A(n55), .B(n43), .C(n56), .D(n57), .Y(next_state[2]) );
  AOI21BX2M U103 ( .A0(n62), .A1(n53), .B0N(n63), .Y(n56) );
  AOI221XLM U104 ( .A0(n49), .A1(n32), .B0(n132), .B1(i_RX_D_VLD), .C0(n52), 
        .Y(n57) );
  NAND4X2M U105 ( .A(n45), .B(n46), .C(n47), .D(n48), .Y(next_state[3]) );
  NAND4X2M U106 ( .A(i_RX_P_DATA[4]), .B(i_RX_P_DATA[0]), .C(n53), .D(n54), 
        .Y(n45) );
  AOI21X2M U107 ( .A0(i_RdData_Valid), .A1(o_RdEn), .B0(n52), .Y(n47) );
  NOR4BX1M U108 ( .AN(n42), .B(next_state[4]), .C(o_ALU_EN), .D(n49), .Y(n48)
         );
  NAND2X2M U109 ( .A(n65), .B(n66), .Y(next_state[1]) );
  NOR4X1M U110 ( .A(n67), .B(n132), .C(o_WrEn), .D(n49), .Y(n66) );
  AOI211X2M U111 ( .A0(n33), .A1(i_RX_D_VLD), .B0(n72), .C0(n73), .Y(n65) );
  OAI31X1M U112 ( .A0(n64), .A1(n61), .A2(n62), .B0(n55), .Y(n67) );
  NAND3BX2M U113 ( .AN(n74), .B(n75), .C(n76), .Y(next_state[0]) );
  NOR4BX1M U114 ( .AN(n46), .B(n77), .C(n78), .D(n33), .Y(n76) );
  OAI222X1M U115 ( .A0(i_OUT_Valid), .A1(n50), .B0(i_FIFO_FULL), .B1(n36), 
        .C0(i_RX_D_VLD), .C1(n63), .Y(n74) );
  AOI211X2M U116 ( .A0(n128), .A1(i_RX_D_VLD), .B0(n73), .C0(n44), .Y(n75) );
  INVX2M U117 ( .A(present_state[0]), .Y(n127) );
  AOI21X2M U118 ( .A0(n11), .A1(n40), .B0(n39), .Y(o_Address[1]) );
  NOR4X1M U119 ( .A(n25), .B(n29), .C(i_RX_P_DATA[1]), .D(i_RX_P_DATA[5]), .Y(
        n54) );
  NOR4X1M U120 ( .A(n26), .B(n30), .C(i_RX_P_DATA[2]), .D(i_RX_P_DATA[6]), .Y(
        n71) );
  OAI22X1M U121 ( .A0(n34), .A1(n29), .B0(n10), .B1(n88), .Y(n116) );
  OAI22X1M U122 ( .A0(n34), .A1(n28), .B0(n9), .B1(n88), .Y(n115) );
  OAI22X1M U123 ( .A0(n34), .A1(n30), .B0(n88), .B1(n11), .Y(n117) );
  OAI2BB2X1M U124 ( .B0(n34), .B1(n31), .A0N(n34), .A1N(\CTRL_Reg_Addr[0] ), 
        .Y(n118) );
  OAI2BB2X1M U125 ( .B0(n129), .B1(n8), .A0N(i_ALU_OUT[8]), .A1N(n129), .Y(
        n114) );
  OAI2BB2X1M U126 ( .B0(n129), .B1(n7), .A0N(i_ALU_OUT[9]), .A1N(n129), .Y(
        n113) );
  OAI2BB2X1M U127 ( .B0(n129), .B1(n6), .A0N(i_ALU_OUT[10]), .A1N(n129), .Y(
        n112) );
  OAI2BB2X1M U128 ( .B0(n129), .B1(n5), .A0N(i_ALU_OUT[11]), .A1N(n129), .Y(
        n111) );
  OAI2BB2X1M U129 ( .B0(n129), .B1(n4), .A0N(i_ALU_OUT[12]), .A1N(n129), .Y(
        n110) );
  OAI2BB2X1M U130 ( .B0(n129), .B1(n3), .A0N(i_ALU_OUT[13]), .A1N(n129), .Y(
        n109) );
  OAI2BB2X1M U131 ( .B0(n129), .B1(n2), .A0N(i_ALU_OUT[14]), .A1N(n129), .Y(
        n108) );
  OAI2BB2X1M U132 ( .B0(n129), .B1(n1), .A0N(i_ALU_OUT[15]), .A1N(n129), .Y(
        n107) );
  INVX2M U133 ( .A(i_RX_P_DATA[1]), .Y(n30) );
  INVX2M U134 ( .A(i_RX_P_DATA[2]), .Y(n29) );
  INVX2M U135 ( .A(i_RX_P_DATA[5]), .Y(n26) );
  INVX2M U136 ( .A(i_RX_P_DATA[6]), .Y(n25) );
  INVX2M U137 ( .A(i_RX_P_DATA[0]), .Y(n31) );
  INVX2M U138 ( .A(i_RX_P_DATA[3]), .Y(n28) );
  INVX2M U139 ( .A(i_RX_D_VLD), .Y(n32) );
  INVX2M U140 ( .A(i_RX_P_DATA[4]), .Y(n27) );
  AND3X2M U141 ( .A(n71), .B(i_RX_P_DATA[4]), .C(i_RX_P_DATA[0]), .Y(n62) );
  INVX2M U142 ( .A(i_RX_P_DATA[7]), .Y(n24) );
  CLKBUFX2M U143 ( .A(o_ALU_FUN[3]), .Y(o_WrData[3]) );
  CLKBUFX2M U144 ( .A(o_ALU_FUN[2]), .Y(o_WrData[2]) );
  CLKBUFX2M U145 ( .A(o_ALU_FUN[1]), .Y(o_WrData[1]) );
  CLKBUFX2M U146 ( .A(o_ALU_FUN[0]), .Y(o_WrData[0]) );
  CLKBUFX2M U147 ( .A(o_ALU_EN), .Y(o_CLK_EN) );
  INVX2M U148 ( .A(n50), .Y(o_ALU_EN) );
endmodule


module TX_FSM ( CLK, RST, Data_Valid, PAR_EN, ser_done, ser_en, busy, par_en, 
        load, mux_sel );
  output [1:0] mux_sel;
  input CLK, RST, Data_Valid, PAR_EN, ser_done;
  output ser_en, busy, par_en, load;
  wire   n6, n7, n8, n9, n10, n1, n2, n3, n4;
  wire   [2:0] current_state;
  wire   [2:0] next_state;

  DFFRX1M \current_state_reg[1]  ( .D(next_state[1]), .CK(CLK), .RN(RST), .Q(
        current_state[1]), .QN(n4) );
  DFFRX1M \current_state_reg[2]  ( .D(next_state[2]), .CK(CLK), .RN(RST), .Q(
        current_state[2]), .QN(n3) );
  DFFRX1M \current_state_reg[0]  ( .D(next_state[0]), .CK(CLK), .RN(RST), .Q(
        current_state[0]), .QN(n2) );
  AND3X2M U3 ( .A(n8), .B(n3), .C(Data_Valid), .Y(load) );
  OAI21X2M U4 ( .A0(ser_done), .A1(n6), .B0(n9), .Y(next_state[0]) );
  AOI31X2M U5 ( .A0(n4), .A1(n3), .A2(Data_Valid), .B0(n10), .Y(n9) );
  INVX2M U6 ( .A(n6), .Y(ser_en) );
  OR3X2M U7 ( .A(ser_en), .B(n10), .C(mux_sel[0]), .Y(busy) );
  NAND2X2M U8 ( .A(n6), .B(n7), .Y(mux_sel[1]) );
  OAI31X1M U9 ( .A0(n1), .A1(PAR_EN), .A2(n6), .B0(n7), .Y(next_state[2]) );
  INVX2M U10 ( .A(ser_done), .Y(n1) );
  NOR3X2M U11 ( .A(current_state[1]), .B(current_state[2]), .C(n2), .Y(n10) );
  NAND3X2M U12 ( .A(current_state[0]), .B(n3), .C(current_state[1]), .Y(n6) );
  NOR2X2M U13 ( .A(n4), .B(current_state[0]), .Y(mux_sel[0]) );
  NOR2X2M U14 ( .A(current_state[0]), .B(current_state[1]), .Y(n8) );
  NAND3X2M U15 ( .A(n2), .B(n3), .C(current_state[1]), .Y(n7) );
  NOR2X2M U16 ( .A(current_state[2]), .B(n8), .Y(next_state[1]) );
  AND2X2M U17 ( .A(load), .B(PAR_EN), .Y(par_en) );
endmodule


module TX_SERIALIZER ( CLK, RST, ser_en, load, P_DATA, ser_done, ser_data );
  input [7:0] P_DATA;
  input CLK, RST, ser_en, load;
  output ser_done, ser_data;
  wire   N22, N23, N24, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15,
         n16, n17, n18, n19, n20, n21, n22, n1, n2, n3;
  wire   [7:1] serializer;
  wire   [2:0] count;

  DFFRX1M \count_reg[1]  ( .D(N23), .CK(CLK), .RN(RST), .Q(count[1]), .QN(n1)
         );
  DFFRX1M \count_reg[0]  ( .D(N22), .CK(CLK), .RN(RST), .Q(count[0]) );
  DFFRX1M \count_reg[2]  ( .D(N24), .CK(CLK), .RN(RST), .Q(count[2]), .QN(n2)
         );
  DFFRX1M \serializer_reg[1]  ( .D(n22), .CK(CLK), .RN(RST), .Q(serializer[1])
         );
  DFFRX1M \serializer_reg[0]  ( .D(n15), .CK(CLK), .RN(RST), .Q(ser_data) );
  DFFRX1M \serializer_reg[6]  ( .D(n17), .CK(CLK), .RN(RST), .Q(serializer[6])
         );
  DFFRX1M \serializer_reg[5]  ( .D(n18), .CK(CLK), .RN(RST), .Q(serializer[5])
         );
  DFFRX1M \serializer_reg[4]  ( .D(n19), .CK(CLK), .RN(RST), .Q(serializer[4])
         );
  DFFRX1M \serializer_reg[3]  ( .D(n20), .CK(CLK), .RN(RST), .Q(serializer[3])
         );
  DFFRX1M \serializer_reg[2]  ( .D(n21), .CK(CLK), .RN(RST), .Q(serializer[2])
         );
  DFFRX1M \serializer_reg[7]  ( .D(n16), .CK(CLK), .RN(RST), .Q(serializer[7])
         );
  NOR2X2M U3 ( .A(n3), .B(load), .Y(n6) );
  NOR2X2M U4 ( .A(load), .B(n6), .Y(n4) );
  INVX2M U5 ( .A(ser_en), .Y(n3) );
  AND3X2M U6 ( .A(count[0]), .B(count[2]), .C(count[1]), .Y(ser_done) );
  OAI2BB2X1M U7 ( .B0(n13), .B1(n3), .A0N(count[2]), .A1N(N22), .Y(N24) );
  AOI32X1M U8 ( .A0(count[0]), .A1(n2), .A2(count[1]), .B0(count[2]), .B1(n1), 
        .Y(n13) );
  NOR2X2M U9 ( .A(n3), .B(count[0]), .Y(N22) );
  OAI2BB1X2M U10 ( .A0N(ser_data), .A1N(n4), .B0(n5), .Y(n15) );
  AOI22X1M U11 ( .A0(serializer[1]), .A1(n6), .B0(load), .B1(P_DATA[0]), .Y(n5) );
  OAI2BB1X2M U12 ( .A0N(serializer[1]), .A1N(n4), .B0(n12), .Y(n22) );
  AOI22X1M U13 ( .A0(serializer[2]), .A1(n6), .B0(P_DATA[1]), .B1(load), .Y(
        n12) );
  OAI2BB1X2M U14 ( .A0N(n4), .A1N(serializer[2]), .B0(n11), .Y(n21) );
  AOI22X1M U15 ( .A0(serializer[3]), .A1(n6), .B0(P_DATA[2]), .B1(load), .Y(
        n11) );
  OAI2BB1X2M U16 ( .A0N(n4), .A1N(serializer[3]), .B0(n10), .Y(n20) );
  AOI22X1M U17 ( .A0(serializer[4]), .A1(n6), .B0(P_DATA[3]), .B1(load), .Y(
        n10) );
  OAI2BB1X2M U18 ( .A0N(n4), .A1N(serializer[4]), .B0(n9), .Y(n19) );
  AOI22X1M U19 ( .A0(serializer[5]), .A1(n6), .B0(P_DATA[4]), .B1(load), .Y(n9) );
  OAI2BB1X2M U20 ( .A0N(n4), .A1N(serializer[5]), .B0(n8), .Y(n18) );
  AOI22X1M U21 ( .A0(serializer[6]), .A1(n6), .B0(P_DATA[5]), .B1(load), .Y(n8) );
  OAI2BB1X2M U22 ( .A0N(n4), .A1N(serializer[6]), .B0(n7), .Y(n17) );
  AOI22X1M U23 ( .A0(serializer[7]), .A1(n6), .B0(P_DATA[6]), .B1(load), .Y(n7) );
  NOR2X2M U24 ( .A(n14), .B(n3), .Y(N23) );
  CLKXOR2X2M U25 ( .A(count[0]), .B(n1), .Y(n14) );
  AO22X1M U26 ( .A0(n4), .A1(serializer[7]), .B0(P_DATA[7]), .B1(load), .Y(n16) );
endmodule


module TX_PARITY_CALC ( CLK, RST, par_en, PAR_TYP, P_DATA, par_bit );
  input [7:0] P_DATA;
  input CLK, RST, par_en, PAR_TYP;
  output par_bit;
  wire   n1, n3, n4, n5, n6, n7, n2;

  DFFRX1M par_bit_reg ( .D(n7), .CK(CLK), .RN(RST), .Q(par_bit) );
  XOR3XLM U2 ( .A(P_DATA[1]), .B(P_DATA[0]), .C(n5), .Y(n4) );
  XNOR2X2M U3 ( .A(P_DATA[3]), .B(P_DATA[2]), .Y(n5) );
  CLKXOR2X2M U4 ( .A(P_DATA[7]), .B(P_DATA[6]), .Y(n6) );
  OAI2BB2X1M U5 ( .B0(n1), .B1(n2), .A0N(par_bit), .A1N(n2), .Y(n7) );
  XOR3XLM U6 ( .A(n3), .B(PAR_TYP), .C(n4), .Y(n1) );
  INVX2M U7 ( .A(par_en), .Y(n2) );
  XOR3XLM U8 ( .A(P_DATA[5]), .B(P_DATA[4]), .C(n6), .Y(n3) );
endmodule


module TX_OUTPUT ( CLK, RST, mux_sel, in0, in1, in2, in3, busy, TX_OUT );
  input [1:0] mux_sel;
  input CLK, RST, in0, in1, in2, in3, busy;
  output TX_OUT;
  wire   N16, n3, n4, n1, n2;

  DFFRHQX8M TX_OUT_reg ( .D(N16), .CK(CLK), .RN(RST), .Q(TX_OUT) );
  INVX2M U3 ( .A(mux_sel[0]), .Y(n2) );
  OAI221X1M U4 ( .A0(mux_sel[1]), .A1(n3), .B0(n4), .B1(n1), .C0(busy), .Y(N16) );
  INVX2M U5 ( .A(mux_sel[1]), .Y(n1) );
  AOI22X1M U6 ( .A0(in0), .A1(n2), .B0(mux_sel[0]), .B1(in1), .Y(n3) );
  AOI22X1M U7 ( .A0(in2), .A1(n2), .B0(in3), .B1(mux_sel[0]), .Y(n4) );
endmodule


module UART_TX ( CLK, RST, Data_Valid, PAR_EN, PAR_TYP, P_DATA, TX_OUT, busy
 );
  input [7:0] P_DATA;
  input CLK, RST, Data_Valid, PAR_EN, PAR_TYP;
  output TX_OUT, busy;
  wire   ser_done, ser_en, par_en, load, ser_data, par_bit;
  wire   [1:0] mux_sel;

  TX_FSM U0_FSM ( .CLK(CLK), .RST(RST), .Data_Valid(Data_Valid), .PAR_EN(
        PAR_EN), .ser_done(ser_done), .ser_en(ser_en), .busy(busy), .par_en(
        par_en), .load(load), .mux_sel(mux_sel) );
  TX_SERIALIZER U0_SER ( .CLK(CLK), .RST(RST), .ser_en(ser_en), .load(load), 
        .P_DATA(P_DATA), .ser_done(ser_done), .ser_data(ser_data) );
  TX_PARITY_CALC U0_PAR_CALC ( .CLK(CLK), .RST(RST), .par_en(par_en), 
        .PAR_TYP(PAR_TYP), .P_DATA(P_DATA), .par_bit(par_bit) );
  TX_OUTPUT U0_OUTPUT ( .CLK(CLK), .RST(RST), .mux_sel(mux_sel), .in0(1'b0), 
        .in1(1'b1), .in2(ser_data), .in3(par_bit), .busy(busy), .TX_OUT(TX_OUT) );
endmodule


module RX_FSM ( CLK, RST, RX_IN, PAR_EN, bit_cnt, bit_done, strt_glitch, 
        par_err, stp_err, stp_chk_en, strt_chk_en, par_chk_en, deser_en, 
        data_samp_en, edge_count_enable, bit_count_enable, Data_Valid );
  input [2:0] bit_cnt;
  input CLK, RST, RX_IN, PAR_EN, bit_done, strt_glitch, par_err, stp_err;
  output stp_chk_en, strt_chk_en, par_chk_en, deser_en, data_samp_en,
         edge_count_enable, bit_count_enable, Data_Valid;
  wire   n8, n9, n10, n11, n12, n13, n14, n15, n16, n17, n18, n2, n3, n4, n5,
         n6;
  wire   [2:0] current_state;
  wire   [2:0] next_state;

  DFFRQX2M \current_state_reg[2]  ( .D(next_state[2]), .CK(CLK), .RN(RST), .Q(
        current_state[2]) );
  DFFRQX2M \current_state_reg[0]  ( .D(next_state[0]), .CK(CLK), .RN(RST), .Q(
        current_state[0]) );
  DFFRQX2M \current_state_reg[1]  ( .D(next_state[1]), .CK(CLK), .RN(RST), .Q(
        current_state[1]) );
  INVX2M U3 ( .A(bit_done), .Y(n3) );
  NOR2X2M U4 ( .A(n3), .B(n12), .Y(deser_en) );
  INVX2M U5 ( .A(n12), .Y(bit_count_enable) );
  OAI221XLM U6 ( .A0(RX_IN), .A1(n16), .B0(bit_done), .B1(n17), .C0(n18), .Y(
        next_state[0]) );
  AOI21X2M U7 ( .A0(n15), .A1(n5), .B0(Data_Valid), .Y(n16) );
  AOI33XLM U8 ( .A0(n4), .A1(bit_count_enable), .A2(PAR_EN), .B0(bit_done), 
        .B1(n2), .B2(stp_chk_en), .Y(n18) );
  INVX2M U9 ( .A(n11), .Y(n4) );
  INVX2M U10 ( .A(n10), .Y(par_chk_en) );
  NOR3X2M U11 ( .A(n5), .B(current_state[2]), .C(current_state[1]), .Y(
        strt_chk_en) );
  NAND4XLM U12 ( .A(bit_done), .B(bit_cnt[2]), .C(bit_cnt[1]), .D(bit_cnt[0]), 
        .Y(n11) );
  OAI211XLM U13 ( .A0(bit_done), .A1(n10), .B0(n13), .C0(n14), .Y(
        next_state[1]) );
  NAND4BXLM U14 ( .AN(strt_glitch), .B(current_state[0]), .C(n15), .D(bit_done), .Y(n14) );
  OAI21X2M U15 ( .A0(PAR_EN), .A1(n11), .B0(bit_count_enable), .Y(n13) );
  NAND2BX2M U16 ( .AN(n8), .B(n9), .Y(next_state[2]) );
  OAI21X2M U17 ( .A0(n3), .A1(n2), .B0(stp_chk_en), .Y(n9) );
  OAI33XLM U18 ( .A0(n10), .A1(par_err), .A2(n3), .B0(n11), .B1(PAR_EN), .B2(
        n12), .Y(n8) );
  NOR3X2M U19 ( .A(current_state[0]), .B(current_state[1]), .C(n6), .Y(
        stp_chk_en) );
  NOR3X2M U20 ( .A(n5), .B(current_state[1]), .C(n6), .Y(Data_Valid) );
  NAND3X2M U21 ( .A(n5), .B(n6), .C(current_state[1]), .Y(n12) );
  INVXLM U22 ( .A(stp_err), .Y(n2) );
  NAND3X2M U23 ( .A(current_state[0]), .B(n6), .C(current_state[1]), .Y(n10)
         );
  NOR2X2M U24 ( .A(current_state[1]), .B(current_state[2]), .Y(n15) );
  AOI21BX2M U25 ( .A0(current_state[0]), .A1(n15), .B0N(n10), .Y(n17) );
  INVX2M U26 ( .A(current_state[0]), .Y(n5) );
  INVX2M U27 ( .A(current_state[2]), .Y(n6) );
  CLKBUFX2M U28 ( .A(edge_count_enable), .Y(data_samp_en) );
  NAND3BX2M U29 ( .AN(stp_chk_en), .B(n12), .C(n17), .Y(edge_count_enable) );
endmodule


module RX_EDGE_BIT_COUNTER ( CLK, RST, edge_count_enable, bit_count_enable, 
        Prescale, bit_cnt, edge_cnt, bit_done );
  input [5:0] Prescale;
  output [2:0] bit_cnt;
  output [4:0] edge_cnt;
  input CLK, RST, edge_count_enable, bit_count_enable;
  output bit_done;
  wire   N7, N8, N9, N10, N11, n4, n5, n7, n9, n11, n12, n15, n16, n17, n18,
         n19, n20, n21, n22, \add_25/carry[4] , \add_25/carry[3] ,
         \add_25/carry[2] , n1, n2, n3, n6, n8, n10, n13, n14, n23, n24, n25,
         n26, n27, n28, n29, n30, n31, n32;
  wire   [4:0] prescale_m1;

  DFFRQX2M \bit_cnt_reg_reg[2]  ( .D(n20), .CK(CLK), .RN(RST), .Q(bit_cnt[2])
         );
  DFFRQX2M \bit_cnt_reg_reg[1]  ( .D(n21), .CK(CLK), .RN(RST), .Q(bit_cnt[1])
         );
  DFFRQX2M \bit_cnt_reg_reg[0]  ( .D(n22), .CK(CLK), .RN(RST), .Q(bit_cnt[0])
         );
  DFFRQX2M \edge_cnt_reg_reg[4]  ( .D(n18), .CK(CLK), .RN(RST), .Q(edge_cnt[4]) );
  DFFRQX2M \edge_cnt_reg_reg[0]  ( .D(n19), .CK(CLK), .RN(RST), .Q(edge_cnt[0]) );
  DFFRQX2M \edge_cnt_reg_reg[3]  ( .D(n17), .CK(CLK), .RN(RST), .Q(edge_cnt[3]) );
  DFFRQX2M \edge_cnt_reg_reg[2]  ( .D(n16), .CK(CLK), .RN(RST), .Q(edge_cnt[2]) );
  DFFRQX2M \edge_cnt_reg_reg[1]  ( .D(n15), .CK(CLK), .RN(RST), .Q(edge_cnt[1]) );
  INVX2M U3 ( .A(edge_count_enable), .Y(n32) );
  INVX2M U4 ( .A(bit_count_enable), .Y(n31) );
  NOR2XLM U5 ( .A(n31), .B(bit_done), .Y(n12) );
  NOR2XLM U6 ( .A(n32), .B(bit_done), .Y(n4) );
  AOI21X2M U7 ( .A0(n28), .A1(bit_count_enable), .B0(n12), .Y(n5) );
  OAI22X1M U8 ( .A0(n5), .A1(n30), .B0(n7), .B1(n31), .Y(n20) );
  AOI32X1M U9 ( .A0(bit_cnt[0]), .A1(n30), .A2(n9), .B0(bit_cnt[2]), .B1(n29), 
        .Y(n7) );
  INVX2M U10 ( .A(bit_cnt[2]), .Y(n30) );
  AND2X1M U11 ( .A(bit_done), .B(bit_cnt[1]), .Y(n9) );
  OAI32X1M U12 ( .A0(n11), .A1(bit_cnt[1]), .A2(n12), .B0(n5), .B1(n29), .Y(
        n21) );
  NAND2X2M U13 ( .A(bit_count_enable), .B(bit_cnt[0]), .Y(n11) );
  OAI32X1M U14 ( .A0(n31), .A1(bit_cnt[0]), .A2(n12), .B0(n28), .B1(n27), .Y(
        n22) );
  INVX2M U15 ( .A(n12), .Y(n27) );
  AO22X1M U16 ( .A0(edge_cnt[1]), .A1(n32), .B0(N8), .B1(n4), .Y(n15) );
  AO22X1M U17 ( .A0(edge_cnt[2]), .A1(n32), .B0(N9), .B1(n4), .Y(n16) );
  AO22X1M U18 ( .A0(edge_cnt[3]), .A1(n32), .B0(N10), .B1(n4), .Y(n17) );
  AO22X1M U19 ( .A0(edge_cnt[4]), .A1(n32), .B0(N11), .B1(n4), .Y(n18) );
  AO22X1M U20 ( .A0(edge_cnt[0]), .A1(n32), .B0(N7), .B1(n4), .Y(n19) );
  INVX2M U21 ( .A(bit_cnt[0]), .Y(n28) );
  ADDHX1M U22 ( .A(edge_cnt[1]), .B(edge_cnt[0]), .CO(\add_25/carry[2] ), .S(
        N8) );
  ADDHX1M U23 ( .A(edge_cnt[2]), .B(\add_25/carry[2] ), .CO(\add_25/carry[3] ), 
        .S(N9) );
  INVX2M U24 ( .A(bit_cnt[1]), .Y(n29) );
  ADDHX1M U25 ( .A(edge_cnt[3]), .B(\add_25/carry[3] ), .CO(\add_25/carry[4] ), 
        .S(N10) );
  INVX2M U26 ( .A(Prescale[2]), .Y(n6) );
  CLKINVX1M U27 ( .A(Prescale[0]), .Y(prescale_m1[0]) );
  NOR2X1M U28 ( .A(Prescale[1]), .B(Prescale[0]), .Y(n1) );
  AO21XLM U29 ( .A0(Prescale[0]), .A1(Prescale[1]), .B0(n1), .Y(prescale_m1[1]) );
  CLKNAND2X2M U30 ( .A(n1), .B(n6), .Y(n2) );
  OAI21X1M U31 ( .A0(n1), .A1(n6), .B0(n2), .Y(prescale_m1[2]) );
  XNOR2X1M U32 ( .A(Prescale[3]), .B(n2), .Y(prescale_m1[3]) );
  NOR2X1M U33 ( .A(Prescale[3]), .B(n2), .Y(n3) );
  CLKXOR2X2M U34 ( .A(Prescale[4]), .B(n3), .Y(prescale_m1[4]) );
  CLKINVX1M U35 ( .A(edge_cnt[0]), .Y(N7) );
  CLKXOR2X2M U36 ( .A(\add_25/carry[4] ), .B(edge_cnt[4]), .Y(N11) );
  CLKXOR2X2M U37 ( .A(prescale_m1[2]), .B(edge_cnt[2]), .Y(n26) );
  NOR2BX1M U38 ( .AN(prescale_m1[0]), .B(edge_cnt[0]), .Y(n8) );
  OAI2B2X1M U39 ( .A1N(edge_cnt[1]), .A0(n8), .B0(prescale_m1[1]), .B1(n8), 
        .Y(n14) );
  NOR2BX1M U40 ( .AN(edge_cnt[0]), .B(prescale_m1[0]), .Y(n10) );
  OAI2B2X1M U41 ( .A1N(prescale_m1[1]), .A0(n10), .B0(edge_cnt[1]), .B1(n10), 
        .Y(n13) );
  CLKNAND2X2M U42 ( .A(n14), .B(n13), .Y(n25) );
  CLKXOR2X2M U43 ( .A(prescale_m1[3]), .B(edge_cnt[3]), .Y(n24) );
  CLKXOR2X2M U44 ( .A(prescale_m1[4]), .B(edge_cnt[4]), .Y(n23) );
  NOR4X1M U45 ( .A(n26), .B(n25), .C(n24), .D(n23), .Y(bit_done) );
endmodule


module RX_DATA_SAMPLING ( CLK, RST, RX_IN, Prescale, data_samp_en, edge_cnt, 
        sampling_done, sampled_bit );
  input [5:0] Prescale;
  input [4:0] edge_cnt;
  input CLK, RST, RX_IN, data_samp_en;
  output sampling_done, sampled_bit;
  wire   N6, N7, N8, N9, N10, N14, N15, N16, N17, N18, n24, n25, n26,
         \r70/carry[4] , \r70/carry[3] , \r70/carry[2] , n1, n2, n3, n4, n5,
         n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16, n17, n18, n19, n20,
         n21, n22, n23, n27, n28, n29, n30, n31, n32, n33, n34, n35, n36, n37,
         n38, n39, n40, n41, n42;
  wire   [2:0] samples;

  DFFRQX2M \samples_reg[1]  ( .D(n25), .CK(CLK), .RN(RST), .Q(samples[1]) );
  DFFRQX2M \samples_reg[0]  ( .D(n24), .CK(CLK), .RN(RST), .Q(samples[0]) );
  DFFRQX2M sampling_done_reg ( .D(N18), .CK(CLK), .RN(RST), .Q(sampling_done)
         );
  DFFRQX1M \samples_reg[2]  ( .D(n26), .CK(CLK), .RN(RST), .Q(n42) );
  ADDHX1M U3 ( .A(Prescale[2]), .B(Prescale[1]), .CO(\r70/carry[2] ), .S(N14)
         );
  ADDHX1M U4 ( .A(Prescale[3]), .B(\r70/carry[2] ), .CO(\r70/carry[3] ), .S(
        N15) );
  INVX2M U5 ( .A(Prescale[3]), .Y(n4) );
  ADDHX1M U6 ( .A(Prescale[4]), .B(\r70/carry[3] ), .CO(\r70/carry[4] ), .S(
        N16) );
  CLKXOR2X2M U7 ( .A(\r70/carry[4] ), .B(Prescale[5]), .Y(N17) );
  CLKINVX1M U8 ( .A(Prescale[1]), .Y(N6) );
  NOR2X1M U9 ( .A(Prescale[2]), .B(Prescale[1]), .Y(n1) );
  AO21XLM U10 ( .A0(Prescale[1]), .A1(Prescale[2]), .B0(n1), .Y(N7) );
  CLKNAND2X2M U11 ( .A(n1), .B(n4), .Y(n2) );
  OAI21X1M U12 ( .A0(n1), .A1(n4), .B0(n2), .Y(N8) );
  XNOR2X1M U13 ( .A(Prescale[4]), .B(n2), .Y(N9) );
  NOR2X1M U14 ( .A(Prescale[4]), .B(n2), .Y(n3) );
  CLKXOR2X2M U15 ( .A(Prescale[5]), .B(n3), .Y(N10) );
  MXI2X1M U16 ( .A(n5), .B(n6), .S0(n7), .Y(sampled_bit) );
  NOR4X1M U17 ( .A(n8), .B(n9), .C(edge_cnt[0]), .D(Prescale[5]), .Y(n7) );
  OR3X1M U18 ( .A(edge_cnt[2]), .B(edge_cnt[3]), .C(edge_cnt[4]), .Y(n9) );
  NAND4BX1M U19 ( .AN(Prescale[1]), .B(edge_cnt[1]), .C(Prescale[2]), .D(n10), 
        .Y(n8) );
  NOR2X1M U20 ( .A(Prescale[4]), .B(Prescale[3]), .Y(n10) );
  CLKINVX1M U21 ( .A(RX_IN), .Y(n6) );
  AOI21X1M U22 ( .A0(samples[0]), .A1(n42), .B0(n11), .Y(n5) );
  OA21X1M U23 ( .A0(samples[0]), .A1(n42), .B0(samples[1]), .Y(n11) );
  MXI2X1M U24 ( .A(n12), .B(n13), .S0(n14), .Y(n26) );
  AOI31X1M U25 ( .A0(n15), .A1(n16), .A2(N18), .B0(n17), .Y(n14) );
  CLKINVX1M U26 ( .A(data_samp_en), .Y(n17) );
  CLKINVX1M U27 ( .A(n42), .Y(n13) );
  MXI2X1M U28 ( .A(n18), .B(n12), .S0(n19), .Y(n25) );
  NOR2BX1M U29 ( .AN(n16), .B(n15), .Y(n19) );
  NAND4X1M U30 ( .A(n20), .B(n21), .C(n22), .D(n23), .Y(n15) );
  XNOR2X1M U31 ( .A(Prescale[2]), .B(edge_cnt[1]), .Y(n23) );
  NOR2X1M U32 ( .A(n27), .B(n28), .Y(n22) );
  CLKXOR2X2M U33 ( .A(edge_cnt[0]), .B(Prescale[1]), .Y(n28) );
  CLKXOR2X2M U34 ( .A(edge_cnt[2]), .B(Prescale[3]), .Y(n27) );
  XNOR2X1M U35 ( .A(Prescale[4]), .B(edge_cnt[3]), .Y(n21) );
  XNOR2X1M U36 ( .A(Prescale[5]), .B(edge_cnt[4]), .Y(n20) );
  CLKNAND2X2M U37 ( .A(data_samp_en), .B(samples[1]), .Y(n18) );
  MXI2X1M U38 ( .A(n12), .B(n29), .S0(n16), .Y(n24) );
  NAND4X1M U39 ( .A(n30), .B(n31), .C(n32), .D(n33), .Y(n16) );
  XNOR2X1M U40 ( .A(edge_cnt[0]), .B(N6), .Y(n33) );
  NOR2X1M U41 ( .A(n34), .B(n35), .Y(n32) );
  CLKXOR2X2M U42 ( .A(edge_cnt[2]), .B(N8), .Y(n35) );
  CLKXOR2X2M U43 ( .A(edge_cnt[1]), .B(N7), .Y(n34) );
  XNOR2X1M U44 ( .A(edge_cnt[3]), .B(N9), .Y(n31) );
  XNOR2X1M U45 ( .A(edge_cnt[4]), .B(N10), .Y(n30) );
  CLKNAND2X2M U46 ( .A(data_samp_en), .B(samples[0]), .Y(n29) );
  CLKNAND2X2M U47 ( .A(data_samp_en), .B(RX_IN), .Y(n12) );
  AND4X1M U48 ( .A(n36), .B(n37), .C(n38), .D(n39), .Y(N18) );
  XNOR2X1M U49 ( .A(edge_cnt[0]), .B(N6), .Y(n39) );
  NOR2X1M U50 ( .A(n40), .B(n41), .Y(n38) );
  CLKXOR2X2M U51 ( .A(edge_cnt[2]), .B(N15), .Y(n41) );
  CLKXOR2X2M U52 ( .A(edge_cnt[1]), .B(N14), .Y(n40) );
  XNOR2X1M U53 ( .A(edge_cnt[3]), .B(N16), .Y(n37) );
  XNOR2X1M U54 ( .A(edge_cnt[4]), .B(N17), .Y(n36) );
endmodule


module RX_DESERIALIZER ( CLK, RST, sampled_bit, deser_en, P_DATA );
  output [7:0] P_DATA;
  input CLK, RST, sampled_bit, deser_en;
  wire   n9, n10, n11, n12, n13, n14, n15, n16, n1, n2, n3, n4, n5, n6, n7, n8,
         n17;

  DFFRQX2M \de_serializer_reg[0]  ( .D(n9), .CK(CLK), .RN(RST), .Q(P_DATA[0])
         );
  DFFRQX2M \de_serializer_reg[5]  ( .D(n14), .CK(CLK), .RN(RST), .Q(P_DATA[5])
         );
  DFFRQX2M \de_serializer_reg[1]  ( .D(n10), .CK(CLK), .RN(RST), .Q(P_DATA[1])
         );
  DFFRQX2M \de_serializer_reg[4]  ( .D(n13), .CK(CLK), .RN(RST), .Q(P_DATA[4])
         );
  DFFRQX2M \de_serializer_reg[7]  ( .D(n16), .CK(CLK), .RN(RST), .Q(P_DATA[7])
         );
  DFFRQX2M \de_serializer_reg[3]  ( .D(n12), .CK(CLK), .RN(RST), .Q(P_DATA[3])
         );
  DFFRQX2M \de_serializer_reg[6]  ( .D(n15), .CK(CLK), .RN(RST), .Q(P_DATA[6])
         );
  DFFRQX2M \de_serializer_reg[2]  ( .D(n11), .CK(CLK), .RN(RST), .Q(P_DATA[2])
         );
  INVX2M U2 ( .A(n1), .Y(n17) );
  OAI2BB2X1M U3 ( .B0(n1), .B1(n2), .A0N(sampled_bit), .A1N(n1), .Y(n16) );
  OAI22X1M U4 ( .A0(n17), .A1(n7), .B0(n1), .B1(n8), .Y(n10) );
  OAI22X1M U5 ( .A0(n17), .A1(n6), .B0(n1), .B1(n7), .Y(n11) );
  OAI22X1M U6 ( .A0(n17), .A1(n5), .B0(n1), .B1(n6), .Y(n12) );
  OAI22X1M U7 ( .A0(n17), .A1(n4), .B0(n1), .B1(n5), .Y(n13) );
  OAI22X1M U8 ( .A0(n17), .A1(n3), .B0(n1), .B1(n4), .Y(n14) );
  OAI22X1M U9 ( .A0(n17), .A1(n2), .B0(n1), .B1(n3), .Y(n15) );
  CLKBUFX2M U10 ( .A(deser_en), .Y(n1) );
  OAI2BB2X1M U11 ( .B0(n8), .B1(n17), .A0N(P_DATA[0]), .A1N(n17), .Y(n9) );
  INVX2M U12 ( .A(P_DATA[2]), .Y(n7) );
  INVX2M U13 ( .A(P_DATA[6]), .Y(n3) );
  INVX2M U14 ( .A(P_DATA[7]), .Y(n2) );
  INVX2M U15 ( .A(P_DATA[3]), .Y(n6) );
  INVX2M U16 ( .A(P_DATA[1]), .Y(n8) );
  INVX2M U17 ( .A(P_DATA[4]), .Y(n5) );
  INVX2M U18 ( .A(P_DATA[5]), .Y(n4) );
endmodule


module RX_START_CHECK ( CLK, RST, strt_chk_en, sampled_bit, strt_glitch );
  input CLK, RST, strt_chk_en, sampled_bit;
  output strt_glitch;
  wire   N4;

  DFFRQX2M strt_glitch_reg ( .D(N4), .CK(CLK), .RN(RST), .Q(strt_glitch) );
  AND2X2M U3 ( .A(strt_chk_en), .B(sampled_bit), .Y(N4) );
endmodule


module RX_PARITY_CHECK ( CLK, RST, PAR_TYP, par_chk_en, sampled_bit, 
        sampling_done, P_DATA, par_err );
  input [7:0] P_DATA;
  input CLK, RST, PAR_TYP, par_chk_en, sampled_bit, sampling_done;
  output par_err;
  wire   n11, par_res, N14, n2, n3, n4, n5, n6, n7, n8, n1, n10;

  DFFRQX2M par_res_reg ( .D(N14), .CK(CLK), .RN(RST), .Q(par_res) );
  DFFRQX2M par_err_reg ( .D(n8), .CK(CLK), .RN(RST), .Q(n11) );
  INVX2M U3 ( .A(n11), .Y(n1) );
  INVX8M U4 ( .A(n1), .Y(par_err) );
  NOR2BX2M U5 ( .AN(par_chk_en), .B(n2), .Y(n8) );
  AOI22XLM U6 ( .A0(par_err), .A1(n10), .B0(sampling_done), .B1(n3), .Y(n2) );
  INVX2M U7 ( .A(sampling_done), .Y(n10) );
  CLKXOR2X2M U8 ( .A(sampled_bit), .B(par_res), .Y(n3) );
  XNOR2X2M U9 ( .A(P_DATA[7]), .B(P_DATA[6]), .Y(n7) );
  XOR3XLM U10 ( .A(PAR_TYP), .B(n4), .C(n5), .Y(N14) );
  XOR3XLM U11 ( .A(P_DATA[1]), .B(P_DATA[0]), .C(n6), .Y(n5) );
  XOR3XLM U12 ( .A(P_DATA[5]), .B(P_DATA[4]), .C(n7), .Y(n4) );
  XNOR2X2M U13 ( .A(P_DATA[3]), .B(P_DATA[2]), .Y(n6) );
endmodule


module RX_STOP_CHECK ( CLK, RST, stp_chk_en, sampling_done, sampled_bit, 
        stp_err );
  input CLK, RST, stp_chk_en, sampling_done, sampled_bit;
  output stp_err;
  wire   n6, n2, n3, n1, n5;

  DFFRQX2M stp_err_reg ( .D(n3), .CK(CLK), .RN(RST), .Q(n6) );
  INVX2M U3 ( .A(n6), .Y(n1) );
  INVX8M U4 ( .A(n1), .Y(stp_err) );
  NOR2BX2M U5 ( .AN(stp_chk_en), .B(n2), .Y(n3) );
  AOI2BB2XLM U6 ( .B0(stp_err), .B1(n5), .A0N(sampled_bit), .A1N(n5), .Y(n2)
         );
  INVX2M U7 ( .A(sampling_done), .Y(n5) );
endmodule


module UART_RX ( CLK, RST, RX_IN, Prescale, PAR_EN, PAR_TYP, Data_Valid, 
        par_err, stp_err, P_DATA );
  input [5:0] Prescale;
  output [7:0] P_DATA;
  input CLK, RST, RX_IN, PAR_EN, PAR_TYP;
  output Data_Valid, par_err, stp_err;
  wire   bit_done, strt_glitch, stp_chk_en, strt_chk_en, par_chk_en, deser_en,
         data_samp_en, edge_count_enable, bit_count_enable, sampling_done,
         sampled_bit, n1, n2;
  wire   [2:0] bit_cnt;
  wire   [4:0] edge_cnt;

  RX_FSM U1_FSM ( .CLK(CLK), .RST(n1), .RX_IN(RX_IN), .PAR_EN(PAR_EN), 
        .bit_cnt(bit_cnt), .bit_done(bit_done), .strt_glitch(strt_glitch), 
        .par_err(par_err), .stp_err(stp_err), .stp_chk_en(stp_chk_en), 
        .strt_chk_en(strt_chk_en), .par_chk_en(par_chk_en), .deser_en(deser_en), .data_samp_en(data_samp_en), .edge_count_enable(edge_count_enable), 
        .bit_count_enable(bit_count_enable), .Data_Valid(Data_Valid) );
  RX_EDGE_BIT_COUNTER U0_EB_COUNTER ( .CLK(CLK), .RST(n1), .edge_count_enable(
        edge_count_enable), .bit_count_enable(bit_count_enable), .Prescale(
        Prescale), .bit_cnt(bit_cnt), .edge_cnt(edge_cnt), .bit_done(bit_done)
         );
  RX_DATA_SAMPLING U0_DATA_SAMP ( .CLK(CLK), .RST(n1), .RX_IN(RX_IN), 
        .Prescale(Prescale), .data_samp_en(data_samp_en), .edge_cnt(edge_cnt), 
        .sampling_done(sampling_done), .sampled_bit(sampled_bit) );
  RX_DESERIALIZER U0_DESER ( .CLK(CLK), .RST(n1), .sampled_bit(sampled_bit), 
        .deser_en(deser_en), .P_DATA(P_DATA) );
  RX_START_CHECK U0_STRT_CKH ( .CLK(CLK), .RST(n1), .strt_chk_en(strt_chk_en), 
        .sampled_bit(sampled_bit), .strt_glitch(strt_glitch) );
  RX_PARITY_CHECK U0_PAR_CHK ( .CLK(CLK), .RST(n1), .PAR_TYP(PAR_TYP), 
        .par_chk_en(par_chk_en), .sampled_bit(sampled_bit), .sampling_done(
        sampling_done), .P_DATA(P_DATA), .par_err(par_err) );
  RX_STOP_CHECK U0_STP_CHK ( .CLK(CLK), .RST(n1), .stp_chk_en(stp_chk_en), 
        .sampling_done(sampling_done), .sampled_bit(sampled_bit), .stp_err(
        stp_err) );
  INVX2M U1 ( .A(n2), .Y(n1) );
  INVX2M U2 ( .A(RST), .Y(n2) );
endmodule


module UART_DATA_WIDTH8 ( i_TX_CLK, i_RX_CLK, i_RST, i_PAR_EN, i_TX_Data_Valid, 
        i_PAR_TYP, i_TX_IN, i_RX_IN, i_Prescale, o_busy, o_RX_OUT, o_TX_OUT, 
        o_RX_Data_Valid, o_par_err, o_stp_err );
  input [7:0] i_TX_IN;
  input [5:0] i_Prescale;
  output [7:0] o_RX_OUT;
  input i_TX_CLK, i_RX_CLK, i_RST, i_PAR_EN, i_TX_Data_Valid, i_PAR_TYP,
         i_RX_IN;
  output o_busy, o_TX_OUT, o_RX_Data_Valid, o_par_err, o_stp_err;
  wire   n1, n2;

  UART_TX U0_TX ( .CLK(i_TX_CLK), .RST(n1), .Data_Valid(i_TX_Data_Valid), 
        .PAR_EN(i_PAR_EN), .PAR_TYP(i_PAR_TYP), .P_DATA(i_TX_IN), .TX_OUT(
        o_TX_OUT), .busy(o_busy) );
  UART_RX U1_RX ( .CLK(i_RX_CLK), .RST(n1), .RX_IN(i_RX_IN), .Prescale(
        i_Prescale), .PAR_EN(i_PAR_EN), .PAR_TYP(i_PAR_TYP), .Data_Valid(
        o_RX_Data_Valid), .par_err(o_par_err), .stp_err(o_stp_err), .P_DATA(
        o_RX_OUT) );
  INVX2M U1 ( .A(n2), .Y(n1) );
  INVX2M U2 ( .A(i_RST), .Y(n2) );
endmodule


module ASYNC_FIFO_WR_DATA_WIDTH8_ADDR_WIDTH3 ( W_CLK, W_RST, wr_inc, 
        gray_rd_ptr, wr_addr, gray_wr_ptr, wr_full );
  input [3:0] gray_rd_ptr;
  output [2:0] wr_addr;
  output [3:0] gray_wr_ptr;
  input W_CLK, W_RST, wr_inc;
  output wr_full;
  wire   n11, n12, n13, n14, n15, n16, n17, n18, n19, n20, n21, n22, n23, n24,
         n25, n26, n27, n28, n29, n30, n31, n1, n2, n3, n4, n5, n6, n7, n8;

  DFFRQX2M \write_pointer_reg[3]  ( .D(n28), .CK(W_CLK), .RN(W_RST), .Q(
        gray_wr_ptr[3]) );
  DFFRQX2M \write_pointer_reg[2]  ( .D(n29), .CK(W_CLK), .RN(W_RST), .Q(
        wr_addr[2]) );
  DFFRQX2M \write_pointer_reg[0]  ( .D(n31), .CK(W_CLK), .RN(W_RST), .Q(
        wr_addr[0]) );
  DFFRQX2M \write_pointer_reg[1]  ( .D(n30), .CK(W_CLK), .RN(W_RST), .Q(
        wr_addr[1]) );
  OAI33X2M U3 ( .A0(n8), .A1(gray_rd_ptr[3]), .A2(n11), .B0(n4), .B1(
        gray_wr_ptr[3]), .B2(n12), .Y(wr_full) );
  OAI22X1M U4 ( .A0(n21), .A1(n22), .B0(n20), .B1(n6), .Y(n30) );
  INVX2M U5 ( .A(gray_rd_ptr[3]), .Y(n4) );
  AOI33X2M U6 ( .A0(n3), .A1(n7), .A2(n13), .B0(gray_rd_ptr[2]), .B1(n14), 
        .B2(wr_addr[2]), .Y(n11) );
  AOI33X2M U7 ( .A0(n13), .A1(n7), .A2(gray_rd_ptr[2]), .B0(n14), .B1(n3), 
        .B2(wr_addr[2]), .Y(n12) );
  OAI32X1M U8 ( .A0(n15), .A1(wr_addr[1]), .A2(gray_rd_ptr[1]), .B0(n16), .B1(
        n2), .Y(n13) );
  OAI32X1M U9 ( .A0(n2), .A1(wr_addr[1]), .A2(n15), .B0(gray_rd_ptr[1]), .B1(
        n16), .Y(n14) );
  XNOR2X2M U10 ( .A(gray_rd_ptr[0]), .B(gray_wr_ptr[0]), .Y(n27) );
  XNOR2X2M U11 ( .A(gray_rd_ptr[1]), .B(gray_wr_ptr[1]), .Y(n26) );
  XNOR2X2M U12 ( .A(n6), .B(wr_addr[2]), .Y(gray_wr_ptr[1]) );
  OAI21X2M U13 ( .A0(wr_addr[0]), .A1(n6), .B0(n22), .Y(gray_wr_ptr[0]) );
  NOR2X2M U14 ( .A(n21), .B(n5), .Y(n20) );
  INVX2M U15 ( .A(wr_addr[0]), .Y(n5) );
  XNOR2X2M U16 ( .A(wr_addr[2]), .B(n19), .Y(n29) );
  XNOR2X2M U17 ( .A(wr_addr[0]), .B(n21), .Y(n31) );
  OAI211X2M U18 ( .A0(n1), .A1(n8), .B0(n17), .C0(n18), .Y(n28) );
  NAND3X2M U19 ( .A(wr_addr[2]), .B(n8), .C(n1), .Y(n17) );
  INVX2M U20 ( .A(n19), .Y(n1) );
  INVX2M U21 ( .A(wr_addr[1]), .Y(n6) );
  NAND2X2M U22 ( .A(wr_addr[0]), .B(n6), .Y(n22) );
  NAND2X2M U23 ( .A(n20), .B(wr_addr[1]), .Y(n19) );
  NAND2X2M U24 ( .A(wr_addr[1]), .B(n15), .Y(n16) );
  INVX2M U25 ( .A(wr_addr[2]), .Y(n7) );
  NAND2X2M U26 ( .A(wr_inc), .B(n23), .Y(n21) );
  NAND4X2M U27 ( .A(n24), .B(n25), .C(n26), .D(n27), .Y(n23) );
  XNOR2X2M U28 ( .A(n8), .B(gray_rd_ptr[3]), .Y(n25) );
  XNOR2X2M U29 ( .A(gray_wr_ptr[2]), .B(n3), .Y(n24) );
  CLKXOR2X2M U30 ( .A(gray_rd_ptr[0]), .B(wr_addr[0]), .Y(n15) );
  INVX2M U31 ( .A(gray_wr_ptr[3]), .Y(n8) );
  INVX2M U32 ( .A(gray_rd_ptr[2]), .Y(n3) );
  INVX2M U33 ( .A(gray_rd_ptr[1]), .Y(n2) );
  OAI21X2M U34 ( .A0(gray_wr_ptr[3]), .A1(n7), .B0(n18), .Y(gray_wr_ptr[2]) );
  NAND2X2M U35 ( .A(gray_wr_ptr[3]), .B(n7), .Y(n18) );
endmodule


module ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3 ( R_CLK, R_RST, rd_inc, 
        gray_wr_ptr, rd_addr, gray_rd_ptr, rd_empty );
  input [3:0] gray_wr_ptr;
  output [2:0] rd_addr;
  output [3:0] gray_rd_ptr;
  input R_CLK, R_RST, rd_inc;
  output rd_empty;
  wire   n10, n11, n12, n13, n14, n15, n16, n17, n18, n19, n20, n21, n22, n23,
         n24, n25, n26, n27, n28, n29, n30, n1, n2, n3, n4, n5, n6, n7;

  DFFRX1M \read_pointer_reg[0]  ( .D(n30), .CK(R_CLK), .RN(R_RST), .Q(
        rd_addr[0]), .QN(n4) );
  DFFRX1M \read_pointer_reg[1]  ( .D(n29), .CK(R_CLK), .RN(R_RST), .Q(
        rd_addr[1]), .QN(n5) );
  DFFRX1M \read_pointer_reg[2]  ( .D(n28), .CK(R_CLK), .RN(R_RST), .Q(
        rd_addr[2]), .QN(n6) );
  DFFRX1M \read_pointer_reg[3]  ( .D(n27), .CK(R_CLK), .RN(R_RST), .Q(
        gray_rd_ptr[3]), .QN(n7) );
  AND2X1M U3 ( .A(n19), .B(rd_addr[1]), .Y(n16) );
  OAI22X1M U4 ( .A0(n20), .A1(n21), .B0(n19), .B1(n5), .Y(n29) );
  XNOR2X2M U5 ( .A(n6), .B(n16), .Y(n28) );
  OAI32X1M U6 ( .A0(n14), .A1(rd_addr[1]), .A2(gray_wr_ptr[1]), .B0(n15), .B1(
        n1), .Y(n12) );
  OAI32X1M U7 ( .A0(n1), .A1(rd_addr[1]), .A2(n14), .B0(gray_wr_ptr[1]), .B1(
        n15), .Y(n13) );
  AOI33X2M U8 ( .A0(n12), .A1(n6), .A2(gray_wr_ptr[2]), .B0(n13), .B1(n2), 
        .B2(rd_addr[2]), .Y(n10) );
  XNOR2X2M U9 ( .A(gray_wr_ptr[1]), .B(gray_rd_ptr[1]), .Y(n23) );
  XNOR2X2M U10 ( .A(gray_wr_ptr[0]), .B(gray_rd_ptr[0]), .Y(n24) );
  XNOR2X2M U11 ( .A(gray_wr_ptr[3]), .B(gray_rd_ptr[3]), .Y(n25) );
  XNOR2X2M U12 ( .A(n5), .B(rd_addr[2]), .Y(gray_rd_ptr[1]) );
  OAI21X2M U13 ( .A0(rd_addr[0]), .A1(n5), .B0(n21), .Y(gray_rd_ptr[0]) );
  OAI21X2M U14 ( .A0(gray_rd_ptr[3]), .A1(n6), .B0(n18), .Y(gray_rd_ptr[2]) );
  XNOR2X2M U15 ( .A(rd_addr[0]), .B(n20), .Y(n30) );
  OAI211X2M U16 ( .A0(n16), .A1(n7), .B0(n17), .C0(n18), .Y(n27) );
  NAND3X2M U17 ( .A(rd_addr[2]), .B(n7), .C(n16), .Y(n17) );
  NOR2X2M U18 ( .A(n20), .B(n4), .Y(n19) );
  OAI33X2M U19 ( .A0(n7), .A1(n10), .A2(n3), .B0(n11), .B1(gray_rd_ptr[3]), 
        .B2(gray_wr_ptr[3]), .Y(rd_empty) );
  INVX2M U20 ( .A(gray_wr_ptr[3]), .Y(n3) );
  AOI33X2M U21 ( .A0(n2), .A1(n6), .A2(n12), .B0(gray_wr_ptr[2]), .B1(n13), 
        .B2(rd_addr[2]), .Y(n11) );
  NAND2X2M U22 ( .A(rd_addr[0]), .B(n5), .Y(n21) );
  NAND2X2M U23 ( .A(rd_addr[1]), .B(n14), .Y(n15) );
  NAND2X2M U24 ( .A(rd_inc), .B(n22), .Y(n20) );
  NAND4X2M U25 ( .A(n23), .B(n24), .C(n25), .D(n26), .Y(n22) );
  XNOR2X2M U26 ( .A(gray_wr_ptr[2]), .B(gray_rd_ptr[2]), .Y(n26) );
  NAND2X2M U27 ( .A(gray_rd_ptr[3]), .B(n6), .Y(n18) );
  CLKXOR2X2M U28 ( .A(gray_wr_ptr[0]), .B(rd_addr[0]), .Y(n14) );
  INVX2M U29 ( .A(gray_wr_ptr[2]), .Y(n2) );
  INVX2M U30 ( .A(gray_wr_ptr[1]), .Y(n1) );
endmodule


module ASYNC_FIFO_MEMORY_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8 ( CLK, wclken, 
        wr_addr, rd_addr, wr_data, rd_data );
  input [2:0] wr_addr;
  input [2:0] rd_addr;
  input [7:0] wr_data;
  output [7:0] rd_data;
  input CLK, wclken;
  wire   N10, N11, N12, \memory[0][7] , \memory[0][6] , \memory[0][5] ,
         \memory[0][4] , \memory[0][3] , \memory[0][2] , \memory[0][1] ,
         \memory[0][0] , \memory[1][7] , \memory[1][6] , \memory[1][5] ,
         \memory[1][4] , \memory[1][3] , \memory[1][2] , \memory[1][1] ,
         \memory[1][0] , \memory[2][7] , \memory[2][6] , \memory[2][5] ,
         \memory[2][4] , \memory[2][3] , \memory[2][2] , \memory[2][1] ,
         \memory[2][0] , \memory[3][7] , \memory[3][6] , \memory[3][5] ,
         \memory[3][4] , \memory[3][3] , \memory[3][2] , \memory[3][1] ,
         \memory[3][0] , \memory[4][7] , \memory[4][6] , \memory[4][5] ,
         \memory[4][4] , \memory[4][3] , \memory[4][2] , \memory[4][1] ,
         \memory[4][0] , \memory[5][7] , \memory[5][6] , \memory[5][5] ,
         \memory[5][4] , \memory[5][3] , \memory[5][2] , \memory[5][1] ,
         \memory[5][0] , \memory[6][7] , \memory[6][6] , \memory[6][5] ,
         \memory[6][4] , \memory[6][3] , \memory[6][2] , \memory[6][1] ,
         \memory[6][0] , \memory[7][7] , \memory[7][6] , \memory[7][5] ,
         \memory[7][4] , \memory[7][3] , \memory[7][2] , \memory[7][1] ,
         \memory[7][0] , n11, n12, n13, n14, n15, n16, n17, n18, n19, n20, n21,
         n22, n23, n24, n25, n26, n27, n28, n29, n30, n31, n32, n33, n34, n35,
         n36, n37, n38, n39, n40, n41, n42, n43, n44, n45, n46, n47, n48, n49,
         n50, n51, n52, n53, n54, n55, n56, n57, n58, n59, n60, n61, n62, n63,
         n64, n65, n66, n67, n68, n69, n70, n71, n72, n73, n74, n75, n76, n77,
         n78, n79, n80, n81, n82, n83, n84, n1, n2, n3, n4, n5, n6, n7, n8, n9,
         n10, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96, n97,
         n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108;
  assign N10 = rd_addr[0];
  assign N11 = rd_addr[1];
  assign N12 = rd_addr[2];

  DFFQX2M \memory_reg[1][7]  ( .D(n76), .CK(CLK), .Q(\memory[1][7] ) );
  DFFQX2M \memory_reg[1][6]  ( .D(n75), .CK(CLK), .Q(\memory[1][6] ) );
  DFFQX2M \memory_reg[1][5]  ( .D(n74), .CK(CLK), .Q(\memory[1][5] ) );
  DFFQX2M \memory_reg[1][4]  ( .D(n73), .CK(CLK), .Q(\memory[1][4] ) );
  DFFQX2M \memory_reg[1][3]  ( .D(n72), .CK(CLK), .Q(\memory[1][3] ) );
  DFFQX2M \memory_reg[1][2]  ( .D(n71), .CK(CLK), .Q(\memory[1][2] ) );
  DFFQX2M \memory_reg[1][1]  ( .D(n70), .CK(CLK), .Q(\memory[1][1] ) );
  DFFQX2M \memory_reg[1][0]  ( .D(n69), .CK(CLK), .Q(\memory[1][0] ) );
  DFFQX2M \memory_reg[5][7]  ( .D(n44), .CK(CLK), .Q(\memory[5][7] ) );
  DFFQX2M \memory_reg[5][6]  ( .D(n43), .CK(CLK), .Q(\memory[5][6] ) );
  DFFQX2M \memory_reg[5][5]  ( .D(n42), .CK(CLK), .Q(\memory[5][5] ) );
  DFFQX2M \memory_reg[5][4]  ( .D(n41), .CK(CLK), .Q(\memory[5][4] ) );
  DFFQX2M \memory_reg[5][3]  ( .D(n40), .CK(CLK), .Q(\memory[5][3] ) );
  DFFQX2M \memory_reg[5][2]  ( .D(n39), .CK(CLK), .Q(\memory[5][2] ) );
  DFFQX2M \memory_reg[5][1]  ( .D(n38), .CK(CLK), .Q(\memory[5][1] ) );
  DFFQX2M \memory_reg[5][0]  ( .D(n37), .CK(CLK), .Q(\memory[5][0] ) );
  DFFQX2M \memory_reg[2][7]  ( .D(n68), .CK(CLK), .Q(\memory[2][7] ) );
  DFFQX2M \memory_reg[2][6]  ( .D(n67), .CK(CLK), .Q(\memory[2][6] ) );
  DFFQX2M \memory_reg[2][5]  ( .D(n66), .CK(CLK), .Q(\memory[2][5] ) );
  DFFQX2M \memory_reg[2][4]  ( .D(n65), .CK(CLK), .Q(\memory[2][4] ) );
  DFFQX2M \memory_reg[2][3]  ( .D(n64), .CK(CLK), .Q(\memory[2][3] ) );
  DFFQX2M \memory_reg[2][2]  ( .D(n63), .CK(CLK), .Q(\memory[2][2] ) );
  DFFQX2M \memory_reg[2][1]  ( .D(n62), .CK(CLK), .Q(\memory[2][1] ) );
  DFFQX2M \memory_reg[2][0]  ( .D(n61), .CK(CLK), .Q(\memory[2][0] ) );
  DFFQX2M \memory_reg[6][7]  ( .D(n36), .CK(CLK), .Q(\memory[6][7] ) );
  DFFQX2M \memory_reg[6][6]  ( .D(n35), .CK(CLK), .Q(\memory[6][6] ) );
  DFFQX2M \memory_reg[6][5]  ( .D(n34), .CK(CLK), .Q(\memory[6][5] ) );
  DFFQX2M \memory_reg[6][4]  ( .D(n33), .CK(CLK), .Q(\memory[6][4] ) );
  DFFQX2M \memory_reg[6][3]  ( .D(n32), .CK(CLK), .Q(\memory[6][3] ) );
  DFFQX2M \memory_reg[6][2]  ( .D(n31), .CK(CLK), .Q(\memory[6][2] ) );
  DFFQX2M \memory_reg[6][1]  ( .D(n30), .CK(CLK), .Q(\memory[6][1] ) );
  DFFQX2M \memory_reg[6][0]  ( .D(n29), .CK(CLK), .Q(\memory[6][0] ) );
  DFFQX2M \memory_reg[3][7]  ( .D(n60), .CK(CLK), .Q(\memory[3][7] ) );
  DFFQX2M \memory_reg[3][6]  ( .D(n59), .CK(CLK), .Q(\memory[3][6] ) );
  DFFQX2M \memory_reg[3][5]  ( .D(n58), .CK(CLK), .Q(\memory[3][5] ) );
  DFFQX2M \memory_reg[3][4]  ( .D(n57), .CK(CLK), .Q(\memory[3][4] ) );
  DFFQX2M \memory_reg[3][3]  ( .D(n56), .CK(CLK), .Q(\memory[3][3] ) );
  DFFQX2M \memory_reg[3][2]  ( .D(n55), .CK(CLK), .Q(\memory[3][2] ) );
  DFFQX2M \memory_reg[3][1]  ( .D(n54), .CK(CLK), .Q(\memory[3][1] ) );
  DFFQX2M \memory_reg[3][0]  ( .D(n53), .CK(CLK), .Q(\memory[3][0] ) );
  DFFQX2M \memory_reg[7][7]  ( .D(n28), .CK(CLK), .Q(\memory[7][7] ) );
  DFFQX2M \memory_reg[7][6]  ( .D(n27), .CK(CLK), .Q(\memory[7][6] ) );
  DFFQX2M \memory_reg[7][5]  ( .D(n26), .CK(CLK), .Q(\memory[7][5] ) );
  DFFQX2M \memory_reg[7][4]  ( .D(n25), .CK(CLK), .Q(\memory[7][4] ) );
  DFFQX2M \memory_reg[7][3]  ( .D(n24), .CK(CLK), .Q(\memory[7][3] ) );
  DFFQX2M \memory_reg[7][2]  ( .D(n23), .CK(CLK), .Q(\memory[7][2] ) );
  DFFQX2M \memory_reg[7][1]  ( .D(n22), .CK(CLK), .Q(\memory[7][1] ) );
  DFFQX2M \memory_reg[7][0]  ( .D(n21), .CK(CLK), .Q(\memory[7][0] ) );
  DFFQX2M \memory_reg[0][7]  ( .D(n84), .CK(CLK), .Q(\memory[0][7] ) );
  DFFQX2M \memory_reg[0][6]  ( .D(n83), .CK(CLK), .Q(\memory[0][6] ) );
  DFFQX2M \memory_reg[0][5]  ( .D(n82), .CK(CLK), .Q(\memory[0][5] ) );
  DFFQX2M \memory_reg[0][4]  ( .D(n81), .CK(CLK), .Q(\memory[0][4] ) );
  DFFQX2M \memory_reg[0][3]  ( .D(n80), .CK(CLK), .Q(\memory[0][3] ) );
  DFFQX2M \memory_reg[0][2]  ( .D(n79), .CK(CLK), .Q(\memory[0][2] ) );
  DFFQX2M \memory_reg[0][1]  ( .D(n78), .CK(CLK), .Q(\memory[0][1] ) );
  DFFQX2M \memory_reg[0][0]  ( .D(n77), .CK(CLK), .Q(\memory[0][0] ) );
  DFFQX2M \memory_reg[4][7]  ( .D(n52), .CK(CLK), .Q(\memory[4][7] ) );
  DFFQX2M \memory_reg[4][6]  ( .D(n51), .CK(CLK), .Q(\memory[4][6] ) );
  DFFQX2M \memory_reg[4][5]  ( .D(n50), .CK(CLK), .Q(\memory[4][5] ) );
  DFFQX2M \memory_reg[4][4]  ( .D(n49), .CK(CLK), .Q(\memory[4][4] ) );
  DFFQX2M \memory_reg[4][3]  ( .D(n48), .CK(CLK), .Q(\memory[4][3] ) );
  DFFQX2M \memory_reg[4][2]  ( .D(n47), .CK(CLK), .Q(\memory[4][2] ) );
  DFFQX2M \memory_reg[4][1]  ( .D(n46), .CK(CLK), .Q(\memory[4][1] ) );
  DFFQX2M \memory_reg[4][0]  ( .D(n45), .CK(CLK), .Q(\memory[4][0] ) );
  MX4XLM U2 ( .A(\memory[0][3] ), .B(\memory[1][3] ), .C(\memory[2][3] ), .D(
        \memory[3][3] ), .S0(n92), .S1(N11), .Y(n8) );
  CLKBUFX2M U3 ( .A(n11), .Y(n98) );
  CLKBUFX2M U4 ( .A(n16), .Y(n95) );
  CLKBUFX2M U5 ( .A(n18), .Y(n94) );
  CLKBUFX2M U6 ( .A(n19), .Y(n93) );
  CLKBUFX2M U7 ( .A(n15), .Y(n97) );
  CLKBUFX2M U8 ( .A(n15), .Y(n96) );
  NAND3X2M U9 ( .A(n99), .B(n100), .C(n17), .Y(n20) );
  NAND3X2M U10 ( .A(n99), .B(n100), .C(n12), .Y(n15) );
  NAND3X2M U11 ( .A(n12), .B(n99), .C(wr_addr[1]), .Y(n13) );
  NAND3X2M U12 ( .A(n12), .B(n100), .C(wr_addr[0]), .Y(n14) );
  NOR2BX2M U13 ( .AN(wclken), .B(wr_addr[2]), .Y(n17) );
  INVX2M U14 ( .A(wr_data[0]), .Y(n101) );
  INVX2M U15 ( .A(wr_data[1]), .Y(n102) );
  INVX2M U16 ( .A(wr_data[2]), .Y(n103) );
  INVX2M U17 ( .A(wr_data[3]), .Y(n104) );
  INVX2M U18 ( .A(wr_data[4]), .Y(n105) );
  INVX2M U19 ( .A(wr_data[5]), .Y(n106) );
  INVX2M U20 ( .A(wr_data[6]), .Y(n107) );
  INVX2M U21 ( .A(wr_data[7]), .Y(n108) );
  OAI2BB2X1M U22 ( .B0(n101), .B1(n13), .A0N(\memory[6][0] ), .A1N(n13), .Y(
        n29) );
  OAI2BB2X1M U23 ( .B0(n102), .B1(n13), .A0N(\memory[6][1] ), .A1N(n13), .Y(
        n30) );
  OAI2BB2X1M U24 ( .B0(n103), .B1(n13), .A0N(\memory[6][2] ), .A1N(n13), .Y(
        n31) );
  OAI2BB2X1M U25 ( .B0(n104), .B1(n13), .A0N(\memory[6][3] ), .A1N(n13), .Y(
        n32) );
  OAI2BB2X1M U26 ( .B0(n105), .B1(n13), .A0N(\memory[6][4] ), .A1N(n13), .Y(
        n33) );
  OAI2BB2X1M U27 ( .B0(n106), .B1(n13), .A0N(\memory[6][5] ), .A1N(n13), .Y(
        n34) );
  OAI2BB2X1M U28 ( .B0(n107), .B1(n13), .A0N(\memory[6][6] ), .A1N(n13), .Y(
        n35) );
  OAI2BB2X1M U29 ( .B0(n108), .B1(n13), .A0N(\memory[6][7] ), .A1N(n13), .Y(
        n36) );
  OAI2BB2X1M U30 ( .B0(n101), .B1(n14), .A0N(\memory[5][0] ), .A1N(n14), .Y(
        n37) );
  OAI2BB2X1M U31 ( .B0(n102), .B1(n14), .A0N(\memory[5][1] ), .A1N(n14), .Y(
        n38) );
  OAI2BB2X1M U32 ( .B0(n103), .B1(n14), .A0N(\memory[5][2] ), .A1N(n14), .Y(
        n39) );
  OAI2BB2X1M U33 ( .B0(n104), .B1(n14), .A0N(\memory[5][3] ), .A1N(n14), .Y(
        n40) );
  OAI2BB2X1M U34 ( .B0(n105), .B1(n14), .A0N(\memory[5][4] ), .A1N(n14), .Y(
        n41) );
  OAI2BB2X1M U35 ( .B0(n106), .B1(n14), .A0N(\memory[5][5] ), .A1N(n14), .Y(
        n42) );
  OAI2BB2X1M U36 ( .B0(n107), .B1(n14), .A0N(\memory[5][6] ), .A1N(n14), .Y(
        n43) );
  OAI2BB2X1M U37 ( .B0(n108), .B1(n14), .A0N(\memory[5][7] ), .A1N(n14), .Y(
        n44) );
  OAI2BB2X1M U38 ( .B0(n101), .B1(n20), .A0N(\memory[0][0] ), .A1N(n20), .Y(
        n77) );
  OAI2BB2X1M U39 ( .B0(n102), .B1(n20), .A0N(\memory[0][1] ), .A1N(n20), .Y(
        n78) );
  OAI2BB2X1M U40 ( .B0(n103), .B1(n20), .A0N(\memory[0][2] ), .A1N(n20), .Y(
        n79) );
  OAI2BB2X1M U41 ( .B0(n104), .B1(n20), .A0N(\memory[0][3] ), .A1N(n20), .Y(
        n80) );
  OAI2BB2X1M U42 ( .B0(n105), .B1(n20), .A0N(\memory[0][4] ), .A1N(n20), .Y(
        n81) );
  OAI2BB2X1M U43 ( .B0(n106), .B1(n20), .A0N(\memory[0][5] ), .A1N(n20), .Y(
        n82) );
  OAI2BB2X1M U44 ( .B0(n107), .B1(n20), .A0N(\memory[0][6] ), .A1N(n20), .Y(
        n83) );
  OAI2BB2X1M U45 ( .B0(n108), .B1(n20), .A0N(\memory[0][7] ), .A1N(n20), .Y(
        n84) );
  OAI2BB2X1M U46 ( .B0(n98), .B1(n101), .A0N(\memory[7][0] ), .A1N(n98), .Y(
        n21) );
  OAI2BB2X1M U47 ( .B0(n98), .B1(n102), .A0N(\memory[7][1] ), .A1N(n98), .Y(
        n22) );
  OAI2BB2X1M U48 ( .B0(n98), .B1(n103), .A0N(\memory[7][2] ), .A1N(n98), .Y(
        n23) );
  OAI2BB2X1M U49 ( .B0(n98), .B1(n104), .A0N(\memory[7][3] ), .A1N(n98), .Y(
        n24) );
  OAI2BB2X1M U50 ( .B0(n98), .B1(n105), .A0N(\memory[7][4] ), .A1N(n98), .Y(
        n25) );
  OAI2BB2X1M U51 ( .B0(n98), .B1(n106), .A0N(\memory[7][5] ), .A1N(n98), .Y(
        n26) );
  OAI2BB2X1M U52 ( .B0(n98), .B1(n107), .A0N(\memory[7][6] ), .A1N(n98), .Y(
        n27) );
  OAI2BB2X1M U53 ( .B0(n98), .B1(n108), .A0N(\memory[7][7] ), .A1N(n98), .Y(
        n28) );
  OAI2BB2X1M U54 ( .B0(n101), .B1(n97), .A0N(\memory[4][0] ), .A1N(n97), .Y(
        n45) );
  OAI2BB2X1M U55 ( .B0(n102), .B1(n96), .A0N(\memory[4][1] ), .A1N(n96), .Y(
        n46) );
  OAI2BB2X1M U56 ( .B0(n103), .B1(n97), .A0N(\memory[4][2] ), .A1N(n97), .Y(
        n47) );
  OAI2BB2X1M U57 ( .B0(n104), .B1(n96), .A0N(\memory[4][3] ), .A1N(n96), .Y(
        n48) );
  OAI2BB2X1M U58 ( .B0(n105), .B1(n97), .A0N(\memory[4][4] ), .A1N(n97), .Y(
        n49) );
  OAI2BB2X1M U59 ( .B0(n106), .B1(n96), .A0N(\memory[4][5] ), .A1N(n96), .Y(
        n50) );
  OAI2BB2X1M U60 ( .B0(n107), .B1(n97), .A0N(\memory[4][6] ), .A1N(n97), .Y(
        n51) );
  OAI2BB2X1M U61 ( .B0(n108), .B1(n96), .A0N(\memory[4][7] ), .A1N(n96), .Y(
        n52) );
  OAI2BB2X1M U62 ( .B0(n101), .B1(n95), .A0N(\memory[3][0] ), .A1N(n95), .Y(
        n53) );
  OAI2BB2X1M U63 ( .B0(n102), .B1(n95), .A0N(\memory[3][1] ), .A1N(n95), .Y(
        n54) );
  OAI2BB2X1M U64 ( .B0(n103), .B1(n95), .A0N(\memory[3][2] ), .A1N(n95), .Y(
        n55) );
  OAI2BB2X1M U65 ( .B0(n104), .B1(n95), .A0N(\memory[3][3] ), .A1N(n95), .Y(
        n56) );
  OAI2BB2X1M U66 ( .B0(n105), .B1(n95), .A0N(\memory[3][4] ), .A1N(n95), .Y(
        n57) );
  OAI2BB2X1M U67 ( .B0(n106), .B1(n95), .A0N(\memory[3][5] ), .A1N(n95), .Y(
        n58) );
  OAI2BB2X1M U68 ( .B0(n107), .B1(n95), .A0N(\memory[3][6] ), .A1N(n95), .Y(
        n59) );
  OAI2BB2X1M U69 ( .B0(n108), .B1(n95), .A0N(\memory[3][7] ), .A1N(n95), .Y(
        n60) );
  OAI2BB2X1M U70 ( .B0(n101), .B1(n94), .A0N(\memory[2][0] ), .A1N(n94), .Y(
        n61) );
  OAI2BB2X1M U71 ( .B0(n102), .B1(n94), .A0N(\memory[2][1] ), .A1N(n94), .Y(
        n62) );
  OAI2BB2X1M U72 ( .B0(n103), .B1(n94), .A0N(\memory[2][2] ), .A1N(n94), .Y(
        n63) );
  OAI2BB2X1M U73 ( .B0(n104), .B1(n94), .A0N(\memory[2][3] ), .A1N(n94), .Y(
        n64) );
  OAI2BB2X1M U74 ( .B0(n105), .B1(n94), .A0N(\memory[2][4] ), .A1N(n94), .Y(
        n65) );
  OAI2BB2X1M U75 ( .B0(n106), .B1(n94), .A0N(\memory[2][5] ), .A1N(n94), .Y(
        n66) );
  OAI2BB2X1M U76 ( .B0(n107), .B1(n94), .A0N(\memory[2][6] ), .A1N(n94), .Y(
        n67) );
  OAI2BB2X1M U77 ( .B0(n108), .B1(n94), .A0N(\memory[2][7] ), .A1N(n94), .Y(
        n68) );
  OAI2BB2X1M U78 ( .B0(n101), .B1(n93), .A0N(\memory[1][0] ), .A1N(n93), .Y(
        n69) );
  OAI2BB2X1M U79 ( .B0(n102), .B1(n93), .A0N(\memory[1][1] ), .A1N(n93), .Y(
        n70) );
  OAI2BB2X1M U80 ( .B0(n103), .B1(n93), .A0N(\memory[1][2] ), .A1N(n93), .Y(
        n71) );
  OAI2BB2X1M U81 ( .B0(n104), .B1(n93), .A0N(\memory[1][3] ), .A1N(n93), .Y(
        n72) );
  OAI2BB2X1M U82 ( .B0(n105), .B1(n93), .A0N(\memory[1][4] ), .A1N(n93), .Y(
        n73) );
  OAI2BB2X1M U83 ( .B0(n106), .B1(n93), .A0N(\memory[1][5] ), .A1N(n93), .Y(
        n74) );
  OAI2BB2X1M U84 ( .B0(n107), .B1(n93), .A0N(\memory[1][6] ), .A1N(n93), .Y(
        n75) );
  OAI2BB2X1M U85 ( .B0(n108), .B1(n93), .A0N(\memory[1][7] ), .A1N(n93), .Y(
        n76) );
  AND2X2M U86 ( .A(wr_addr[2]), .B(wclken), .Y(n12) );
  NAND3X2M U87 ( .A(wr_addr[1]), .B(wr_addr[0]), .C(n17), .Y(n16) );
  NAND3X2M U88 ( .A(wr_addr[1]), .B(n99), .C(n17), .Y(n18) );
  NAND3X2M U89 ( .A(wr_addr[0]), .B(n100), .C(n17), .Y(n19) );
  NAND3X2M U90 ( .A(wr_addr[0]), .B(n12), .C(wr_addr[1]), .Y(n11) );
  INVX2M U91 ( .A(wr_addr[0]), .Y(n99) );
  INVX2M U92 ( .A(wr_addr[1]), .Y(n100) );
  MX2X2M U93 ( .A(n6), .B(n5), .S0(N12), .Y(rd_data[2]) );
  MX4X1M U94 ( .A(\memory[4][2] ), .B(\memory[5][2] ), .C(\memory[6][2] ), .D(
        \memory[7][2] ), .S0(n91), .S1(N11), .Y(n5) );
  MX4X1M U95 ( .A(\memory[0][2] ), .B(\memory[1][2] ), .C(\memory[2][2] ), .D(
        \memory[3][2] ), .S0(n92), .S1(N11), .Y(n6) );
  MX2X2M U96 ( .A(n8), .B(n7), .S0(N12), .Y(rd_data[3]) );
  MX4X1M U97 ( .A(\memory[4][3] ), .B(\memory[5][3] ), .C(\memory[6][3] ), .D(
        \memory[7][3] ), .S0(n91), .S1(N11), .Y(n7) );
  MX2X2M U98 ( .A(n2), .B(n1), .S0(N12), .Y(rd_data[0]) );
  MX4X1M U99 ( .A(\memory[4][0] ), .B(\memory[5][0] ), .C(\memory[6][0] ), .D(
        \memory[7][0] ), .S0(n91), .S1(N11), .Y(n1) );
  MX4X1M U100 ( .A(\memory[0][0] ), .B(\memory[1][0] ), .C(\memory[2][0] ), 
        .D(\memory[3][0] ), .S0(n92), .S1(N11), .Y(n2) );
  MX2X2M U101 ( .A(n90), .B(n89), .S0(N12), .Y(rd_data[7]) );
  MX4X1M U102 ( .A(\memory[4][7] ), .B(\memory[5][7] ), .C(\memory[6][7] ), 
        .D(\memory[7][7] ), .S0(n91), .S1(N11), .Y(n89) );
  MX4X1M U103 ( .A(\memory[0][7] ), .B(\memory[1][7] ), .C(\memory[2][7] ), 
        .D(\memory[3][7] ), .S0(n92), .S1(N11), .Y(n90) );
  MX2X2M U104 ( .A(n88), .B(n87), .S0(N12), .Y(rd_data[6]) );
  MX4X1M U105 ( .A(\memory[4][6] ), .B(\memory[5][6] ), .C(\memory[6][6] ), 
        .D(\memory[7][6] ), .S0(n91), .S1(N11), .Y(n87) );
  MX4X1M U106 ( .A(\memory[0][6] ), .B(\memory[1][6] ), .C(\memory[2][6] ), 
        .D(\memory[3][6] ), .S0(n92), .S1(N11), .Y(n88) );
  CLKBUFX2M U107 ( .A(N10), .Y(n92) );
  CLKBUFX2M U108 ( .A(N10), .Y(n91) );
  MX2X2M U109 ( .A(n10), .B(n9), .S0(N12), .Y(rd_data[4]) );
  MX4X1M U110 ( .A(\memory[4][4] ), .B(\memory[5][4] ), .C(\memory[6][4] ), 
        .D(\memory[7][4] ), .S0(n91), .S1(N11), .Y(n9) );
  MX4X1M U111 ( .A(\memory[0][4] ), .B(\memory[1][4] ), .C(\memory[2][4] ), 
        .D(\memory[3][4] ), .S0(n92), .S1(N11), .Y(n10) );
  MX2X2M U112 ( .A(n4), .B(n3), .S0(N12), .Y(rd_data[1]) );
  MX4X1M U113 ( .A(\memory[4][1] ), .B(\memory[5][1] ), .C(\memory[6][1] ), 
        .D(\memory[7][1] ), .S0(n91), .S1(N11), .Y(n3) );
  MX4X1M U114 ( .A(\memory[0][1] ), .B(\memory[1][1] ), .C(\memory[2][1] ), 
        .D(\memory[3][1] ), .S0(n92), .S1(N11), .Y(n4) );
  MX2X2M U115 ( .A(n86), .B(n85), .S0(N12), .Y(rd_data[5]) );
  MX4X1M U116 ( .A(\memory[4][5] ), .B(\memory[5][5] ), .C(\memory[6][5] ), 
        .D(\memory[7][5] ), .S0(n91), .S1(N11), .Y(n85) );
  MX4X1M U117 ( .A(\memory[0][5] ), .B(\memory[1][5] ), .C(\memory[2][5] ), 
        .D(\memory[3][5] ), .S0(n92), .S1(N11), .Y(n86) );
endmodule


module ASYNC_FIFO_BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_0 ( CLK, RST, ASYNC, SYNC );
  input [3:0] ASYNC;
  output [3:0] SYNC;
  input CLK, RST;
  wire   \sync_chain[0][1] , \sync_chain[1][1] , \sync_chain[2][1] ,
         \sync_chain[3][1] ;

  DFFRQX2M \sync_chain_reg[0][0]  ( .D(\sync_chain[0][1] ), .CK(CLK), .RN(RST), 
        .Q(SYNC[0]) );
  DFFRQX2M \sync_chain_reg[2][0]  ( .D(\sync_chain[2][1] ), .CK(CLK), .RN(RST), 
        .Q(SYNC[2]) );
  DFFRQX2M \sync_chain_reg[3][0]  ( .D(\sync_chain[3][1] ), .CK(CLK), .RN(RST), 
        .Q(SYNC[3]) );
  DFFRQX2M \sync_chain_reg[1][0]  ( .D(\sync_chain[1][1] ), .CK(CLK), .RN(RST), 
        .Q(SYNC[1]) );
  DFFRQX2M \sync_chain_reg[0][1]  ( .D(ASYNC[0]), .CK(CLK), .RN(RST), .Q(
        \sync_chain[0][1] ) );
  DFFRQX2M \sync_chain_reg[1][1]  ( .D(ASYNC[1]), .CK(CLK), .RN(RST), .Q(
        \sync_chain[1][1] ) );
  DFFRQX2M \sync_chain_reg[2][1]  ( .D(ASYNC[2]), .CK(CLK), .RN(RST), .Q(
        \sync_chain[2][1] ) );
  DFFRQX2M \sync_chain_reg[3][1]  ( .D(ASYNC[3]), .CK(CLK), .RN(RST), .Q(
        \sync_chain[3][1] ) );
endmodule


module ASYNC_FIFO_BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_1 ( CLK, RST, ASYNC, SYNC );
  input [3:0] ASYNC;
  output [3:0] SYNC;
  input CLK, RST;
  wire   \sync_chain[0][1] , \sync_chain[1][1] , \sync_chain[2][1] ,
         \sync_chain[3][1] ;

  DFFRQX2M \sync_chain_reg[0][0]  ( .D(\sync_chain[0][1] ), .CK(CLK), .RN(RST), 
        .Q(SYNC[0]) );
  DFFRQX2M \sync_chain_reg[3][0]  ( .D(\sync_chain[3][1] ), .CK(CLK), .RN(RST), 
        .Q(SYNC[3]) );
  DFFRQX2M \sync_chain_reg[1][0]  ( .D(\sync_chain[1][1] ), .CK(CLK), .RN(RST), 
        .Q(SYNC[1]) );
  DFFRQX2M \sync_chain_reg[2][0]  ( .D(\sync_chain[2][1] ), .CK(CLK), .RN(RST), 
        .Q(SYNC[2]) );
  DFFRQX2M \sync_chain_reg[0][1]  ( .D(ASYNC[0]), .CK(CLK), .RN(RST), .Q(
        \sync_chain[0][1] ) );
  DFFRQX2M \sync_chain_reg[1][1]  ( .D(ASYNC[1]), .CK(CLK), .RN(RST), .Q(
        \sync_chain[1][1] ) );
  DFFRQX2M \sync_chain_reg[2][1]  ( .D(ASYNC[2]), .CK(CLK), .RN(RST), .Q(
        \sync_chain[2][1] ) );
  DFFRQX2M \sync_chain_reg[3][1]  ( .D(ASYNC[3]), .CK(CLK), .RN(RST), .Q(
        \sync_chain[3][1] ) );
endmodule


module ASYNC_FIFO_DATA_WIDTH8 ( i_W_CLK, i_W_RST, i_W_INC, i_WR_DATA, i_R_CLK, 
        i_R_RST, i_R_INC, o_FULL, o_EMPTY, o_RD_DATA );
  input [7:0] i_WR_DATA;
  output [7:0] o_RD_DATA;
  input i_W_CLK, i_W_RST, i_W_INC, i_R_CLK, i_R_RST, i_R_INC;
  output o_FULL, o_EMPTY;
  wire   _0_net_;
  wire   [3:0] gray_sync_rd_ptr;
  wire   [2:0] wr_addr;
  wire   [3:0] gray_wr_ptr;
  wire   [3:0] gray_sync_wr_ptr;
  wire   [2:0] rd_addr;
  wire   [3:0] gray_rd_ptr;

  ASYNC_FIFO_WR_DATA_WIDTH8_ADDR_WIDTH3 U0_WRITE_BLOCK ( .W_CLK(i_W_CLK), 
        .W_RST(i_W_RST), .wr_inc(i_W_INC), .gray_rd_ptr(gray_sync_rd_ptr), 
        .wr_addr(wr_addr), .gray_wr_ptr(gray_wr_ptr), .wr_full(o_FULL) );
  ASYNC_FIFO_RD_DATA_WIDTH8_ADDR_WIDTH3 U1_READ_BLOCK ( .R_CLK(i_R_CLK), 
        .R_RST(i_R_RST), .rd_inc(i_R_INC), .gray_wr_ptr(gray_sync_wr_ptr), 
        .rd_addr(rd_addr), .gray_rd_ptr(gray_rd_ptr), .rd_empty(o_EMPTY) );
  ASYNC_FIFO_MEMORY_DATA_WIDTH8_ADDR_WIDTH3_FIFO_DEPTH8 U2_MEMORY ( .CLK(
        i_W_CLK), .wclken(_0_net_), .wr_addr(wr_addr), .rd_addr(rd_addr), 
        .wr_data(i_WR_DATA), .rd_data(o_RD_DATA) );
  ASYNC_FIFO_BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_0 U3_WR_RD_SYNC ( .CLK(i_W_CLK), 
        .RST(i_W_RST), .ASYNC(gray_rd_ptr), .SYNC(gray_sync_rd_ptr) );
  ASYNC_FIFO_BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_1 U4_WR_RD_SYNC ( .CLK(i_R_CLK), 
        .RST(i_R_RST), .ASYNC(gray_wr_ptr), .SYNC(gray_sync_wr_ptr) );
  NOR2BX2M U1 ( .AN(i_W_INC), .B(o_FULL), .Y(_0_net_) );
endmodule


module PULSE_GEN ( i_CLK, i_RST, i_pulse_en, o_pulse_signal );
  input i_CLK, i_RST, i_pulse_en;
  output o_pulse_signal;
  wire   enable_flop;

  DFFRX1M enable_flop_reg ( .D(i_pulse_en), .CK(i_CLK), .RN(i_RST), .Q(
        enable_flop) );
  NOR2BX2M U3 ( .AN(i_pulse_en), .B(enable_flop), .Y(o_pulse_signal) );
endmodule


module DATA_SYNC_EN_SYNC_NUM_STAGES2 ( CLK, RST, ASYNC_EN, SYNC_EN );
  input CLK, RST, ASYNC_EN;
  output SYNC_EN;
  wire   \sync_chain[1] ;

  DFFRQX2M \sync_chain_reg[0]  ( .D(\sync_chain[1] ), .CK(CLK), .RN(RST), .Q(
        SYNC_EN) );
  DFFRQX2M \sync_chain_reg[1]  ( .D(ASYNC_EN), .CK(CLK), .RN(RST), .Q(
        \sync_chain[1] ) );
endmodule


module DATA_SYNC_PULSE_GEN ( CLK, RST, pulse_en, pulse_signal );
  input CLK, RST, pulse_en;
  output pulse_signal;
  wire   enable_flop;

  DFFRQX2M enable_flop_reg ( .D(pulse_en), .CK(CLK), .RN(RST), .Q(enable_flop)
         );
  NOR2BX2M U3 ( .AN(pulse_en), .B(enable_flop), .Y(pulse_signal) );
endmodule


module DATA_SYNC_OP ( CLK, RST, unsync_bus, bus_enable, sync_bus, enable_pulse
 );
  input [7:0] unsync_bus;
  output [7:0] sync_bus;
  input CLK, RST, bus_enable;
  output enable_pulse;
  wire   n2, n3, n4, n5, n6, n7, n8, n9, n1;

  DFFRQX2M \sync_bus_reg[7]  ( .D(n9), .CK(CLK), .RN(RST), .Q(sync_bus[7]) );
  DFFRQX2M \sync_bus_reg[3]  ( .D(n5), .CK(CLK), .RN(RST), .Q(sync_bus[3]) );
  DFFRQX2M \sync_bus_reg[4]  ( .D(n6), .CK(CLK), .RN(RST), .Q(sync_bus[4]) );
  DFFRQX2M \sync_bus_reg[0]  ( .D(n2), .CK(CLK), .RN(RST), .Q(sync_bus[0]) );
  DFFRQX2M \sync_bus_reg[6]  ( .D(n8), .CK(CLK), .RN(RST), .Q(sync_bus[6]) );
  DFFRQX2M \sync_bus_reg[5]  ( .D(n7), .CK(CLK), .RN(RST), .Q(sync_bus[5]) );
  DFFRQX2M enable_pulse_reg ( .D(bus_enable), .CK(CLK), .RN(RST), .Q(
        enable_pulse) );
  DFFRQX2M \sync_bus_reg[2]  ( .D(n4), .CK(CLK), .RN(RST), .Q(sync_bus[2]) );
  DFFRQX2M \sync_bus_reg[1]  ( .D(n3), .CK(CLK), .RN(RST), .Q(sync_bus[1]) );
  INVX2M U3 ( .A(bus_enable), .Y(n1) );
  AO22X1M U4 ( .A0(unsync_bus[0]), .A1(bus_enable), .B0(sync_bus[0]), .B1(n1), 
        .Y(n2) );
  AO22X1M U5 ( .A0(unsync_bus[1]), .A1(bus_enable), .B0(sync_bus[1]), .B1(n1), 
        .Y(n3) );
  AO22X1M U6 ( .A0(unsync_bus[2]), .A1(bus_enable), .B0(sync_bus[2]), .B1(n1), 
        .Y(n4) );
  AO22X1M U7 ( .A0(unsync_bus[3]), .A1(bus_enable), .B0(sync_bus[3]), .B1(n1), 
        .Y(n5) );
  AO22X1M U8 ( .A0(unsync_bus[4]), .A1(bus_enable), .B0(sync_bus[4]), .B1(n1), 
        .Y(n6) );
  AO22X1M U9 ( .A0(unsync_bus[5]), .A1(bus_enable), .B0(sync_bus[5]), .B1(n1), 
        .Y(n7) );
  AO22X1M U10 ( .A0(unsync_bus[6]), .A1(bus_enable), .B0(sync_bus[6]), .B1(n1), 
        .Y(n8) );
  AO22X1M U11 ( .A0(unsync_bus[7]), .A1(bus_enable), .B0(sync_bus[7]), .B1(n1), 
        .Y(n9) );
endmodule


module DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 ( i_CLK, i_RST, i_unsync_bus, 
        i_bus_enable, o_sync_bus, o_enable_pulse );
  input [7:0] i_unsync_bus;
  output [7:0] o_sync_bus;
  input i_CLK, i_RST, i_bus_enable;
  output o_enable_pulse;
  wire   sync_en, pulse_signal;

  DATA_SYNC_EN_SYNC_NUM_STAGES2 U0_EN_SYNC ( .CLK(i_CLK), .RST(i_RST), 
        .ASYNC_EN(i_bus_enable), .SYNC_EN(sync_en) );
  DATA_SYNC_PULSE_GEN U1_PULSE_GEN ( .CLK(i_CLK), .RST(i_RST), .pulse_en(
        sync_en), .pulse_signal(pulse_signal) );
  DATA_SYNC_OP U2_DATA_SYNC_OP ( .CLK(i_CLK), .RST(i_RST), .unsync_bus(
        i_unsync_bus), .bus_enable(pulse_signal), .sync_bus(o_sync_bus), 
        .enable_pulse(o_enable_pulse) );
endmodule


module RST_SYNC_NUM_STAGES2_0 ( i_CLK, i_RST, o_SYNC_RST );
  input i_CLK, i_RST;
  output o_SYNC_RST;
  wire   \sync_chain[1] ;

  DFFRQX2M \sync_chain_reg[0]  ( .D(\sync_chain[1] ), .CK(i_CLK), .RN(i_RST), 
        .Q(o_SYNC_RST) );
  DFFRQX2M \sync_chain_reg[1]  ( .D(1'b1), .CK(i_CLK), .RN(i_RST), .Q(
        \sync_chain[1] ) );
endmodule


module RST_SYNC_NUM_STAGES2_1 ( i_CLK, i_RST, o_SYNC_RST );
  input i_CLK, i_RST;
  output o_SYNC_RST;
  wire   \sync_chain[1] ;

  DFFRQX2M \sync_chain_reg[0]  ( .D(\sync_chain[1] ), .CK(i_CLK), .RN(i_RST), 
        .Q(o_SYNC_RST) );
  DFFRQX2M \sync_chain_reg[1]  ( .D(1'b1), .CK(i_CLK), .RN(i_RST), .Q(
        \sync_chain[1] ) );
endmodule


module CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_0 ( A, SUM );
  input [6:0] A;
  output [6:0] SUM;

  wire   [6:2] carry;

  ADDHX1M U1_1_5 ( .A(A[5]), .B(carry[5]), .CO(carry[6]), .S(SUM[5]) );
  ADDHX1M U1_1_4 ( .A(A[4]), .B(carry[4]), .CO(carry[5]), .S(SUM[4]) );
  ADDHX1M U1_1_3 ( .A(A[3]), .B(carry[3]), .CO(carry[4]), .S(SUM[3]) );
  ADDHX1M U1_1_2 ( .A(A[2]), .B(carry[2]), .CO(carry[3]), .S(SUM[2]) );
  ADDHX1M U1_1_1 ( .A(A[1]), .B(A[0]), .CO(carry[2]), .S(SUM[1]) );
  CLKXOR2X2M U1 ( .A(carry[6]), .B(A[6]), .Y(SUM[6]) );
  CLKINVX1M U2 ( .A(A[0]), .Y(SUM[0]) );
endmodule


module CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_1 ( A, SUM );
  input [8:0] A;
  output [8:0] SUM;

  wire   [8:2] carry;

  ADDHX1M U1_1_7 ( .A(A[7]), .B(carry[7]), .CO(SUM[8]), .S(SUM[7]) );
  ADDHX1M U1_1_6 ( .A(A[6]), .B(carry[6]), .CO(carry[7]), .S(SUM[6]) );
  ADDHX1M U1_1_3 ( .A(A[3]), .B(carry[3]), .CO(carry[4]), .S(SUM[3]) );
  ADDHX1M U1_1_4 ( .A(A[4]), .B(carry[4]), .CO(carry[5]), .S(SUM[4]) );
  ADDHX1M U1_1_5 ( .A(A[5]), .B(carry[5]), .CO(carry[6]), .S(SUM[5]) );
  ADDHX1M U1_1_2 ( .A(A[2]), .B(carry[2]), .CO(carry[3]), .S(SUM[2]) );
  ADDHX1M U1_1_1 ( .A(A[1]), .B(A[0]), .CO(carry[2]), .S(SUM[1]) );
  CLKINVX1M U1 ( .A(A[0]), .Y(SUM[0]) );
endmodule


module CLK_DIV_DIV_RATIO_WIDTH8_0 ( i_ref_clk, i_rst_n, i_clk_en, i_div_ratio, 
        o_div_clk );
  input [7:0] i_div_ratio;
  input i_ref_clk, i_rst_n, i_clk_en;
  output o_div_clk;
  wire   N3, div_clk, N9, N12, N13, N14, N15, N16, N17, N18, N19, N20, N21,
         N25, N26, N27, N28, N29, N30, N31, n11, n12, n13, n14, n15, n16, n17,
         n18, n19, n20, n21, n22, n23, n1, n3, n4, n5, n6, n7, n8, n9, n10,
         n24, n25, n26, n27, n28, n29, n30, n31, n32, n33, n34, n35, n36, n37,
         n38, n39, n40, n41, n42, n43, n44;
  wire   [6:0] count;
  wire   [7:0] half;

  CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_0 add_32 ( .A(count), .SUM({N31, N30, 
        N29, N28, N27, N26, N25}) );
  CLK_DIV_DIV_RATIO_WIDTH8_0_DW01_inc_1 add_27 ( .A({1'b0, half}), .SUM({N20, 
        N19, N18, N17, N16, N15, N14, N13, N12}) );
  DFFRQX2M \count_reg[6]  ( .D(n21), .CK(i_ref_clk), .RN(i_rst_n), .Q(count[6]) );
  DFFRQX2M div_clk_reg ( .D(n23), .CK(i_ref_clk), .RN(i_rst_n), .Q(div_clk) );
  DFFRQX2M \count_reg[0]  ( .D(n22), .CK(i_ref_clk), .RN(i_rst_n), .Q(count[0]) );
  DFFRQX2M \count_reg[5]  ( .D(n20), .CK(i_ref_clk), .RN(i_rst_n), .Q(count[5]) );
  DFFRQX2M \count_reg[4]  ( .D(n19), .CK(i_ref_clk), .RN(i_rst_n), .Q(count[4]) );
  DFFRQX2M \count_reg[3]  ( .D(n18), .CK(i_ref_clk), .RN(i_rst_n), .Q(count[3]) );
  DFFRQX2M \count_reg[2]  ( .D(n17), .CK(i_ref_clk), .RN(i_rst_n), .Q(count[2]) );
  DFFRQX2M \count_reg[1]  ( .D(n16), .CK(i_ref_clk), .RN(i_rst_n), .Q(count[1]) );
  INVX2M U3 ( .A(N13), .Y(n42) );
  OR2X2M U4 ( .A(i_div_ratio[2]), .B(i_div_ratio[1]), .Y(n1) );
  MX2X2M U5 ( .A(div_clk), .B(i_ref_clk), .S0(N3), .Y(o_div_clk) );
  OAI2B2X1M U7 ( .A1N(n14), .A0(N21), .B0(N9), .B1(n14), .Y(n12) );
  NOR2BX2M U8 ( .AN(i_div_ratio[0]), .B(div_clk), .Y(n14) );
  CLKXOR2X2M U9 ( .A(div_clk), .B(n13), .Y(n23) );
  NOR2X2M U10 ( .A(n44), .B(n12), .Y(n13) );
  AND2X2M U11 ( .A(n12), .B(i_clk_en), .Y(n11) );
  AO22X1M U12 ( .A0(count[1]), .A1(n44), .B0(N26), .B1(n11), .Y(n16) );
  AO22X1M U13 ( .A0(count[2]), .A1(n44), .B0(N27), .B1(n11), .Y(n17) );
  AO22X1M U14 ( .A0(count[3]), .A1(n44), .B0(N28), .B1(n11), .Y(n18) );
  AO22X1M U15 ( .A0(count[4]), .A1(n44), .B0(N29), .B1(n11), .Y(n19) );
  AO22X1M U16 ( .A0(count[5]), .A1(n44), .B0(N30), .B1(n11), .Y(n20) );
  AO22X1M U17 ( .A0(count[6]), .A1(n44), .B0(N31), .B1(n11), .Y(n21) );
  AO22X1M U18 ( .A0(count[0]), .A1(n44), .B0(N25), .B1(n11), .Y(n22) );
  INVX2M U19 ( .A(count[0]), .Y(n43) );
  NOR4BX1M U20 ( .AN(n15), .B(i_div_ratio[3]), .C(i_div_ratio[1]), .D(
        i_div_ratio[2]), .Y(N3) );
  NOR4X1M U21 ( .A(i_div_ratio[7]), .B(i_div_ratio[6]), .C(i_div_ratio[5]), 
        .D(i_div_ratio[4]), .Y(n15) );
  INVX2M U22 ( .A(i_clk_en), .Y(n44) );
  CLKINVX1M U23 ( .A(i_div_ratio[1]), .Y(half[0]) );
  OAI2BB1X1M U24 ( .A0N(i_div_ratio[1]), .A1N(i_div_ratio[2]), .B0(n1), .Y(
        half[1]) );
  OR2X1M U25 ( .A(n1), .B(i_div_ratio[3]), .Y(n3) );
  OAI2BB1X1M U26 ( .A0N(n1), .A1N(i_div_ratio[3]), .B0(n3), .Y(half[2]) );
  OR2X1M U27 ( .A(n3), .B(i_div_ratio[4]), .Y(n4) );
  OAI2BB1X1M U28 ( .A0N(n3), .A1N(i_div_ratio[4]), .B0(n4), .Y(half[3]) );
  OR2X1M U29 ( .A(n4), .B(i_div_ratio[5]), .Y(n5) );
  OAI2BB1X1M U30 ( .A0N(n4), .A1N(i_div_ratio[5]), .B0(n5), .Y(half[4]) );
  XNOR2X1M U31 ( .A(i_div_ratio[6]), .B(n5), .Y(half[5]) );
  NOR3X1M U32 ( .A(i_div_ratio[6]), .B(i_div_ratio[7]), .C(n5), .Y(half[7]) );
  OAI21X1M U33 ( .A0(i_div_ratio[6]), .A1(n5), .B0(i_div_ratio[7]), .Y(n6) );
  NAND2BX1M U34 ( .AN(half[7]), .B(n6), .Y(half[6]) );
  NOR2BX1M U35 ( .AN(half[0]), .B(count[0]), .Y(n7) );
  OAI2B2X1M U36 ( .A1N(count[1]), .A0(n7), .B0(half[1]), .B1(n7), .Y(n24) );
  XNOR2X1M U37 ( .A(half[2]), .B(count[2]), .Y(n10) );
  NOR2BX1M U38 ( .AN(count[0]), .B(half[0]), .Y(n8) );
  OAI2B2X1M U39 ( .A1N(half[1]), .A0(n8), .B0(count[1]), .B1(n8), .Y(n9) );
  NAND4BX1M U40 ( .AN(half[7]), .B(n24), .C(n10), .D(n9), .Y(n30) );
  XNOR2X1M U41 ( .A(half[6]), .B(count[6]), .Y(n28) );
  XNOR2X1M U42 ( .A(half[5]), .B(count[5]), .Y(n27) );
  XNOR2X1M U43 ( .A(half[4]), .B(count[4]), .Y(n26) );
  XNOR2X1M U44 ( .A(half[3]), .B(count[3]), .Y(n25) );
  NAND4X1M U45 ( .A(n28), .B(n27), .C(n26), .D(n25), .Y(n29) );
  NOR2X1M U46 ( .A(n30), .B(n29), .Y(N9) );
  XNOR2X1M U47 ( .A(N14), .B(count[2]), .Y(n41) );
  NOR2X1M U48 ( .A(n43), .B(N12), .Y(n31) );
  OAI22X1M U49 ( .A0(count[1]), .A1(n31), .B0(n31), .B1(n42), .Y(n40) );
  CLKNAND2X2M U50 ( .A(N12), .B(n43), .Y(n32) );
  AOI22X1M U51 ( .A0(n32), .A1(n42), .B0(n32), .B1(count[1]), .Y(n33) );
  NOR3X1M U52 ( .A(n33), .B(N20), .C(N19), .Y(n39) );
  CLKXOR2X2M U53 ( .A(N15), .B(count[3]), .Y(n37) );
  CLKXOR2X2M U54 ( .A(N16), .B(count[4]), .Y(n36) );
  CLKXOR2X2M U55 ( .A(N17), .B(count[5]), .Y(n35) );
  CLKXOR2X2M U56 ( .A(N18), .B(count[6]), .Y(n34) );
  NOR4X1M U57 ( .A(n37), .B(n36), .C(n35), .D(n34), .Y(n38) );
  AND4X1M U58 ( .A(n41), .B(n40), .C(n39), .D(n38), .Y(N21) );
endmodule


module CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_0 ( A, SUM );
  input [6:0] A;
  output [6:0] SUM;

  wire   [6:2] carry;

  ADDHX1M U1_1_5 ( .A(A[5]), .B(carry[5]), .CO(carry[6]), .S(SUM[5]) );
  ADDHX1M U1_1_4 ( .A(A[4]), .B(carry[4]), .CO(carry[5]), .S(SUM[4]) );
  ADDHX1M U1_1_3 ( .A(A[3]), .B(carry[3]), .CO(carry[4]), .S(SUM[3]) );
  ADDHX1M U1_1_2 ( .A(A[2]), .B(carry[2]), .CO(carry[3]), .S(SUM[2]) );
  ADDHX1M U1_1_1 ( .A(A[1]), .B(A[0]), .CO(carry[2]), .S(SUM[1]) );
  CLKXOR2X2M U1 ( .A(carry[6]), .B(A[6]), .Y(SUM[6]) );
  CLKINVX1M U2 ( .A(A[0]), .Y(SUM[0]) );
endmodule


module CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_1 ( A, SUM );
  input [8:0] A;
  output [8:0] SUM;

  wire   [8:2] carry;

  ADDHX1M U1_1_7 ( .A(A[7]), .B(carry[7]), .CO(SUM[8]), .S(SUM[7]) );
  ADDHX1M U1_1_3 ( .A(A[3]), .B(carry[3]), .CO(carry[4]), .S(SUM[3]) );
  ADDHX1M U1_1_4 ( .A(A[4]), .B(carry[4]), .CO(carry[5]), .S(SUM[4]) );
  ADDHX1M U1_1_2 ( .A(A[2]), .B(carry[2]), .CO(carry[3]), .S(SUM[2]) );
  ADDHX1M U1_1_6 ( .A(A[6]), .B(carry[6]), .CO(carry[7]), .S(SUM[6]) );
  ADDHX1M U1_1_1 ( .A(A[1]), .B(A[0]), .CO(carry[2]), .S(SUM[1]) );
  ADDHX1M U1_1_5 ( .A(A[5]), .B(carry[5]), .CO(carry[6]), .S(SUM[5]) );
  CLKINVX1M U1 ( .A(A[0]), .Y(SUM[0]) );
endmodule


module CLK_DIV_DIV_RATIO_WIDTH8_1 ( i_ref_clk, i_rst_n, i_clk_en, i_div_ratio, 
        o_div_clk );
  input [7:0] i_div_ratio;
  input i_ref_clk, i_rst_n, i_clk_en;
  output o_div_clk;
  wire   N3, div_clk, N9, N12, N13, N14, N15, N16, N17, N18, N19, N20, N21,
         N25, N26, N27, N28, N29, N30, N31, n1, n3, n4, n5, n6, n7, n8, n9,
         n10, n24, n25, n26, n27, n28, n29, n30, n31, n32, n33, n34, n35, n36,
         n37, n38, n39, n40, n41, n42, n43, n44, n45, n46, n47, n48, n49, n50,
         n51, n52, n53, n54, n55, n56, n57;
  wire   [6:0] count;
  wire   [7:0] half;

  CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_0 add_32 ( .A(count), .SUM({N31, N30, 
        N29, N28, N27, N26, N25}) );
  CLK_DIV_DIV_RATIO_WIDTH8_1_DW01_inc_1 add_27 ( .A({1'b0, half}), .SUM({N20, 
        N19, N18, N17, N16, N15, N14, N13, N12}) );
  DFFRQX2M \count_reg[6]  ( .D(n47), .CK(i_ref_clk), .RN(i_rst_n), .Q(count[6]) );
  DFFRQX2M div_clk_reg ( .D(n45), .CK(i_ref_clk), .RN(i_rst_n), .Q(div_clk) );
  DFFRQX2M \count_reg[0]  ( .D(n46), .CK(i_ref_clk), .RN(i_rst_n), .Q(count[0]) );
  DFFRQX2M \count_reg[5]  ( .D(n48), .CK(i_ref_clk), .RN(i_rst_n), .Q(count[5]) );
  DFFRQX2M \count_reg[4]  ( .D(n49), .CK(i_ref_clk), .RN(i_rst_n), .Q(count[4]) );
  DFFRQX2M \count_reg[3]  ( .D(n50), .CK(i_ref_clk), .RN(i_rst_n), .Q(count[3]) );
  DFFRQX2M \count_reg[2]  ( .D(n51), .CK(i_ref_clk), .RN(i_rst_n), .Q(count[2]) );
  DFFRQX2M \count_reg[1]  ( .D(n52), .CK(i_ref_clk), .RN(i_rst_n), .Q(count[1]) );
  INVX2M U3 ( .A(N13), .Y(n42) );
  MX2X2M U4 ( .A(div_clk), .B(i_ref_clk), .S0(N3), .Y(o_div_clk) );
  OAI2B2X1M U5 ( .A1N(n54), .A0(N21), .B0(N9), .B1(n54), .Y(n56) );
  NOR2BX2M U7 ( .AN(i_div_ratio[0]), .B(div_clk), .Y(n54) );
  CLKXOR2X2M U8 ( .A(div_clk), .B(n55), .Y(n45) );
  NOR2X2M U9 ( .A(n44), .B(n56), .Y(n55) );
  AND2X2M U10 ( .A(n56), .B(i_clk_en), .Y(n57) );
  AO22X1M U11 ( .A0(count[1]), .A1(n44), .B0(N26), .B1(n57), .Y(n52) );
  AO22X1M U12 ( .A0(count[2]), .A1(n44), .B0(N27), .B1(n57), .Y(n51) );
  AO22X1M U13 ( .A0(count[3]), .A1(n44), .B0(N28), .B1(n57), .Y(n50) );
  AO22X1M U14 ( .A0(count[4]), .A1(n44), .B0(N29), .B1(n57), .Y(n49) );
  AO22X1M U15 ( .A0(count[5]), .A1(n44), .B0(N30), .B1(n57), .Y(n48) );
  AO22X1M U16 ( .A0(count[6]), .A1(n44), .B0(N31), .B1(n57), .Y(n47) );
  AO22X1M U17 ( .A0(count[0]), .A1(n44), .B0(N25), .B1(n57), .Y(n46) );
  INVX2M U18 ( .A(count[0]), .Y(n43) );
  NOR4BX1M U19 ( .AN(n53), .B(i_div_ratio[3]), .C(i_div_ratio[1]), .D(
        i_div_ratio[2]), .Y(N3) );
  NOR4X1M U20 ( .A(i_div_ratio[7]), .B(i_div_ratio[6]), .C(i_div_ratio[5]), 
        .D(i_div_ratio[4]), .Y(n53) );
  OR2X2M U21 ( .A(i_div_ratio[2]), .B(i_div_ratio[1]), .Y(n1) );
  INVX2M U22 ( .A(i_clk_en), .Y(n44) );
  CLKINVX1M U23 ( .A(i_div_ratio[1]), .Y(half[0]) );
  OAI2BB1X1M U24 ( .A0N(i_div_ratio[1]), .A1N(i_div_ratio[2]), .B0(n1), .Y(
        half[1]) );
  OR2X1M U25 ( .A(n1), .B(i_div_ratio[3]), .Y(n3) );
  OAI2BB1X1M U26 ( .A0N(n1), .A1N(i_div_ratio[3]), .B0(n3), .Y(half[2]) );
  OR2X1M U27 ( .A(n3), .B(i_div_ratio[4]), .Y(n4) );
  OAI2BB1X1M U28 ( .A0N(n3), .A1N(i_div_ratio[4]), .B0(n4), .Y(half[3]) );
  OR2X1M U29 ( .A(n4), .B(i_div_ratio[5]), .Y(n5) );
  OAI2BB1X1M U30 ( .A0N(n4), .A1N(i_div_ratio[5]), .B0(n5), .Y(half[4]) );
  XNOR2X1M U31 ( .A(i_div_ratio[6]), .B(n5), .Y(half[5]) );
  NOR3X1M U32 ( .A(i_div_ratio[6]), .B(i_div_ratio[7]), .C(n5), .Y(half[7]) );
  OAI21X1M U33 ( .A0(i_div_ratio[6]), .A1(n5), .B0(i_div_ratio[7]), .Y(n6) );
  NAND2BX1M U34 ( .AN(half[7]), .B(n6), .Y(half[6]) );
  NOR2BX1M U35 ( .AN(half[0]), .B(count[0]), .Y(n7) );
  OAI2B2X1M U36 ( .A1N(count[1]), .A0(n7), .B0(half[1]), .B1(n7), .Y(n24) );
  XNOR2X1M U37 ( .A(half[2]), .B(count[2]), .Y(n10) );
  NOR2BX1M U38 ( .AN(count[0]), .B(half[0]), .Y(n8) );
  OAI2B2X1M U39 ( .A1N(half[1]), .A0(n8), .B0(count[1]), .B1(n8), .Y(n9) );
  NAND4BX1M U40 ( .AN(half[7]), .B(n24), .C(n10), .D(n9), .Y(n30) );
  XNOR2X1M U41 ( .A(half[6]), .B(count[6]), .Y(n28) );
  XNOR2X1M U42 ( .A(half[5]), .B(count[5]), .Y(n27) );
  XNOR2X1M U43 ( .A(half[4]), .B(count[4]), .Y(n26) );
  XNOR2X1M U44 ( .A(half[3]), .B(count[3]), .Y(n25) );
  NAND4X1M U45 ( .A(n28), .B(n27), .C(n26), .D(n25), .Y(n29) );
  NOR2X1M U46 ( .A(n30), .B(n29), .Y(N9) );
  XNOR2X1M U47 ( .A(N14), .B(count[2]), .Y(n41) );
  NOR2X1M U48 ( .A(n43), .B(N12), .Y(n31) );
  OAI22X1M U49 ( .A0(count[1]), .A1(n31), .B0(n31), .B1(n42), .Y(n40) );
  CLKNAND2X2M U50 ( .A(N12), .B(n43), .Y(n32) );
  AOI22X1M U51 ( .A0(n32), .A1(n42), .B0(n32), .B1(count[1]), .Y(n33) );
  NOR3X1M U52 ( .A(n33), .B(N20), .C(N19), .Y(n39) );
  CLKXOR2X2M U53 ( .A(N15), .B(count[3]), .Y(n37) );
  CLKXOR2X2M U54 ( .A(N16), .B(count[4]), .Y(n36) );
  CLKXOR2X2M U55 ( .A(N17), .B(count[5]), .Y(n35) );
  CLKXOR2X2M U56 ( .A(N18), .B(count[6]), .Y(n34) );
  NOR4X1M U57 ( .A(n37), .B(n36), .C(n35), .D(n34), .Y(n38) );
  AND4X1M U58 ( .A(n41), .B(n40), .C(n39), .D(n38), .Y(N21) );
endmodule


module Prescale_to_DivRatio ( i_Prescale, o_Div_Ratio_OUT );
  input [5:0] i_Prescale;
  output [7:0] o_Div_Ratio_OUT;
  wire   n6, n7, n8, n9, n10, n11, n15, n16, n17, n18;

  CLKINVX2M U3 ( .A(1'b1), .Y(o_Div_Ratio_OUT[4]) );
  CLKINVX2M U5 ( .A(1'b1), .Y(o_Div_Ratio_OUT[5]) );
  CLKINVX2M U7 ( .A(1'b1), .Y(o_Div_Ratio_OUT[6]) );
  CLKINVX2M U9 ( .A(1'b1), .Y(o_Div_Ratio_OUT[7]) );
  NOR4X1M U11 ( .A(n6), .B(n18), .C(i_Prescale[1]), .D(i_Prescale[0]), .Y(
        o_Div_Ratio_OUT[3]) );
  NAND3X2M U12 ( .A(n16), .B(n15), .C(n17), .Y(n6) );
  NOR3X2M U13 ( .A(n7), .B(i_Prescale[1]), .C(i_Prescale[0]), .Y(
        o_Div_Ratio_OUT[2]) );
  NOR3X2M U14 ( .A(n10), .B(i_Prescale[1]), .C(i_Prescale[0]), .Y(
        o_Div_Ratio_OUT[0]) );
  NAND4X2M U15 ( .A(i_Prescale[5]), .B(n18), .C(n17), .D(n16), .Y(n10) );
  NAND4X2M U16 ( .A(i_Prescale[3]), .B(n18), .C(n16), .D(n15), .Y(n7) );
  INVX2M U17 ( .A(i_Prescale[2]), .Y(n18) );
  INVX2M U18 ( .A(i_Prescale[3]), .Y(n17) );
  INVX2M U19 ( .A(i_Prescale[4]), .Y(n16) );
  INVX2M U20 ( .A(n8), .Y(o_Div_Ratio_OUT[1]) );
  NOR3BX2M U21 ( .AN(n9), .B(i_Prescale[0]), .C(i_Prescale[1]), .Y(n8) );
  NAND3X2M U22 ( .A(n10), .B(n7), .C(n11), .Y(n9) );
  NAND4X2M U23 ( .A(i_Prescale[2]), .B(n17), .C(n16), .D(n15), .Y(n11) );
  INVX2M U24 ( .A(i_Prescale[5]), .Y(n15) );
endmodule


module CLK_GATING ( i_CLK, i_CLK_EN, o_GATED_CLK );
  input i_CLK, i_CLK_EN;
  output o_GATED_CLK;


  TLATNCAX12M U0_TLATNCAX12M ( .E(i_CLK_EN), .CK(i_CLK), .ECK(o_GATED_CLK) );
endmodule


module SYS_TOP ( REF_CLK, UART_CLK, RST, RX_IN, PAR_EN, PAR_TYP, PRESCALE, 
        TX_OUT, PAR_ERR, STP_ERR );
  input [5:0] PRESCALE;
  input REF_CLK, UART_CLK, RST, RX_IN, PAR_EN, PAR_TYP;
  output TX_OUT, PAR_ERR, STP_ERR;
  wire   ALU_CLK, REF_SYNC_RST, ALU_EN, OUT_Valid, RdEn, WrEn, RdData_Valid,
         RX_Sync_Data_Valid, FIFO_FULL, FIFO_Wr_Inc, Gate_En, TX_CLK, RX_CLK,
         UART_SYNC_RST, TX_Busy, RX_Out_Data_Valid, FIFO_Empty,
         Pulse_Gen_RD_INC, n1, n2, n3, n4, n5, n6, n7;
  wire   [7:0] Op_A;
  wire   [7:0] Op_B;
  wire   [3:0] FUN;
  wire   [15:0] ALU_OUT;
  wire   [3:0] Addr;
  wire   [7:0] Wr_D;
  wire   [7:0] Rd_D;
  wire   [7:0] UART_Config;
  wire   [7:0] Div_Ratio;
  wire   [7:0] RX_Out_Sync;
  wire   [7:0] FIFO_WR_DATA;
  wire   [7:0] FIFO_TX_RD_Data;
  wire   [7:0] RX_Out;
  wire   [7:0] RX_CLK_Div_Ratio;
  wire   SYNOPSYS_UNCONNECTED__0, SYNOPSYS_UNCONNECTED__1, 
        SYNOPSYS_UNCONNECTED__2, SYNOPSYS_UNCONNECTED__3, 
        SYNOPSYS_UNCONNECTED__4;

  ALU_DATA_WIDTH8 U0_ALU ( .i_CLK(ALU_CLK), .i_RST(n6), .i_A(Op_A), .i_B(Op_B), 
        .i_ALU_FUN(FUN), .i_Enable(ALU_EN), .o_ALU_OUT(ALU_OUT), .o_OUT_Valid(
        OUT_Valid) );
  Register_File_REG_WIDTH8_ADDR_WIDTH4 U1_REG_FILE ( .i_CLK(REF_CLK), .i_RST(
        n6), .i_RdEn(RdEn), .i_WrEn(WrEn), .i_Address({Addr[3:2], n5, n4}), 
        .i_WrData(Wr_D), .o_RdData(Rd_D), .o_RdData_Valid(RdData_Valid), 
        .o_REG0(Op_A), .o_REG1(Op_B), .o_REG2({UART_Config[7:2], 
        SYNOPSYS_UNCONNECTED__0, UART_Config[0]}), .o_REG3(Div_Ratio) );
  SYS_CTRL_DATA_WIDTH8_ADDR_WIDTH4_ALU_FUN_WIDTH4 U2_CONTROLLER ( .i_CLK(
        REF_CLK), .i_RST(n6), .i_ALU_OUT(ALU_OUT), .i_OUT_Valid(OUT_Valid), 
        .i_RdData(Rd_D), .i_RdData_Valid(RdData_Valid), .i_RX_P_DATA(
        RX_Out_Sync), .i_RX_D_VLD(RX_Sync_Data_Valid), .i_FIFO_FULL(FIFO_FULL), 
        .i_Par_En(PAR_EN), .i_Par_Type(PAR_TYP), .i_Prescale(PRESCALE), 
        .o_WrData(Wr_D), .o_ALU_FUN(FUN), .o_FIFO_DATA(FIFO_WR_DATA), 
        .o_Address(Addr), .o_WrEn(WrEn), .o_WR_INC(FIFO_Wr_Inc), .o_RdEn(RdEn), 
        .o_ALU_EN(ALU_EN), .o_CLK_EN(Gate_En) );
  UART_DATA_WIDTH8 U3_UART_INTERFACE ( .i_TX_CLK(TX_CLK), .i_RX_CLK(RX_CLK), 
        .i_RST(n2), .i_PAR_EN(UART_Config[0]), .i_TX_Data_Valid(n1), 
        .i_PAR_TYP(UART_Config[0]), .i_TX_IN(FIFO_TX_RD_Data), .i_RX_IN(RX_IN), 
        .i_Prescale(UART_Config[7:2]), .o_busy(TX_Busy), .o_RX_OUT(RX_Out), 
        .o_TX_OUT(TX_OUT), .o_RX_Data_Valid(RX_Out_Data_Valid), .o_par_err(
        PAR_ERR), .o_stp_err(STP_ERR) );
  ASYNC_FIFO_DATA_WIDTH8 U4_ASYNCHRONOUS_FIFO ( .i_W_CLK(REF_CLK), .i_W_RST(n6), .i_W_INC(FIFO_Wr_Inc), .i_WR_DATA(FIFO_WR_DATA), .i_R_CLK(TX_CLK), .i_R_RST(
        n2), .i_R_INC(Pulse_Gen_RD_INC), .o_FULL(FIFO_FULL), .o_EMPTY(
        FIFO_Empty), .o_RD_DATA(FIFO_TX_RD_Data) );
  PULSE_GEN U5_RD_INC_PULSE_GEN ( .i_CLK(TX_CLK), .i_RST(n2), .i_pulse_en(
        TX_Busy), .o_pulse_signal(Pulse_Gen_RD_INC) );
  DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 U6_RX_to_SYS_CTRL_DATA_SYNC ( .i_CLK(
        REF_CLK), .i_RST(n6), .i_unsync_bus(RX_Out), .i_bus_enable(
        RX_Out_Data_Valid), .o_sync_bus(RX_Out_Sync), .o_enable_pulse(
        RX_Sync_Data_Valid) );
  RST_SYNC_NUM_STAGES2_0 U7_REF_RST_SYNC ( .i_CLK(REF_CLK), .i_RST(RST), 
        .o_SYNC_RST(REF_SYNC_RST) );
  RST_SYNC_NUM_STAGES2_1 U8_UART_RST_SYNC ( .i_CLK(UART_CLK), .i_RST(RST), 
        .o_SYNC_RST(UART_SYNC_RST) );
  CLK_DIV_DIV_RATIO_WIDTH8_0 U9_RX_CLK_DIV ( .i_ref_clk(UART_CLK), .i_rst_n(n2), .i_clk_en(1'b1), .i_div_ratio({1'b0, 1'b0, 1'b0, 1'b0, RX_CLK_Div_Ratio[3:0]}), .o_div_clk(RX_CLK) );
  CLK_DIV_DIV_RATIO_WIDTH8_1 U10_TX_CLK_DIV ( .i_ref_clk(UART_CLK), .i_rst_n(
        n2), .i_clk_en(1'b1), .i_div_ratio(Div_Ratio), .o_div_clk(TX_CLK) );
  Prescale_to_DivRatio U11_Prescale_to_DivRatio_Conv ( .i_Prescale(
        UART_Config[7:2]), .o_Div_Ratio_OUT({SYNOPSYS_UNCONNECTED__1, 
        SYNOPSYS_UNCONNECTED__2, SYNOPSYS_UNCONNECTED__3, 
        SYNOPSYS_UNCONNECTED__4, RX_CLK_Div_Ratio[3:0]}) );
  CLK_GATING U_12_CLK_GATE ( .i_CLK(REF_CLK), .i_CLK_EN(Gate_En), 
        .o_GATED_CLK(ALU_CLK) );
  INVX4M U2 ( .A(n7), .Y(n6) );
  CLKBUFX2M U3 ( .A(Addr[0]), .Y(n4) );
  CLKBUFX2M U4 ( .A(Addr[1]), .Y(n5) );
  INVX2M U5 ( .A(REF_SYNC_RST), .Y(n7) );
  INVX2M U6 ( .A(FIFO_Empty), .Y(n1) );
  INVX4M U7 ( .A(n3), .Y(n2) );
  INVX2M U8 ( .A(UART_SYNC_RST), .Y(n3) );
endmodule

