{
	"author": ["Rajesh Raina", "Robert Bailey", "Charles Njinda", "Robert F. Molyneaux", "Charlie Beh"],
	"booktitle": "DAC",
	"dblpkey": "conf/dac/RainaBNMB97",
	"doi": "10.1145/266021.266042",
	"ee": "http://doi.acm.org/10.1145/266021.266042",
	"pages": "95-100",
	"publisher": "ACM Press",
	"tag": ["design", "performance", "testing"],
	"title": "Efficient Testing of Clock Regenerator Circuits in Scan Designs",
	"type": "inproceedings",
	"year": 1997
}