#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf66160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf74fa0 .scope module, "tb" "tb" 3 101;
 .timescale -12 -12;
L_0xf69f50 .functor NOT 1, L_0xfc6960, C4<0>, C4<0>, C4<0>;
L_0xfc66f0 .functor XOR 1, L_0xfc6520, L_0xfc6650, C4<0>, C4<0>;
L_0xfc6850 .functor XOR 1, L_0xfc66f0, L_0xfc67b0, C4<0>, C4<0>;
v0xfb4030_0 .net *"_ivl_10", 0 0, L_0xfc67b0;  1 drivers
v0xfb4130_0 .net *"_ivl_12", 0 0, L_0xfc6850;  1 drivers
v0xfb4210_0 .net *"_ivl_2", 0 0, L_0xfc6480;  1 drivers
v0xfb42d0_0 .net *"_ivl_4", 0 0, L_0xfc6520;  1 drivers
v0xfb43b0_0 .net *"_ivl_6", 0 0, L_0xfc6650;  1 drivers
v0xfb44e0_0 .net *"_ivl_8", 0 0, L_0xfc66f0;  1 drivers
v0xfb45c0_0 .net "areset", 0 0, L_0xf64040;  1 drivers
v0xfb4660_0 .var "clk", 0 0;
v0xfb4700_0 .var/2u "stats1", 159 0;
v0xfb4870_0 .var/2u "strobe", 0 0;
v0xfb4930_0 .net "tb_match", 0 0, L_0xfc6960;  1 drivers
v0xfb49d0_0 .net "tb_mismatch", 0 0, L_0xf69f50;  1 drivers
v0xfb4a70_0 .net "wavedrom_enable", 0 0, v0xfb28a0_0;  1 drivers
v0xfb4b10_0 .net "wavedrom_title", 511 0, v0xfb2990_0;  1 drivers
v0xfb4bb0_0 .net "x", 0 0, v0xfb2a70_0;  1 drivers
v0xfb4c50_0 .net "z_dut", 0 0, L_0xfc6320;  1 drivers
v0xfb4cf0_0 .net "z_ref", 0 0, L_0xf64cc0;  1 drivers
L_0xfc6480 .concat [ 1 0 0 0], L_0xf64cc0;
L_0xfc6520 .concat [ 1 0 0 0], L_0xf64cc0;
L_0xfc6650 .concat [ 1 0 0 0], L_0xfc6320;
L_0xfc67b0 .concat [ 1 0 0 0], L_0xf64cc0;
L_0xfc6960 .cmp/eeq 1, L_0xfc6480, L_0xfc6850;
S_0xf7f100 .scope module, "good1" "reference_module" 3 142, 3 4 0, S_0xf74fa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0xf8e2d0 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0xf8e310 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
L_0xf64280 .functor AND 1, L_0xfc5070, L_0xfc5340, C4<1>, C4<1>;
L_0xf64540 .functor AND 1, L_0xfc5710, L_0xfc5980, C4<1>, C4<1>;
L_0xf64cc0 .functor OR 1, L_0xf64280, L_0xf64540, C4<0>, C4<0>;
v0xf69b20_0 .net *"_ivl_0", 31 0, L_0xfb4f00;  1 drivers
L_0x7f55954f50a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xf69e60_0 .net *"_ivl_11", 30 0, L_0x7f55954f50a8;  1 drivers
L_0x7f55954f50f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xf6a060_0 .net/2u *"_ivl_12", 31 0, L_0x7f55954f50f0;  1 drivers
v0xf640b0_0 .net *"_ivl_14", 0 0, L_0xfc5340;  1 drivers
v0xf64350_0 .net *"_ivl_17", 0 0, L_0xf64280;  1 drivers
v0xf64610_0 .net *"_ivl_18", 31 0, L_0xfc5580;  1 drivers
L_0x7f55954f5138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xf64e10_0 .net *"_ivl_21", 30 0, L_0x7f55954f5138;  1 drivers
L_0x7f55954f5180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xfb0ae0_0 .net/2u *"_ivl_22", 31 0, L_0x7f55954f5180;  1 drivers
v0xfb0bc0_0 .net *"_ivl_24", 0 0, L_0xfc5710;  1 drivers
v0xfb0d10_0 .net *"_ivl_26", 31 0, L_0xfc5890;  1 drivers
L_0x7f55954f51c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfb0df0_0 .net *"_ivl_29", 30 0, L_0x7f55954f51c8;  1 drivers
L_0x7f55954f5018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfb0ed0_0 .net *"_ivl_3", 30 0, L_0x7f55954f5018;  1 drivers
L_0x7f55954f5210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfb0fb0_0 .net/2u *"_ivl_30", 31 0, L_0x7f55954f5210;  1 drivers
v0xfb1090_0 .net *"_ivl_32", 0 0, L_0xfc5980;  1 drivers
v0xfb1150_0 .net *"_ivl_35", 0 0, L_0xf64540;  1 drivers
L_0x7f55954f5060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfb1210_0 .net/2u *"_ivl_4", 31 0, L_0x7f55954f5060;  1 drivers
v0xfb12f0_0 .net *"_ivl_6", 0 0, L_0xfc5070;  1 drivers
v0xfb13b0_0 .net *"_ivl_8", 31 0, L_0xfc51e0;  1 drivers
v0xfb1490_0 .net "areset", 0 0, L_0xf64040;  alias, 1 drivers
v0xfb1550_0 .net "clk", 0 0, v0xfb4660_0;  1 drivers
v0xfb1610_0 .var "state", 0 0;
v0xfb16d0_0 .net "x", 0 0, v0xfb2a70_0;  alias, 1 drivers
v0xfb1790_0 .net "z", 0 0, L_0xf64cc0;  alias, 1 drivers
E_0xf730f0 .event posedge, v0xfb1490_0, v0xfb1550_0;
L_0xfb4f00 .concat [ 1 31 0 0], v0xfb1610_0, L_0x7f55954f5018;
L_0xfc5070 .cmp/eq 32, L_0xfb4f00, L_0x7f55954f5060;
L_0xfc51e0 .concat [ 1 31 0 0], v0xfb2a70_0, L_0x7f55954f50a8;
L_0xfc5340 .cmp/eq 32, L_0xfc51e0, L_0x7f55954f50f0;
L_0xfc5580 .concat [ 1 31 0 0], v0xfb1610_0, L_0x7f55954f5138;
L_0xfc5710 .cmp/eq 32, L_0xfc5580, L_0x7f55954f5180;
L_0xfc5890 .concat [ 1 31 0 0], v0xfb2a70_0, L_0x7f55954f51c8;
L_0xfc5980 .cmp/eq 32, L_0xfc5890, L_0x7f55954f5210;
S_0xfb18d0 .scope module, "stim1" "stimulus_gen" 3 137, 3 29 0, S_0xf74fa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0xf64040 .functor BUFZ 1, v0xfb2730_0, C4<0>, C4<0>, C4<0>;
v0xfb2590_0 .net "areset", 0 0, L_0xf64040;  alias, 1 drivers
v0xfb2660_0 .net "clk", 0 0, v0xfb4660_0;  alias, 1 drivers
v0xfb2730_0 .var "reset", 0 0;
v0xfb2800_0 .net "tb_match", 0 0, L_0xfc6960;  alias, 1 drivers
v0xfb28a0_0 .var "wavedrom_enable", 0 0;
v0xfb2990_0 .var "wavedrom_title", 511 0;
v0xfb2a70_0 .var "x", 0 0;
E_0xf72bd0/0 .event negedge, v0xfb1550_0;
E_0xf72bd0/1 .event posedge, v0xfb1550_0;
E_0xf72bd0 .event/or E_0xf72bd0/0, E_0xf72bd0/1;
S_0xfb1b70 .scope task, "reset_test" "reset_test" 3 52, 3 52 0, S_0xfb18d0;
 .timescale -12 -12;
v0xfb1dd0_0 .var/2u "arfail", 0 0;
v0xfb1eb0_0 .var "async", 0 0;
v0xfb1f70_0 .var/2u "datafail", 0 0;
v0xfb2010_0 .var/2u "srfail", 0 0;
E_0xf5c9f0 .event posedge, v0xfb1550_0;
E_0xf93500 .event negedge, v0xfb1550_0;
TD_tb.stim1.reset_test ;
    %wait E_0xf5c9f0;
    %wait E_0xf5c9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfb2730_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf5c9f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xf93500;
    %load/vec4 v0xfb2800_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xfb1f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfb2730_0, 0;
    %wait E_0xf5c9f0;
    %load/vec4 v0xfb2800_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xfb1dd0_0, 0, 1;
    %wait E_0xf5c9f0;
    %load/vec4 v0xfb2800_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xfb2010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfb2730_0, 0;
    %load/vec4 v0xfb2010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xfb1dd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xfb1eb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xfb1f70_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xfb1eb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 68 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xfb20d0 .scope task, "wavedrom_start" "wavedrom_start" 3 44, 3 44 0, S_0xfb18d0;
 .timescale -12 -12;
v0xfb22d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xfb23b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 47, 3 47 0, S_0xfb18d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xfb2bb0 .scope module, "top_module1" "top_module" 3 148, 4 1 0, S_0xf74fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0xfb0c60 .param/l "A" 0 4 8, +C4<00000000000000000000000000000000>;
P_0xfb0ca0 .param/l "B" 0 4 9, +C4<00000000000000000000000000000001>;
L_0xf7fb90 .functor AND 1, L_0xfc5e20, v0xfb2a70_0, C4<1>, C4<1>;
L_0xf8f200 .functor AND 1, L_0xfc60a0, L_0xfc61e0, C4<1>, C4<1>;
L_0xfc6320 .functor OR 1, L_0xf7fb90, L_0xf8f200, C4<0>, C4<0>;
v0xfb2f80_0 .net *"_ivl_0", 31 0, L_0xfc5ca0;  1 drivers
v0xfb3060_0 .net *"_ivl_10", 31 0, L_0xfc5f60;  1 drivers
L_0x7f55954f52e8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfb3140_0 .net *"_ivl_13", 29 0, L_0x7f55954f52e8;  1 drivers
L_0x7f55954f5330 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xfb3230_0 .net/2u *"_ivl_14", 31 0, L_0x7f55954f5330;  1 drivers
v0xfb3310_0 .net *"_ivl_16", 0 0, L_0xfc60a0;  1 drivers
v0xfb3420_0 .net *"_ivl_19", 0 0, L_0xfc61e0;  1 drivers
v0xfb34e0_0 .net *"_ivl_21", 0 0, L_0xf8f200;  1 drivers
L_0x7f55954f5258 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfb35a0_0 .net *"_ivl_3", 29 0, L_0x7f55954f5258;  1 drivers
L_0x7f55954f52a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xfb3680_0 .net/2u *"_ivl_4", 31 0, L_0x7f55954f52a0;  1 drivers
v0xfb37f0_0 .net *"_ivl_6", 0 0, L_0xfc5e20;  1 drivers
v0xfb38b0_0 .net *"_ivl_9", 0 0, L_0xf7fb90;  1 drivers
v0xfb3970_0 .net "areset", 0 0, L_0xf64040;  alias, 1 drivers
v0xfb3a10_0 .net "clk", 0 0, v0xfb4660_0;  alias, 1 drivers
v0xfb3b00_0 .var "state", 1 0;
v0xfb3be0_0 .net "x", 0 0, v0xfb2a70_0;  alias, 1 drivers
v0xfb3cd0_0 .net "z", 0 0, L_0xfc6320;  alias, 1 drivers
L_0xfc5ca0 .concat [ 2 30 0 0], v0xfb3b00_0, L_0x7f55954f5258;
L_0xfc5e20 .cmp/eq 32, L_0xfc5ca0, L_0x7f55954f52a0;
L_0xfc5f60 .concat [ 2 30 0 0], v0xfb3b00_0, L_0x7f55954f52e8;
L_0xfc60a0 .cmp/eq 32, L_0xfc5f60, L_0x7f55954f5330;
L_0xfc61e0 .reduce/nor v0xfb2a70_0;
S_0xfb3e10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 156, 3 156 0, S_0xf74fa0;
 .timescale -12 -12;
E_0xf72970 .event anyedge, v0xfb4870_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xfb4870_0;
    %nor/r;
    %assign/vec4 v0xfb4870_0, 0;
    %wait E_0xf72970;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xfb18d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfb2a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfb2730_0, 0;
    %wait E_0xf5c9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfb2730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfb2a70_0, 0;
    %wait E_0xf5c9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfb2a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xfb1eb0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xfb1b70;
    %join;
    %wait E_0xf93500;
    %wait E_0xf5c9f0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xfb2a70_0, 0;
    %assign/vec4 v0xfb2730_0, 0;
    %wait E_0xf5c9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xfb2a70_0, 0;
    %assign/vec4 v0xfb2730_0, 0;
    %wait E_0xf5c9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xfb2a70_0, 0;
    %assign/vec4 v0xfb2730_0, 0;
    %wait E_0xf5c9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xfb2a70_0, 0;
    %assign/vec4 v0xfb2730_0, 0;
    %wait E_0xf5c9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xfb2a70_0, 0;
    %assign/vec4 v0xfb2730_0, 0;
    %wait E_0xf5c9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xfb2a70_0, 0;
    %assign/vec4 v0xfb2730_0, 0;
    %wait E_0xf5c9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xfb2a70_0, 0;
    %assign/vec4 v0xfb2730_0, 0;
    %wait E_0xf5c9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xfb2a70_0, 0;
    %assign/vec4 v0xfb2730_0, 0;
    %wait E_0xf5c9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xfb2a70_0, 0;
    %assign/vec4 v0xfb2730_0, 0;
    %wait E_0xf93500;
    %fork TD_tb.stim1.wavedrom_stop, S_0xfb23b0;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf72bd0;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0xfb2a70_0, 0;
    %assign/vec4 v0xfb2730_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xf7f100;
T_5 ;
    %wait E_0xf730f0;
    %load/vec4 v0xfb1490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xfb1610_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xfb1610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0xfb16d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %assign/vec4 v0xfb1610_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xfb1610_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xfb2bb0;
T_6 ;
    %wait E_0xf730f0;
    %load/vec4 v0xfb3970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xfb3b00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xfb3b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0xfb3be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xfb3b00_0, 0;
T_6.5 ;
    %jmp T_6.4;
T_6.3 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xfb3b00_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xf74fa0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfb4660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfb4870_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0xf74fa0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0xfb4660_0;
    %inv;
    %store/vec4 v0xfb4660_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0xf74fa0;
T_9 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v0xfb2660_0, v0xfb49d0_0, v0xfb4660_0, v0xfb45c0_0, v0xfb4bb0_0, v0xfb4cf0_0, v0xfb4c50_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0xf74fa0;
T_10 ;
    %load/vec4 v0xfb4700_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0xfb4700_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xfb4700_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %load/vec4 v0xfb4700_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfb4700_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 168 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 169 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xfb4700_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfb4700_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0xf74fa0;
T_11 ;
    %wait E_0xf72bd0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfb4700_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfb4700_0, 4, 32;
    %load/vec4 v0xfb4930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0xfb4700_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfb4700_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfb4700_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfb4700_0, 4, 32;
T_11.0 ;
    %load/vec4 v0xfb4cf0_0;
    %load/vec4 v0xfb4cf0_0;
    %load/vec4 v0xfb4c50_0;
    %xor;
    %load/vec4 v0xfb4cf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0xfb4700_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfb4700_0, 4, 32;
T_11.6 ;
    %load/vec4 v0xfb4700_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfb4700_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2014_q5b/ece241_2014_q5b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/machine/ece241_2014_q5b/iter0/response23/top_module.sv";
