
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035081                       # Number of seconds simulated
sim_ticks                                 35081273418                       # Number of ticks simulated
final_tick                               561385323426                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 269665                       # Simulator instruction rate (inst/s)
host_op_rate                                   349496                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2955987                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913116                       # Number of bytes of host memory used
host_seconds                                 11867.87                       # Real time elapsed on the host
sim_insts                                  3200345511                       # Number of instructions simulated
sim_ops                                    4147778312                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       511488                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1866624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1897728                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4281088                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1140992                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1140992                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3996                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14583                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14826                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 33446                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8914                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8914                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58379                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14580086                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54730                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53208559                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        36487                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     54095186                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               122033426                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58379                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54730                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        36487                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             149595                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32524247                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32524247                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32524247                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58379                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14580086                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54730                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53208559                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        36487                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     54095186                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              154557673                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84127755                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31517765                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25713343                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2102451                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13456485                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12440357                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3261199                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92684                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32666266                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171235366                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31517765                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15701556                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37130127                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10967955                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5202126                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15902401                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807052                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83846667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.525549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.334492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46716540     55.72%     55.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3028274      3.61%     59.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4572626      5.45%     64.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3166357      3.78%     68.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2219442      2.65%     71.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2173136      2.59%     73.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1311448      1.56%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2796590      3.34%     78.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17862254     21.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83846667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.374642                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.035421                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33598964                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5430540                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         35451416                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       517852                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8847887                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310047                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          250                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205066681                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1227                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8847887                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35463739                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         489584                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2237070                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34066361                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2742020                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198994712                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       1151709                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       929024                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    279061838                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    926321758                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    926321758                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107071406                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35925                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17152                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8140085                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18247189                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9344160                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       112618                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2962555                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         185524653                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34239                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148238443                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294423                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61795003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    189116071                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           63                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83846667                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.767971                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.915635                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30169123     35.98%     35.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16652991     19.86%     55.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12181681     14.53%     70.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8020302      9.57%     79.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8047955      9.60%     89.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3899325      4.65%     94.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3441021      4.10%     98.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       647539      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       786730      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83846667                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         808309     71.19%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        160071     14.10%     85.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       167071     14.71%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124001424     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1872390      1.26%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14566833      9.83%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7780709      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148238443                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.762063                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1135451                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007660                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381753419                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    247354274                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    144144473                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149373894                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       467186                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7071379                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6357                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          381                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2237137                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8847887                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         252927                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        48565                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    185558898                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       637601                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18247189                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9344160                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17151                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         41225                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          381                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1282636                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1142819                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2425455                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145519326                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13616800                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2719109                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21209792                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20690261                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7592992                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.729742                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144206735                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144144473                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93402955                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265352661                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.713400                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351996                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     62294928                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2119388                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74998780                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.643549                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173120                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28869053     38.49%     38.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21391202     28.52%     67.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8080375     10.77%     77.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4528657      6.04%     83.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3840155      5.12%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1715034      2.29%     91.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1642112      2.19%     93.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1119769      1.49%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3812423      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74998780                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3812423                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256745437                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          379971761                       # The number of ROB writes
system.switch_cpus0.timesIdled                  16920                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 281088                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.841278                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.841278                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.188668                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.188668                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       653560138                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      200491108                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188514532                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84127755                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29915216                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26156827                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1893838                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     14955143                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14382590                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2150082                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        59483                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     35269086                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             166441588                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29915216                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16532672                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34258990                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9298688                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4244589                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17386829                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       752484                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     81166744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.360263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.169709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46907754     57.79%     57.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1697316      2.09%     59.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3101065      3.82%     63.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2914730      3.59%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4798127      5.91%     73.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         4996690      6.16%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1181365      1.46%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          890474      1.10%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14679223     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     81166744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355593                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.978438                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        36381978                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4108988                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33155097                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       132041                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7388635                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3251000                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5458                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186196410                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1369                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7388635                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37907885                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1552423                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       454057                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31747658                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2116082                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     181312941                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        723106                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       855158                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    240720800                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    825243098                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    825243098                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    156674252                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        84046446                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        21362                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10442                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5660301                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     27927817                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6058894                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        99705                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1851489                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         171599722                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        20866                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144870523                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       193358                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     51429406                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    141196088                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     81166744                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784851                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841601                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28194433     34.74%     34.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15168761     18.69%     53.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13087913     16.12%     69.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8079101      9.95%     79.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8474290     10.44%     89.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4972976      6.13%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2201877      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       583813      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       403580      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     81166744                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         569235     66.22%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        183472     21.34%     87.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       106861     12.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    113596901     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1140053      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10424      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     24966202     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5156943      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144870523                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.722030                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             859568                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005933                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    371960715                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    223050441                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140150285                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     145730091                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       353747                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7970142                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          891                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          447                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1481020                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7388635                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         933763                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        61891                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    171620589                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       199904                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     27927817                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6058894                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10442                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32060                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          244                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          447                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1009998                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1113787                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2123785                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142167880                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     23996389                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2702642                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            29025978                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21491510                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5029589                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.689905                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140307388                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140150285                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86095906                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        210027408                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.665922                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409927                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105278603                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    119578110                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     52043092                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        20848                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1898848                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     73778109                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.620780                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.319690                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34003743     46.09%     46.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15612232     21.16%     67.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8742701     11.85%     79.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2958000      4.01%     83.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2832271      3.84%     86.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1173367      1.59%     88.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3158845      4.28%     92.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       918113      1.24%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4378837      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     73778109                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105278603                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     119578110                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              24535543                       # Number of memory references committed
system.switch_cpus1.commit.loads             19957669                       # Number of loads committed
system.switch_cpus1.commit.membars              10424                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18726819                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        104380853                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1615224                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4378837                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           241020474                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          350637284                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31557                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2961011                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105278603                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            119578110                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105278603                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.799096                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.799096                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.251413                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.251413                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       657710529                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      183658928                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      191983874                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         20848                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84127755                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30045576                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24656091                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1952227                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12372353                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11699932                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3055897                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        84065                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30997273                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             164946380                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30045576                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14755829                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35443301                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10453465                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7146109                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         15164231                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       780373                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     82057415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.470290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.329122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46614114     56.81%     56.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3546183      4.32%     61.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3099605      3.78%     64.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3327740      4.06%     68.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2904839      3.54%     72.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1517469      1.85%     74.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          991659      1.21%     75.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2626083      3.20%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17429723     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     82057415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.357142                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.960665                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32617570                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6732331                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33707972                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       535055                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8464486                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4914466                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6265                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     195628195                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        49413                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8464486                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34233460                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3202937                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       888612                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32593757                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2674152                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     189001722                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         7974                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1686974                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       723132                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           40                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    262536425                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    881228143                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    881228143                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    162999978                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        99536442                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32706                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17181                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7043833                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18660358                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9722311                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       235543                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2829231                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         178178708                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32679                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143131846                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       274569                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     59149124                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    180717112                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1647                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     82057415                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.744289                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.910123                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29573880     36.04%     36.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17367654     21.17%     57.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11461491     13.97%     71.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7374640      8.99%     80.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7342944      8.95%     89.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4280266      5.22%     94.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3289939      4.01%     98.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       728258      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       638343      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     82057415                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1050509     69.70%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            37      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        200024     13.27%     82.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       256612     17.03%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117708712     82.24%     82.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1951202      1.36%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15516      0.01%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15248150     10.65%     94.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8208266      5.73%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143131846                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.701363                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1507182                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010530                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    370102858                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    237361521                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139119826                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144639028                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       252707                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6806141                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          426                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1030                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2205416                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          569                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8464486                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2475323                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       157027                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    178211387                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       293442                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18660358                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9722311                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17163                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        112017                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         6601                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1030                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1190467                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1096374                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2286841                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140634451                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14335220                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2497395                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22304965                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19934404                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7969745                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.671677                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139260347                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139119826                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         90743934                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        253517408                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.653673                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.357940                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     96904126                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    118624959                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     59590061                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31032                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1975764                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     73592928                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.611907                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.168976                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29698623     40.36%     40.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19816803     26.93%     67.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8123443     11.04%     78.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4155032      5.65%     83.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3558495      4.84%     88.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1745550      2.37%     91.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1924508      2.62%     93.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       976396      1.33%     95.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3594078      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     73592928                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     96904126                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     118624959                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19371112                       # Number of memory references committed
system.switch_cpus2.commit.loads             11854217                       # Number of loads committed
system.switch_cpus2.commit.membars              15516                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17026144                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        106729237                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2337007                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3594078                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           248213870                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          364902574                       # The number of ROB writes
system.switch_cpus2.timesIdled                  39383                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2070340                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           96904126                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            118624959                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     96904126                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.868155                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.868155                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.151869                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.151869                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       634978038                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190790751                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      183507631                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31032                       # number of misc regfile writes
system.l20.replacements                          4012                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          315524                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14252                       # Sample count of references to valid blocks.
system.l20.avg_refs                         22.138928                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          480.916142                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.789667                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1858.906677                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             2.903149                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7881.484365                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.046964                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001542                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.181534                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000284                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.769676                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        29064                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  29064                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9463                       # number of Writeback hits
system.l20.Writeback_hits::total                 9463                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        29064                       # number of demand (read+write) hits
system.l20.demand_hits::total                   29064                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        29064                       # number of overall hits
system.l20.overall_hits::total                  29064                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3996                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4012                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3996                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4012                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3996                       # number of overall misses
system.l20.overall_misses::total                 4012                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2746253                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    515665439                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      518411692                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2746253                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    515665439                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       518411692                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2746253                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    515665439                       # number of overall miss cycles
system.l20.overall_miss_latency::total      518411692                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        33060                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              33076                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9463                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9463                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        33060                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               33076                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        33060                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              33076                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.120871                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.121296                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.120871                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.121296                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.120871                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.121296                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 171640.812500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 129045.405155                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 129215.277168                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 171640.812500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 129045.405155                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 129215.277168                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 171640.812500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 129045.405155                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 129215.277168                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2593                       # number of writebacks
system.l20.writebacks::total                     2593                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3996                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4012                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3996                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4012                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3996                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4012                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2596956                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    478015760                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    480612716                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2596956                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    478015760                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    480612716                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2596956                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    478015760                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    480612716                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.120871                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.121296                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.120871                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.121296                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.120871                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.121296                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162309.750000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 119623.563564                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 119793.797607                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 162309.750000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 119623.563564                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 119793.797607                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 162309.750000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 119623.563564                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 119793.797607                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         14598                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          189866                       # Total number of references to valid blocks.
system.l21.sampled_refs                         24838                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.644174                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          239.276278                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.452990                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5618.256471                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4375.014261                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023367                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000728                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.548658                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.427247                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        37532                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  37532                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10095                       # number of Writeback hits
system.l21.Writeback_hits::total                10095                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        37532                       # number of demand (read+write) hits
system.l21.demand_hits::total                   37532                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        37532                       # number of overall hits
system.l21.overall_hits::total                  37532                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        14583                       # number of ReadReq misses
system.l21.ReadReq_misses::total                14598                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        14583                       # number of demand (read+write) misses
system.l21.demand_misses::total                 14598                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        14583                       # number of overall misses
system.l21.overall_misses::total                14598                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3131208                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1750126710                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1753257918                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3131208                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1750126710                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1753257918                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3131208                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1750126710                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1753257918                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        52115                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              52130                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10095                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10095                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        52115                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               52130                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        52115                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              52130                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.279823                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.280031                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.279823                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.280031                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.279823                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.280031                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 208747.200000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 120011.431804                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 120102.611180                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 208747.200000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 120011.431804                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 120102.611180                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 208747.200000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 120011.431804                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 120102.611180                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2290                       # number of writebacks
system.l21.writebacks::total                     2290                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        14583                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           14598                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        14583                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            14598                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        14583                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           14598                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2990845                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1612698142                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1615688987                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2990845                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1612698142                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1615688987                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2990845                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1612698142                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1615688987                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.279823                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.280031                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.279823                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.280031                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.279823                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.280031                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 199389.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 110587.543167                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 110678.790725                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 199389.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 110587.543167                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 110678.790725                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 199389.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 110587.543167                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 110678.790725                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14836                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          708409                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27124                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.117424                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           29.850411                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     4.764517                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6043.441466                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6209.943606                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002429                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000388                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.491817                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.505367                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        78934                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  78934                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           17882                       # number of Writeback hits
system.l22.Writeback_hits::total                17882                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        78934                       # number of demand (read+write) hits
system.l22.demand_hits::total                   78934                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        78934                       # number of overall hits
system.l22.overall_hits::total                  78934                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14826                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14836                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14826                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14836                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14826                       # number of overall misses
system.l22.overall_misses::total                14836                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst       977575                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1902412394                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1903389969                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst       977575                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1902412394                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1903389969                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst       977575                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1902412394                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1903389969                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        93760                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              93770                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        17882                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            17882                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        93760                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               93770                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        93760                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              93770                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.158127                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.158217                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.158127                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.158217                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.158127                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.158217                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 97757.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 128315.958047                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 128295.360542                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 97757.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 128315.958047                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 128295.360542                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 97757.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 128315.958047                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 128295.360542                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4031                       # number of writebacks
system.l22.writebacks::total                     4031                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14826                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14836                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14826                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14836                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14826                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14836                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst       883203                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1762897689                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1763780892                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst       883203                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1762897689                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1763780892                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst       883203                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1762897689                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1763780892                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.158127                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.158217                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.158127                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.158217                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.158127                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.158217                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 88320.300000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 118905.820113                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 118885.204368                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 88320.300000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 118905.820113                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 118885.204368                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 88320.300000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 118905.820113                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 118885.204368                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996111                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015910031                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2198939.461039                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996111                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15902379                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15902379                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15902379                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15902379                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15902379                       # number of overall hits
system.cpu0.icache.overall_hits::total       15902379                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           22                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           22                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           22                       # number of overall misses
system.cpu0.icache.overall_misses::total           22                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3448735                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3448735                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3448735                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3448735                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3448735                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3448735                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15902401                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15902401                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15902401                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15902401                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15902401                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15902401                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 156760.681818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 156760.681818                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 156760.681818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 156760.681818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 156760.681818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 156760.681818                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2762790                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2762790                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2762790                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2762790                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2762790                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2762790                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 172674.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 172674.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 172674.375000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 172674.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 172674.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 172674.375000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 33060                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163643064                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33316                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4911.846080                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.415527                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.584473                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903967                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096033                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10362453                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10362453                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17122                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17122                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17435302                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17435302                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17435302                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17435302                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        66555                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        66555                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        66555                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         66555                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        66555                       # number of overall misses
system.cpu0.dcache.overall_misses::total        66555                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2265954875                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2265954875                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2265954875                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2265954875                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2265954875                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2265954875                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10429008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10429008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17501857                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17501857                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17501857                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17501857                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006382                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006382                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003803                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003803                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003803                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003803                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34046.350763                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34046.350763                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34046.350763                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34046.350763                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34046.350763                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34046.350763                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9463                       # number of writebacks
system.cpu0.dcache.writebacks::total             9463                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        33495                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        33495                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        33495                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        33495                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        33495                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        33495                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        33060                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        33060                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33060                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33060                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33060                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33060                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    743795517                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    743795517                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    743795517                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    743795517                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    743795517                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    743795517                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001889                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001889                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22498.351996                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22498.351996                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22498.351996                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22498.351996                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22498.351996                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22498.351996                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.961203                       # Cycle average of tags in use
system.cpu1.icache.total_refs               921975393                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1701061.610701                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.961203                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023976                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868528                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17386811                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17386811                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17386811                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17386811                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17386811                       # number of overall hits
system.cpu1.icache.overall_hits::total       17386811                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4168299                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4168299                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4168299                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4168299                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4168299                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4168299                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17386829                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17386829                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17386829                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17386829                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17386829                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17386829                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 231572.166667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 231572.166667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 231572.166667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 231572.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 231572.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 231572.166667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3146208                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3146208                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3146208                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3146208                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3146208                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3146208                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 209747.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 209747.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 209747.200000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 209747.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 209747.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 209747.200000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52115                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               230035472                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52371                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4392.420844                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   215.068134                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    40.931866                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.840110                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.159890                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     21791676                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21791676                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4557008                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4557008                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10442                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10442                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10424                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10424                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     26348684                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        26348684                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     26348684                       # number of overall hits
system.cpu1.dcache.overall_hits::total       26348684                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       165239                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       165239                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       165239                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        165239                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       165239                       # number of overall misses
system.cpu1.dcache.overall_misses::total       165239                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12258357959                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12258357959                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12258357959                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12258357959                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12258357959                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12258357959                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     21956915                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     21956915                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4557008                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4557008                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10442                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10442                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10424                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10424                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     26513923                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     26513923                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     26513923                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     26513923                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007526                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007526                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006232                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006232                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006232                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006232                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 74185.621790                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74185.621790                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 74185.621790                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 74185.621790                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 74185.621790                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 74185.621790                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10095                       # number of writebacks
system.cpu1.dcache.writebacks::total            10095                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       113124                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       113124                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       113124                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       113124                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       113124                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       113124                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52115                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52115                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52115                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52115                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52115                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52115                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2023628294                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2023628294                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2023628294                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2023628294                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2023628294                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2023628294                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002374                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001966                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001966                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001966                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001966                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 38830.054572                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 38830.054572                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 38830.054572                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38830.054572                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 38830.054572                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38830.054572                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.997848                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008778189                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1834142.161818                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.997848                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.016022                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.881407                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15164217                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15164217                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15164217                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15164217                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15164217                       # number of overall hits
system.cpu2.icache.overall_hits::total       15164217                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.cpu2.icache.overall_misses::total           14                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1236066                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1236066                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1236066                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1236066                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1236066                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1236066                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15164231                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15164231                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15164231                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15164231                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15164231                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15164231                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 88290.428571                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 88290.428571                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 88290.428571                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 88290.428571                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 88290.428571                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 88290.428571                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       987575                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       987575                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       987575                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       987575                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       987575                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       987575                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 98757.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 98757.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 98757.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 98757.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 98757.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 98757.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 93760                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               190272462                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 94016                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2023.830646                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.632202                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.367798                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916532                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083468                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11267101                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11267101                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7485650                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7485650                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16404                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16404                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15516                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15516                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18752751                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18752751                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18752751                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18752751                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       351754                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       351754                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          110                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       351864                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        351864                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       351864                       # number of overall misses
system.cpu2.dcache.overall_misses::total       351864                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13756562503                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13756562503                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      9663477                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      9663477                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13766225980                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13766225980                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13766225980                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13766225980                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11618855                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11618855                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7485760                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7485760                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16404                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16404                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15516                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15516                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19104615                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19104615                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19104615                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19104615                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.030274                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.030274                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000015                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018418                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018418                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018418                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018418                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 39108.474965                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 39108.474965                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 87849.790909                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 87849.790909                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 39123.712514                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39123.712514                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 39123.712514                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39123.712514                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        17882                       # number of writebacks
system.cpu2.dcache.writebacks::total            17882                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       257994                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       257994                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          110                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       258104                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       258104                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       258104                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       258104                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        93760                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        93760                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        93760                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        93760                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        93760                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        93760                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2601662478                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2601662478                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2601662478                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2601662478                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2601662478                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2601662478                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008070                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008070                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004908                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004908                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004908                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004908                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27748.106634                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27748.106634                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27748.106634                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27748.106634                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27748.106634                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27748.106634                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
