# Tiny Tapeout project information
project:
  title:        "Conway's Game of Life on UART and VGA"      # Project title
  author:       "Ciro Cattuto"      # Your name
  discord:      "ccattuto"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "A simulation of Conways' Game of Life visualized to an ANSI terminal over UART and to VGA"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     24000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "4x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2 or 6x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_ccattuto_conway"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"
    - "lfsr_rng.v"
    - "UARTTransmitter.v"
    - "UARTReceiver.v"
    - "hvsync_generator.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "simulation start"
  ui[1]: "simulation randomization"
  ui[2]: ""
  ui[3]: "UART RX"
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: ""
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: "UART TX"
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: "hsync"
  uio[1]: "B[0]"
  uio[2]: "G[0]"
  uio[3]: "R[0]"
  uio[4]: "vsync"
  uio[5]: "B[1]"
  uio[6]: "G[1]"
  uio[7]: "R[1]"

# Do not change!
yaml_version: 6
