TimeQuest Timing Analyzer report for xillydemo
Mon Mar 02 12:50:54 2015
Quartus II 32-bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 13. Slow 1200mV 85C Model Setup: 'clkpll|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'n/a'
 15. Slow 1200mV 85C Model Setup: 'clk_50'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 18. Slow 1200mV 85C Model Hold: 'clkpll|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Hold: 'clk_50'
 21. Slow 1200mV 85C Model Hold: 'n/a'
 22. Slow 1200mV 85C Model Recovery: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 23. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 25. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'clkpll|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'pcie_refclk'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Slow 1200mV 85C Model Metastability Report
 41. Slow 1200mV 0C Model Fmax Summary
 42. Slow 1200mV 0C Model Setup Summary
 43. Slow 1200mV 0C Model Hold Summary
 44. Slow 1200mV 0C Model Recovery Summary
 45. Slow 1200mV 0C Model Removal Summary
 46. Slow 1200mV 0C Model Minimum Pulse Width Summary
 47. Slow 1200mV 0C Model Setup: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 48. Slow 1200mV 0C Model Setup: 'clkpll|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Setup: 'n/a'
 50. Slow 1200mV 0C Model Setup: 'clk_50'
 51. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 52. Slow 1200mV 0C Model Hold: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 53. Slow 1200mV 0C Model Hold: 'clkpll|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 55. Slow 1200mV 0C Model Hold: 'clk_50'
 56. Slow 1200mV 0C Model Hold: 'n/a'
 57. Slow 1200mV 0C Model Recovery: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 58. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 59. Slow 1200mV 0C Model Removal: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 60. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'clkpll|auto_generated|pll1|clk[0]'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'pcie_refclk'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Propagation Delay
 74. Minimum Propagation Delay
 75. Slow 1200mV 0C Model Metastability Report
 76. Fast 1200mV 0C Model Setup Summary
 77. Fast 1200mV 0C Model Hold Summary
 78. Fast 1200mV 0C Model Recovery Summary
 79. Fast 1200mV 0C Model Removal Summary
 80. Fast 1200mV 0C Model Minimum Pulse Width Summary
 81. Fast 1200mV 0C Model Setup: 'clkpll|auto_generated|pll1|clk[0]'
 82. Fast 1200mV 0C Model Setup: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 83. Fast 1200mV 0C Model Setup: 'n/a'
 84. Fast 1200mV 0C Model Setup: 'clk_50'
 85. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 86. Fast 1200mV 0C Model Hold: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 87. Fast 1200mV 0C Model Hold: 'clkpll|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 89. Fast 1200mV 0C Model Hold: 'clk_50'
 90. Fast 1200mV 0C Model Hold: 'n/a'
 91. Fast 1200mV 0C Model Recovery: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 92. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 93. Fast 1200mV 0C Model Removal: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 94. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 95. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'
 96. Fast 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout'
 97. Fast 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout'
 98. Fast 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 99. Fast 1200mV 0C Model Minimum Pulse Width: 'clkpll|auto_generated|pll1|clk[0]'
100. Fast 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'
101. Fast 1200mV 0C Model Minimum Pulse Width: 'pcie_refclk'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
103. Setup Times
104. Hold Times
105. Clock to Output Times
106. Minimum Clock to Output Times
107. Propagation Delay
108. Minimum Propagation Delay
109. Fast 1200mV 0C Model Metastability Report
110. Multicorner Timing Analysis Summary
111. Setup Times
112. Hold Times
113. Clock to Output Times
114. Minimum Clock to Output Times
115. Progagation Delay
116. Minimum Progagation Delay
117. Board Trace Model Assignments
118. Input Transition Times
119. Signal Integrity Metrics (Slow 1200mv 0c Model)
120. Signal Integrity Metrics (Slow 1200mv 85c Model)
121. Signal Integrity Metrics (Fast 1200mv 0c Model)
122. Setup Transfers
123. Hold Transfers
124. Recovery Transfers
125. Removal Transfers
126. Report TCCS
127. Report RSKM
128. Unconstrained Paths
129. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; xillydemo                                                       ;
; Device Family      ; Cyclone IV GX                                                   ;
; Device Name        ; EP4CGX30CF23C7                                                  ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.21        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  11.8%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------+
; SDC File List                                                   ;
+-----------------------------+--------+--------------------------+
; SDC File Path               ; Status ; Read at                  ;
+-----------------------------+--------+--------------------------+
; src/xillydemo.sdc           ; OK     ; Mon Mar 02 12:50:39 2015 ;
; ../pcie_core/pcie_c4_1x.sdc ; OK     ; Mon Mar 02 12:50:40 2015 ;
+-----------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                           ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                               ; Source                                                                                                ; Targets                                                                                                  ;
+------------------------------------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; altera_reserved_tck                                                                                  ; Base      ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                      ;                                                                                                       ; { altera_reserved_tck }                                                                                  ;
; clk_50                                                                                               ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                      ;                                                                                                       ; { clk_50 }                                                                                               ;
; clkpll|auto_generated|pll1|clk[0]                                                                    ; Generated ; 8.000   ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; clk_50                                                                                               ; clkpll|auto_generated|pll1|inclk[0]                                                                   ; { clkpll|auto_generated|pll1|clk[0] }                                                                    ;
; pcie_refclk                                                                                          ; Base      ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                      ;                                                                                                       ; { pcie_refclk }                                                                                          ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0]  ; Generated ; 0.800   ; 1250.0 MHz ; 0.000 ; 0.400  ; 50.00      ; 2         ; 25          ;       ;        ;           ;            ; false    ; pcie_refclk                                                                                          ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0] ; { xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0] }  ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]  ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; pcie_refclk                                                                                          ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0] ; { xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1] }  ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2]  ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 0.800  ; 20.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; pcie_refclk                                                                                          ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0] ; { xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2] }  ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk ; Generated ; 0.800   ; 1250.0 MHz ; 0.000 ; 0.400  ; 50.00      ; 2         ; 25          ;       ;        ;           ;            ; false    ; pcie_refclk                                                                                          ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0] ; { xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk } ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pma0|clockout            ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk  ; { xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pma0|clockout }            ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout        ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout           ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|localrefclk         ; { xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout }        ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout           ; Generated ; 4.000   ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]   ; { xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout }           ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout    ; Generated ; 8.000   ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0        ; { xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout }    ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0       ; Generated ; 8.000   ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout        ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout         ; { xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 }       ;
+------------------------------------------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                ;
+------------+-----------------+---------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------------------------------------------------------+------------------------------------------------+
; 77.42 MHz  ; 77.42 MHz       ; altera_reserved_tck                                                                               ;                                                ;
; 132.63 MHz ; 50.0 MHz        ; clk_50                                                                                            ; limit due to minimum period restriction (tmin) ;
; 134.68 MHz ; 134.68 MHz      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;                                                ;
; 191.83 MHz ; 191.83 MHz      ; clkpll|auto_generated|pll1|clk[0]                                                                 ;                                                ;
+------------+-----------------+---------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                        ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.575  ; 0.000         ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 1.996  ; 0.000         ;
; n/a                                                                                               ; 11.754 ; 0.000         ;
; clk_50                                                                                            ; 12.460 ; 0.000         ;
; altera_reserved_tck                                                                               ; 43.542 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                        ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                             ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.147 ; 0.000         ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 0.294 ; 0.000         ;
; altera_reserved_tck                                                                               ; 0.399 ; 0.000         ;
; clk_50                                                                                            ; 0.399 ; 0.000         ;
; n/a                                                                                               ; 5.002 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                                     ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 2.004  ; 0.000         ;
; altera_reserved_tck                                                                               ; 47.906 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                                     ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                             ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.004 ; 0.000         ;
; altera_reserved_tck                                                                               ; 1.458 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                          ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; clk_50                                                                                            ; 0.000  ; 0.000         ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout     ; 2.000  ; 0.000         ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout        ; 2.000  ; 0.000         ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.594  ; 0.000         ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 3.640  ; 0.000         ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; 3.977  ; 0.000         ;
; pcie_refclk                                                                                       ; 4.826  ; 0.000         ;
; altera_reserved_tck                                                                               ; 49.703 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.575 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~portb_address_reg0 ; current_state.WRITE_ENABLE_FROM_EMPTY                                                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.010      ; 7.433      ;
; 0.575 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~portb_address_reg0 ; current_state.WRITE_ENABLE_FROM_FULL                                                                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.010      ; 7.433      ;
; 0.577 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~portb_address_reg0 ; current_state.WRITE_ENABLE_FROM_FE                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.010      ; 7.431      ;
; 0.588 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 7.306      ;
; 0.589 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 7.305      ;
; 0.589 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 7.305      ;
; 0.590 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 7.304      ;
; 0.625 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[4]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 7.269      ;
; 0.626 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[4]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 7.268      ;
; 0.669 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[5]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 7.225      ;
; 0.670 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[5]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 7.224      ;
; 0.719 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[5]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 7.206      ;
; 0.728 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~portb_address_reg0 ; current_state.WRITE_CONFIG                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.014      ; 7.284      ;
; 0.750 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.358      ; 7.606      ;
; 0.754 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 7.140      ;
; 0.754 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 7.140      ;
; 0.755 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[5]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 7.154      ;
; 0.762 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[5]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 7.163      ;
; 0.778 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 7.155      ;
; 0.778 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 7.155      ;
; 0.778 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[34]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 7.155      ;
; 0.778 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[50]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 7.155      ;
; 0.778 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[66]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 7.155      ;
; 0.778 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_channel[1]                                          ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 7.107      ;
; 0.785 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[5]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 7.124      ;
; 0.793 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 7.117      ;
; 0.795 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 7.138      ;
; 0.795 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 7.138      ;
; 0.795 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[34]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 7.138      ;
; 0.795 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[50]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 7.138      ;
; 0.795 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[66]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 7.138      ;
; 0.797 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_channel[1]                                          ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 7.088      ;
; 0.804 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[15]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 7.102      ;
; 0.805 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[25]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 7.128      ;
; 0.805 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[27]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 7.128      ;
; 0.807 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~portb_address_reg0 ; current_state.WRITE_FULL                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.011      ; 7.202      ;
; 0.817 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~portb_address_reg0 ; current_state.WRITE_ENABLE_FROM_EMPTY                                                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.057      ; 7.238      ;
; 0.817 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~portb_address_reg0 ; current_state.WRITE_ENABLE_FROM_FULL                                                                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.057      ; 7.238      ;
; 0.819 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~portb_address_reg0 ; current_state.WRITE_ENABLE_FROM_FE                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.057      ; 7.236      ;
; 0.819 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 7.098      ;
; 0.820 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[16]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 7.117      ;
; 0.820 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[48]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 7.117      ;
; 0.820 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[32]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 7.117      ;
; 0.821 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRMmFmp[1]                                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVROcWEw[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 7.099      ;
; 0.821 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRMmFmp[1]                                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVROcWEw[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 7.099      ;
; 0.821 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRMmFmp[1]                                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVROcWEw[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 7.099      ;
; 0.821 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[15]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 7.085      ;
; 0.822 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[25]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 7.111      ;
; 0.822 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[27]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 7.111      ;
; 0.823 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRKhyDM[4]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVROcWEw[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 7.093      ;
; 0.823 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRKhyDM[4]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVROcWEw[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 7.093      ;
; 0.823 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRKhyDM[4]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVROcWEw[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 7.093      ;
; 0.829 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~portb_address_reg0 ; current_state.WRITE_COLUMNS                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.014      ; 7.183      ;
; 0.829 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~portb_address_reg0 ; current_state.READ_ROWS                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.014      ; 7.183      ;
; 0.829 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~portb_address_reg0 ; current_state.READ_CONFIG                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.014      ; 7.183      ;
; 0.829 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 7.088      ;
; 0.835 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 7.075      ;
; 0.836 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 7.081      ;
; 0.836 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 7.070      ;
; 0.836 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[35]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 7.070      ;
; 0.836 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[51]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 7.070      ;
; 0.836 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[67]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 7.070      ;
; 0.836 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 7.081      ;
; 0.837 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[16]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 7.100      ;
; 0.837 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[48]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 7.100      ;
; 0.837 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[32]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 7.100      ;
; 0.842 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.358      ; 7.514      ;
; 0.846 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[30]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 7.064      ;
; 0.846 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[46]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 7.064      ;
; 0.846 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 7.071      ;
; 0.849 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 7.045      ;
; 0.853 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 7.064      ;
; 0.853 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 7.053      ;
; 0.853 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[35]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 7.053      ;
; 0.853 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[51]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 7.053      ;
; 0.853 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[67]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 7.053      ;
; 0.859 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRKhyDM[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVROcWEw[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 7.057      ;
; 0.859 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRKhyDM[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVROcWEw[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 7.057      ;
; 0.859 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRKhyDM[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVROcWEw[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.082     ; 7.057      ;
; 0.861 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[24]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.057     ; 7.080      ;
; 0.861 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.057     ; 7.080      ;
; 0.861 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[41]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.057     ; 7.080      ;
; 0.861 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[49]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.057     ; 7.080      ;
; 0.861 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[47]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.057     ; 7.080      ;
; 0.861 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[70]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.057     ; 7.080      ;
; 0.863 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[30]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 7.047      ;
; 0.863 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[46]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 7.047      ;
; 0.863 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 7.070      ;
; 0.863 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 7.070      ;
; 0.863 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[34]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 7.070      ;
; 0.863 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[50]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 7.070      ;
; 0.863 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[66]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 7.070      ;
; 0.866 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[23]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 7.044      ;
; 0.866 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[7]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 7.044      ;
; 0.866 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 7.044      ;
; 0.866 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[55]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 7.044      ;
; 0.866 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[71]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 7.044      ;
; 0.866 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[39]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 7.044      ;
; 0.872 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~portb_address_reg0 ; current_state.READ_ENABLE                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.014      ; 7.140      ;
; 0.875 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.097     ; 7.026      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                      ; Launch Clock                                                                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; 1.996 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                                                                                                  ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|reconfig_togxb_busy_reg[0]                                                        ; clk_50                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; 4.000        ; 2.566      ; 4.518      ;
; 2.787 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 5.127      ;
; 2.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 5.060      ;
; 2.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 5.059      ;
; 2.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 5.013      ;
; 2.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a108~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.199      ; 5.278      ;
; 2.964 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 4.957      ;
; 2.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 4.941      ;
; 2.976 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.940      ;
; 2.977 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.939      ;
; 3.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.913      ;
; 3.020 ; current_state.WRITE_CONFIG                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.843      ; 5.681      ;
; 3.021 ; current_state.WRITE_CONFIG                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.843      ; 5.680      ;
; 3.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 4.882      ;
; 3.035 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.881      ;
; 3.043 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 4.848      ;
; 3.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.863      ;
; 3.054 ; current_state.DATA_TRANSFER                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.847      ; 5.651      ;
; 3.055 ; current_state.DATA_TRANSFER                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.847      ; 5.650      ;
; 3.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.053     ; 4.871      ;
; 3.078 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.838      ;
; 3.102 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 4.819      ;
; 3.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a40~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.201      ; 5.119      ;
; 3.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.795      ;
; 3.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 4.794      ;
; 3.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.780      ;
; 3.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.779      ;
; 3.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a36~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.212      ; 5.111      ;
; 3.152 ; current_state.WRITE_CONFIG                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.832      ; 5.538      ;
; 3.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a34~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.201      ; 5.087      ;
; 3.154 ; current_state.WRITE_CONFIG                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.832      ; 5.536      ;
; 3.162 ; current_state.DATA_TRANSFER                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[113]                                                                                                                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.835      ; 5.531      ;
; 3.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 4.729      ;
; 3.167 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 4.744      ;
; 3.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a42~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.211      ; 5.068      ;
; 3.183 ; current_state.DATA_TRANSFER                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[113]                                                                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.836      ; 5.511      ;
; 3.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 4.739      ;
; 3.186 ; current_state.DATA_TRANSFER                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.836      ; 5.508      ;
; 3.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a24~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.289      ; 5.141      ;
; 3.188 ; current_state.DATA_TRANSFER                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.836      ; 5.506      ;
; 3.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a84~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.290      ; 5.140      ;
; 3.198 ; current_state.WRITE_COLUMNS                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.843      ; 5.503      ;
; 3.199 ; current_state.WRITE_COLUMNS                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.843      ; 5.502      ;
; 3.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 4.720      ;
; 3.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 4.691      ;
; 3.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 4.706      ;
; 3.216 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.700      ;
; 3.216 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 4.695      ;
; 3.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.694      ;
; 3.225 ; current_state.WRITE_ENABLE                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.843      ; 5.476      ;
; 3.226 ; current_state.WRITE_ENABLE                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.843      ; 5.475      ;
; 3.226 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 4.685      ;
; 3.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 4.692      ;
; 3.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 4.673      ;
; 3.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a44~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.248      ; 5.043      ;
; 3.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.672      ;
; 3.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 4.651      ;
; 3.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 4.661      ;
; 3.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.102     ; 4.644      ;
; 3.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a80~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.282      ; 5.065      ;
; 3.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a50~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.200      ; 4.982      ;
; 3.271 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a42~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.214      ; 4.981      ;
; 3.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.641      ;
; 3.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 4.614      ;
; 3.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a18~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.280      ; 5.038      ;
; 3.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a36~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.215      ; 4.973      ;
; 3.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 4.633      ;
; 3.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.081     ; 4.635      ;
; 3.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a34~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.204      ; 4.959      ;
; 3.287 ; current_state.READ_ROWS                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[113]                                                                                                                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.831      ; 5.402      ;
; 3.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.623      ;
; 3.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 4.611      ;
; 3.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 4.598      ;
; 3.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 4.611      ;
; 3.308 ; current_state.READ_ROWS                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[113]                                                                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.832      ; 5.382      ;
; 3.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 4.602      ;
; 3.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a4~porta_address_reg0   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.283      ; 5.010      ;
; 3.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.604      ;
; 3.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 4.601      ;
; 3.318 ; current_state.DATA_TRANSFER                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112]                                                                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.826      ; 5.366      ;
; 3.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 4.593      ;
; 3.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.592      ;
; 3.330 ; current_state.WRITE_COLUMNS                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.832      ; 5.360      ;
; 3.332 ; current_state.WRITE_COLUMNS                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.832      ; 5.358      ;
; 3.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.084     ; 4.579      ;
; 3.336 ; current_state.READ_COLUMNS                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[113]                                                                                                                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.831      ; 5.353      ;
; 3.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.573      ;
; 3.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.107     ; 4.547      ;
; 3.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.572      ;
; 3.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.570      ;
; 3.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 4.572      ;
; 3.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 4.571      ;
; 3.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.564      ;
; 3.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.091     ; 4.552      ;
; 3.357 ; current_state.WRITE_ENABLE                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.832      ; 5.333      ;
; 3.357 ; current_state.READ_COLUMNS                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[113]                                                                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.832      ; 5.333      ;
; 3.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.077     ; 4.563      ;
; 3.359 ; current_state.WRITE_ENABLE                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.832      ; 5.331      ;
; 3.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.082     ; 4.552      ;
; 3.368 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 4.551      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 11.754 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.395     ; 4.851      ;
; 12.328 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                               ; n/a         ; 20.000       ; 0.000      ; 7.672      ;
; 12.328 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                               ; n/a         ; 20.000       ; 0.000      ; 7.672      ;
; 12.328 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                               ; n/a         ; 20.000       ; 0.000      ; 7.672      ;
; 13.171 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.759     ; 2.070      ;
; 13.723 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.770     ; 1.507      ;
; 13.723 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.770     ; 1.507      ;
; 13.778 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.770     ; 1.452      ;
; 13.778 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.770     ; 1.452      ;
; 14.370 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.399     ; 2.231      ;
; 14.385 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.399     ; 2.216      ;
; 14.624 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.399     ; 1.977      ;
; 14.637 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.399     ; 1.964      ;
; 14.659 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.399     ; 1.942      ;
; 14.687 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.399     ; 1.914      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.460 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 7.454      ;
; 12.712 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 7.205      ;
; 12.948 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 6.969      ;
; 13.011 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 6.903      ;
; 13.230 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 6.682      ;
; 13.273 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 6.644      ;
; 13.482 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 6.433      ;
; 13.604 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 6.313      ;
; 13.718 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 6.197      ;
; 13.781 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 6.131      ;
; 13.892 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[0]      ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 6.023      ;
; 13.925 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 5.987      ;
; 13.938 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.979      ;
; 13.948 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 5.966      ;
; 14.043 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 5.872      ;
; 14.112 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.805      ;
; 14.161 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.756      ;
; 14.177 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 5.738      ;
; 14.301 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 3.793      ;
; 14.312 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 3.782      ;
; 14.374 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 5.541      ;
; 14.393 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 3.701      ;
; 14.413 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 5.502      ;
; 14.476 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 5.436      ;
; 14.529 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[11]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.388      ;
; 14.600 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 3.494      ;
; 14.615 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[9]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 5.302      ;
; 14.708 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 5.207      ;
; 14.718 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 5.194      ;
; 14.733 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.082     ; 5.183      ;
; 14.733 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 3.364      ;
; 14.738 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 5.177      ;
; 14.876 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[31]                                               ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 3.218      ;
; 14.882 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 5.033      ;
; 14.931 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 4.984      ;
; 14.993 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[4] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.087     ; 3.104      ;
; 15.017 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.900      ;
; 15.069 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 4.846      ;
; 15.079 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[15]                                               ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 3.015      ;
; 15.091 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.832      ;
; 15.203 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.720      ;
; 15.204 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.719      ;
; 15.239 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.684      ;
; 15.240 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.683      ;
; 15.245 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                          ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 4.665      ;
; 15.250 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                          ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 4.660      ;
; 15.272 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.648      ;
; 15.299 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[11]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 4.616      ;
; 15.304 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.615      ;
; 15.327 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 4.592      ;
; 15.342 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                          ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 4.568      ;
; 15.343 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 4.583      ;
; 15.371 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.552      ;
; 15.372 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.551      ;
; 15.374 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.549      ;
; 15.385 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[9]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 4.530      ;
; 15.403 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 4.512      ;
; 15.413 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 4.499      ;
; 15.425 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[31]                                                      ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.090     ; 2.669      ;
; 15.455 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 4.471      ;
; 15.456 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 4.470      ;
; 15.506 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.414      ;
; 15.538 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 4.379      ;
; 15.549 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                          ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 4.361      ;
; 15.574 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 4.339      ;
; 15.577 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 4.338      ;
; 15.579 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 4.347      ;
; 15.593 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19] ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 4.320      ;
; 15.598 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[19]        ; clk_50       ; clk_50      ; 20.000       ; -0.085     ; 4.315      ;
; 15.623 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                          ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 4.287      ;
; 15.626 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.083     ; 4.289      ;
; 15.628 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 4.282      ;
; 15.629 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 4.297      ;
; 15.630 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 4.296      ;
; 15.632 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 4.294      ;
; 15.642 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.281      ;
; 15.657 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.084     ; 2.443      ;
; 15.667 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 4.243      ;
; 15.691 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 4.235      ;
; 15.692 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 4.234      ;
; 15.720 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.088     ; 4.190      ;
; 15.754 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.169      ;
; 15.755 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.168      ;
; 15.762 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.161      ;
; 15.763 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.160      ;
; 15.765 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.158      ;
; 15.779 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk_50       ; clk_50      ; 20.000       ; -0.082     ; 4.137      ;
; 15.780 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]        ; clk_50       ; clk_50      ; 20.000       ; -0.082     ; 4.136      ;
; 15.792 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 4.134      ;
; 15.793 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 4.133      ;
; 15.821 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                          ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.099      ;
; 15.835 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 4.091      ;
; 15.835 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 4.091      ;
; 15.837 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.086      ;
; 15.862 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 4.064      ;
; 15.863 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 4.063      ;
; 15.865 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 4.061      ;
; 15.889 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 4.037      ;
; 15.904 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 4.022      ;
; 15.922 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]        ; clk_50       ; clk_50      ; 20.000       ; -0.081     ; 3.995      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.047     ; 6.409      ;
; 43.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.051     ; 6.387      ;
; 43.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.051     ; 6.387      ;
; 43.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.033     ; 6.303      ;
; 43.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.051     ; 6.176      ;
; 43.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.047     ; 6.090      ;
; 43.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.054     ; 6.072      ;
; 44.031 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.054     ; 5.913      ;
; 44.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.054     ; 5.635      ;
; 44.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.047     ; 5.310      ;
; 45.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 4.725      ;
; 45.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.047     ; 4.669      ;
; 45.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 4.596      ;
; 45.583 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 4.348      ;
; 45.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.057     ; 4.100      ;
; 46.663 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.066     ; 3.269      ;
; 47.086 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.053     ; 2.859      ;
; 47.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.053     ; 2.818      ;
; 47.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.050     ; 2.813      ;
; 47.226 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.053     ; 2.719      ;
; 47.242 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.052     ; 2.704      ;
; 47.293 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.054     ; 2.651      ;
; 48.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.052     ; 1.943      ;
; 48.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.054     ; 1.412      ;
; 92.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 7.112      ;
; 92.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 7.101      ;
; 92.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 7.099      ;
; 92.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 7.099      ;
; 92.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 7.098      ;
; 92.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 7.097      ;
; 92.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 7.096      ;
; 92.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 7.092      ;
; 92.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 7.088      ;
; 92.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 7.086      ;
; 92.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 7.085      ;
; 92.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 7.084      ;
; 92.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 7.083      ;
; 92.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 7.082      ;
; 92.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 7.079      ;
; 92.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 7.069      ;
; 92.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 7.027      ;
; 92.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 7.019      ;
; 92.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 7.018      ;
; 92.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 7.018      ;
; 92.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 7.016      ;
; 92.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 7.016      ;
; 92.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 7.015      ;
; 92.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 7.008      ;
; 92.895 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a38~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.404     ; 6.699      ;
; 93.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 6.774      ;
; 93.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 6.770      ;
; 93.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 6.768      ;
; 93.076 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 6.767      ;
; 93.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 6.764      ;
; 93.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 6.763      ;
; 93.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 6.762      ;
; 93.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 6.761      ;
; 93.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 6.761      ;
; 93.086 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 6.757      ;
; 93.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 6.755      ;
; 93.089 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 6.754      ;
; 93.092 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 6.751      ;
; 93.093 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 6.750      ;
; 93.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 6.749      ;
; 93.095 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.155     ; 6.748      ;
; 93.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.733      ;
; 93.136 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.732      ;
; 93.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.720      ;
; 93.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.719      ;
; 93.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.676      ;
; 93.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.672      ;
; 93.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.671      ;
; 93.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.670      ;
; 93.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.668      ;
; 93.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.667      ;
; 93.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.666      ;
; 93.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.137     ; 6.665      ;
; 93.221 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a122~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.199      ; 7.016      ;
; 93.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 6.606      ;
; 93.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.143     ; 6.599      ;
; 93.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.617      ;
; 93.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.616      ;
; 93.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a122~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.199      ; 6.955      ;
; 93.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.559      ;
; 93.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.559      ;
; 93.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.559      ;
; 93.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.559      ;
; 93.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.558      ;
; 93.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.557      ;
; 93.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.557      ;
; 93.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.557      ;
; 93.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.557      ;
; 93.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.557      ;
; 93.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.557      ;
; 93.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.556      ;
; 93.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.556      ;
; 93.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.555      ;
; 93.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.546      ;
; 93.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.546      ;
; 93.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 6.546      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                   ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.147 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                                                                               ; clk_50                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 1.504      ; 1.947      ;
; 0.239 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[1]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.455      ; 0.916      ;
; 0.256 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[13]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.930      ;
; 0.318 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_4_data[4]                                                                                               ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~porta_datain_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 0.988      ;
; 0.320 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|sop                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_c4h1:auto_generated|ram_block1a36~porta_datain_reg0 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 0.992      ;
; 0.326 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[9]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 0.994      ;
; 0.332 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[11]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.000      ;
; 0.335 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[16]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.009      ;
; 0.336 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[8]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.004      ;
; 0.338 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[14]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.012      ;
; 0.342 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_highaddr_reg[2]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.442      ; 1.006      ;
; 0.342 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[25]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.010      ;
; 0.344 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[15]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.012      ;
; 0.344 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[24]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.018      ;
; 0.345 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[10]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.013      ;
; 0.349 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[13]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.439      ; 1.010      ;
; 0.349 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[26]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.023      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_4_data[5]                                                                                               ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~porta_datain_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 1.020      ;
; 0.350 ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[7]                                                                                              ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1|ram_block2a18~porta_address_reg0                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.440      ; 1.012      ;
; 0.351 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_highaddr_reg[8]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a36~porta_datain_reg0                                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.441      ; 1.014      ;
; 0.351 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_highaddr_reg[20]                                                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a36~porta_datain_reg0                                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.441      ; 1.014      ;
; 0.352 ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[1]                                                                                              ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.443      ; 1.017      ;
; 0.355 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[9]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.440      ; 1.017      ;
; 0.355 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[3]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.029      ;
; 0.356 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_4_data[7]                                                                                               ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~porta_datain_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 1.026      ;
; 0.357 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_4_data[6]                                                                                               ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~porta_datain_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 1.027      ;
; 0.357 ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[6]                                                                                              ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.443      ; 1.022      ;
; 0.359 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[8]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 1.028      ;
; 0.359 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_highaddr_reg[1]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.442      ; 1.023      ;
; 0.363 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[10]                                                                                             ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 1.032      ;
; 0.363 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufno_reg[5]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.436      ; 1.021      ;
; 0.363 ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[4]                                                                                              ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1|ram_block2a18~porta_address_reg0                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.440      ; 1.025      ;
; 0.366 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[5]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.034      ;
; 0.367 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[6]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 1.036      ;
; 0.367 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[4]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.035      ;
; 0.369 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[7]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.440      ; 1.031      ;
; 0.371 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[6]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.440      ; 1.033      ;
; 0.372 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_highaddr_reg[3]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.442      ; 1.036      ;
; 0.374 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_4_data[2]                                                                                               ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.455      ; 1.051      ;
; 0.375 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_highaddr_reg[15]                                                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a36~porta_datain_reg0                                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.441      ; 1.038      ;
; 0.375 ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[8]                                                                                              ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1|ram_block2a18~porta_address_reg0                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.440      ; 1.037      ;
; 0.381 ; current_state.WRITE_ROWS                                                                                                                                                                      ; current_state.WRITE_ROWS                                                                                                                                                                                                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.102      ; 0.669      ;
; 0.381 ; current_state.WRITE_COLUMNS                                                                                                                                                                   ; current_state.WRITE_COLUMNS                                                                                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.102      ; 0.669      ;
; 0.381 ; current_state.READ_ROWS                                                                                                                                                                       ; current_state.READ_ROWS                                                                                                                                                                                                                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.102      ; 0.669      ;
; 0.381 ; current_state.READ_COLUMNS                                                                                                                                                                    ; current_state.READ_COLUMNS                                                                                                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.102      ; 0.669      ;
; 0.381 ; current_state.WRITE_ENABLE                                                                                                                                                                    ; current_state.WRITE_ENABLE                                                                                                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.102      ; 0.669      ;
; 0.381 ; current_state.WAIT                                                                                                                                                                            ; current_state.WAIT                                                                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.102      ; 0.669      ;
; 0.381 ; current_state.READ_CONFIG                                                                                                                                                                     ; current_state.READ_CONFIG                                                                                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.102      ; 0.669      ;
; 0.381 ; current_state.READ_ENABLE                                                                                                                                                                     ; current_state.READ_ENABLE                                                                                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.102      ; 0.669      ;
; 0.381 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.102      ; 0.669      ;
; 0.381 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.102      ; 0.669      ;
; 0.381 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|insert_tag[0]                                                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|insert_tag[0]                                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.102      ; 0.669      ;
; 0.381 ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[2]                                                                                              ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.443      ; 1.046      ;
; 0.382 ; current_state.WRITE_ENABLE_FROM_EMPTY                                                                                                                                                         ; current_state.WRITE_ENABLE_FROM_EMPTY                                                                                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.382 ; current_state.DATA_TRANSFER                                                                                                                                                                   ; current_state.DATA_TRANSFER                                                                                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.382 ; current_state.WRITE_ENABLE_FROM_FE                                                                                                                                                            ; current_state.WRITE_ENABLE_FROM_FE                                                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.382 ; current_state.WRITE_ENABLE_FROM_FULL                                                                                                                                                          ; current_state.WRITE_ENABLE_FROM_FULL                                                                                                                                                                                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.382 ; current_state.WAIT_FOR_FS                                                                                                                                                                     ; current_state.WAIT_FOR_FS                                                                                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.382 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|done_packet                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|done_packet                                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.382 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[4]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[4]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.382 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[6]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[6]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.382 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[7]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[7]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.382 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[1]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[1]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.382 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.382 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[2]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[2]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 0.669      ;
; 0.383 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[8]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.440      ; 1.045      ;
; 0.385 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_highaddr_reg[0]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.442      ; 1.049      ;
; 0.386 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[3]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.440      ; 1.048      ;
; 0.387 ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[4]                                                                                              ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.443      ; 1.052      ;
; 0.392 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_4_data[0]                                                                                               ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.455      ; 1.069      ;
; 0.393 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[3]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 1.062      ;
; 0.396 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[4]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.440      ; 1.058      ;
; 0.398 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[7]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 1.067      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[2]                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[2]                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[1]                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[1]                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[0]                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[0]                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|had_wren                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|had_wren                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|unitr_5_close_pending                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|unitr_5_close_pending                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|user_w_mem_8_open                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|user_w_mem_8_open                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|unitr_5_insession                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|unitr_5_insession                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|unitr_5_skip                                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|unitr_5_skip                                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|user_w_write_8_open                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|user_w_write_8_open                                                                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_state.100                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_state.100                                                                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_empty                                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_empty                                                                                                                                                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|this_segment[0]                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|this_segment[0]                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|next_segment[0]                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|next_segment[0]                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_state.011                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_state.011                                                                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_finish[0]                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_finish[0]                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_finish[1]                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_finish[1]                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buffer_pending                                                                                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buffer_pending                                                                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|unitr_5_bufdone                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|unitr_5_bufdone                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|user_r_read_8_open                                                                                                  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|user_r_read_8_open                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|a_fefifo_sae:fifo_state|b_full                                                                                                  ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|a_fefifo_sae:fifo_state|b_full                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|unitr_4_bufno[1]                                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|unitr_4_bufno[1]                                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_state.010                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_state.010                                                                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_counter[1]                                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_counter[1]                                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_counter[2]                                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_counter[2]                                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.085      ; 0.669      ;
; 0.399 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|GPIO_LED[0]                                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|GPIO_LED[0]                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRDDVsm                                                                                         ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRDDVsm                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRBUADa                                                                                         ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRBUADa                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 0.669      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                        ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.294 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a44~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.012      ;
; 0.307 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a80~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 0.982      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 0.984      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][121]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a120~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 0.980      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][127]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a126~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 0.984      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][118]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a118~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 0.983      ;
; 0.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][106]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a106~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 0.981      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 0.987      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][77]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a76~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 0.989      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a48~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 0.985      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a82~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 0.988      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 0.989      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a50~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 0.986      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][94]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a94~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 0.986      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a60~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 0.992      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.003      ;
; 0.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 0.995      ;
; 0.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][137]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a136~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 0.991      ;
; 0.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.000      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 0.996      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][134]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a134~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.001      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][139]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a138~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.003      ;
; 0.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.003      ;
; 0.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a48~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.001      ;
; 0.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a88~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.000      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a96~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.001      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][126]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a126~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 0.999      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a52~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.013      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][120]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a120~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.008      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][138]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a138~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.007      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a66~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.009      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.014      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][143]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a142~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.014      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.003      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a82~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.013      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][128]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a128~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.014      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][85]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a84~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.014      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][80]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a80~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.018      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][125]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a124~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.019      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][124]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a124~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.020      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][142]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a142~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.019      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.022      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.002      ;
; 0.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.005      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.020      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a62~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.020      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][95]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a94~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.020      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a90~porta_address_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.014      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.022      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a38~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.021      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.023      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a66~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.024      ;
; 0.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][107]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a106~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.027      ;
; 0.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a128~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 1.025      ;
; 0.368 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.041      ;
; 0.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a58~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.031      ;
; 0.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][105]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a104~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.047      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][75]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a74~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.038      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a58~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.035      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a46~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.046      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.030      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][108]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.043      ;
; 0.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][109]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.044      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.057      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.056      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a38~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.049      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a90~porta_address_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.057      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.065      ;
; 0.398 ; debouncer:d2|button_sample                                                                                                                                                                                                                                                                                                                   ; debouncer:d2|button_sample                                                                                                                                                                                                                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.398 ; debouncer:d2|button_debounced                                                                                                                                                                                                                                                                                                                ; debouncer:d2|button_debounced                                                                                                                                                                                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.669      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.669      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                              ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.059      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.071      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a56~porta_address_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.066      ;
; 0.404 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|fixedclk_div[0]                                                                                                                                                                                   ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|fixedclk_div[0]                                                                                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.674      ;
; 0.407 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a82~porta_address_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.064      ;
; 0.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.682      ;
; 0.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.683      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|regoutff  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.683      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|regoutff ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.683      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|regoutff  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.683      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.683      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.683      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|regoutff ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.683      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|regoutff  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.684      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.684      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.684      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a70~porta_address_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.068      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|regoutff  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.684      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|regoutff ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.684      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|regoutff ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.684      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|regoutff ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.685      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|regoutff  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.685      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|regoutff ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.684      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|regoutff  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.686      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|regoutff ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.685      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.674      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.674      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.674      ;
; 0.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.688      ;
; 0.421 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.689      ;
; 0.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.691      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.691      ;
; 0.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.691      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.691      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.691      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.691      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.691      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.692      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.692      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.691      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.691      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.691      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.692      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.692      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.692      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.692      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.692      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.693      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.692      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.692      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.692      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.692      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.692      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.691      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[140]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.692      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.692      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.692      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.694      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.694      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.692      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.692      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.692      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.692      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.692      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.692      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.692      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.692      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.693      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.693      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.693      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.693      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.693      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.695      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.695      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.694      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.693      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                              ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                                  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                                  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                              ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                               ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                                                               ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                                                                 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                                                                 ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                                                                  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                                                                  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                              ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                              ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.399 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                                                                            ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                                                                            ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.669      ;
; 0.404 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.674      ;
; 0.421 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[11]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.691      ;
; 0.422 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.691      ;
; 0.422 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[5]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[6]                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.692      ;
; 0.422 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[16]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[17]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.692      ;
; 0.423 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ                                                                  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.693      ;
; 0.423 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.692      ;
; 0.423 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[3]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[4]                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.693      ;
; 0.423 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[6]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[7]                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.693      ;
; 0.423 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.693      ;
; 0.423 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.693      ;
; 0.423 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                                  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.693      ;
; 0.424 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[0]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.693      ;
; 0.424 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[7]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[8]                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.694      ;
; 0.424 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[15]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.694      ;
; 0.424 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[15]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[16]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.694      ;
; 0.424 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.694      ;
; 0.425 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.695      ;
; 0.427 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.697      ;
; 0.427 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                              ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.697      ;
; 0.430 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                                  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.700      ;
; 0.431 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_WAIT                                                                     ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.701      ;
; 0.441 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.711      ;
; 0.444 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.714      ;
; 0.444 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[6]                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.714      ;
; 0.444 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[10]                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.713      ;
; 0.444 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[15]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[7]                                                                     ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.714      ;
; 0.445 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[3]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.715      ;
; 0.445 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[7]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[8]                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.714      ;
; 0.445 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[2]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[2]                                                                     ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.715      ;
; 0.447 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[8]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.716      ;
; 0.449 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[13]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[5]                                                                     ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.719      ;
; 0.450 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[1]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[1]                                                                     ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.720      ;
; 0.451 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[0]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[1]                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.721      ;
; 0.451 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.721      ;
; 0.451 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.721      ;
; 0.452 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[1]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[2]                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.722      ;
; 0.452 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[0]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[0]                                                                     ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.722      ;
; 0.453 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.TEST_INPUT                                                                  ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.723      ;
; 0.453 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[1]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.723      ;
; 0.454 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[13]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[14]                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.724      ;
; 0.465 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.734      ;
; 0.468 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                                                                           ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.737      ;
; 0.505 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[3]                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.775      ;
; 0.550 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.820      ;
; 0.551 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_RD                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.821      ;
; 0.551 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[27]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[28]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.820      ;
; 0.551 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[22]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.821      ;
; 0.552 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.821      ;
; 0.552 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.822      ;
; 0.552 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.821      ;
; 0.552 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[2]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.821      ;
; 0.552 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[5]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.821      ;
; 0.552 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[7]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.821      ;
; 0.553 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[14]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.822      ;
; 0.553 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[10]                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[10]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.822      ;
; 0.553 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[14]                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[14]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.822      ;
; 0.553 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[29]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[30]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.822      ;
; 0.554 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[11]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.823      ;
; 0.554 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.823      ;
; 0.554 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[1]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.823      ;
; 0.554 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[13]                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[13]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.823      ;
; 0.554 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.824      ;
; 0.554 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[9]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.823      ;
; 0.556 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.826      ;
; 0.556 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.825      ;
; 0.556 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[0]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[1]                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.825      ;
; 0.574 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[9]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[10]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.844      ;
; 0.576 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[2]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[3]                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.846      ;
; 0.580 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[8]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[9]                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.850      ;
; 0.586 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[4]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[5]                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.084      ; 0.856      ;
; 0.593 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.862      ;
; 0.597 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                                                                           ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_RD                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.866      ;
; 0.609 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[9]                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.878      ;
; 0.615 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[10]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[10]                                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.884      ;
; 0.615 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[15]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[15]                                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.083      ; 0.884      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 5.002 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 0.000        ; -3.270     ; 1.732      ;
; 5.012 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 0.000        ; -3.270     ; 1.742      ;
; 5.046 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 0.000        ; -3.270     ; 1.776      ;
; 5.108 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 0.000        ; -3.270     ; 1.838      ;
; 5.309 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 0.000        ; -3.270     ; 2.039      ;
; 5.314 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 0.000        ; -3.270     ; 2.044      ;
; 5.948 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.547     ; 1.401      ;
; 5.948 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.547     ; 1.401      ;
; 6.001 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.547     ; 1.454      ;
; 6.001 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.547     ; 1.454      ;
; 6.514 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.536     ; 1.978      ;
; 6.802 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                               ; n/a         ; 0.000        ; 0.000      ; 6.802      ;
; 6.802 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                               ; n/a         ; 0.000        ; 0.000      ; 6.802      ;
; 6.802 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                               ; n/a         ; 0.000        ; 0.000      ; 6.802      ;
; 7.785 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50                                                                                            ; n/a         ; 0.000        ; -3.266     ; 4.519      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                               ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[10]                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 5.854      ;
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[7]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 5.853      ;
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRmIEDV ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 5.849      ;
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRgrPOX ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 5.849      ;
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRxHeiW                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 5.854      ;
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRxCrFk                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 5.854      ;
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRehbgg[0]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.146     ; 5.848      ;
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRehbgg[1]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.146     ; 5.848      ;
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRscfdN|SVRehbgg[0]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.146     ; 5.848      ;
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRscfdN|SVRehbgg[1]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.146     ; 5.848      ;
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRSkNwM                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.146     ; 5.848      ;
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRWFSdJ[0]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 5.854      ;
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRWFSdJ[1]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 5.854      ;
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRfAYpj          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.146     ; 5.848      ;
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRscfdN|SVRfAYpj          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.146     ; 5.848      ;
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRuzTwK[0]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 5.854      ;
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRuzTwK[1]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 5.854      ;
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRpqIsy                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 5.853      ;
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|svr_fs                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 5.853      ;
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRwHvHE                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 5.853      ;
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRvCZDB                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 5.853      ;
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[10]                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 5.858      ;
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[13]                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.141     ; 5.853      ;
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[7]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 5.858      ;
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[3]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 5.858      ;
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[1]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 5.858      ;
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[0]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 5.858      ;
; 2.004 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[24]                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 5.858      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[5]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.153     ; 5.840      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[6]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.153     ; 5.840      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[4]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.153     ; 5.840      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[3]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.153     ; 5.840      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[1]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.153     ; 5.840      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[2]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.153     ; 5.840      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[0]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.153     ; 5.840      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[0]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.144     ; 5.849      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[1]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.144     ; 5.849      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[2]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.144     ; 5.849      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[3]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.144     ; 5.849      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[4]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.144     ; 5.849      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[5]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.144     ; 5.849      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[7]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.144     ; 5.849      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRjezKG[0]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 5.853      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRjezKG[1]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 5.853      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRjezKG[2]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 5.853      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRghRLy ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 5.853      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRDDVsm ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 5.853      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRcPbhb ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 5.853      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRBUADa ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 5.853      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRzqjhR ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 5.853      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRYWdnY                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 5.853      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[6]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.144     ; 5.849      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRPBQMp ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 5.853      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRcogji          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 5.853      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRLxvHB[0]                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 5.853      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRghRLy ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.144     ; 5.849      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[1]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 5.850      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[2]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 5.850      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[3]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 5.850      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[4]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 5.850      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[5]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 5.850      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[6]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 5.850      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[7]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 5.850      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[0]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.143     ; 5.850      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRYWdnY                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.144     ; 5.849      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRnaZWU          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.140     ; 5.853      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[0]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.148     ; 5.845      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRkwqfq[0]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.148     ; 5.845      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRLvATy[8]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.146     ; 5.847      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[6]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.148     ; 5.845      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRkwqfq[6]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.148     ; 5.845      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRLvATy[14]                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.146     ; 5.847      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[2]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.148     ; 5.845      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRscfdN|SVRuSGkG[2]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 5.848      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRkwqfq[2]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.148     ; 5.845      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRLvATy[10]                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.146     ; 5.847      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRLvATy[6]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 5.848      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRLvATy[1]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 5.848      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[4]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.148     ; 5.845      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRscfdN|SVRuSGkG[4]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 5.848      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRkwqfq[4]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.147     ; 5.846      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRLvATy[12]                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.146     ; 5.847      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRLvATy[0]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 5.848      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRscfdN|SVRuSGkG[3]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 5.848      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRLvATy[3]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 5.848      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRLvATy[4]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 5.848      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRscfdN|SVRuSGkG[5]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 5.848      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRLvATy[5]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 5.848      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRscfdN|SVRuSGkG[7]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 5.848      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRLvATy[7]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 5.848      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[1]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.148     ; 5.845      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRkwqfq[1]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.147     ; 5.846      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRLvATy[9]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.147     ; 5.846      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[1]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 5.869      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[5]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.148     ; 5.845      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRkwqfq[5]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.148     ; 5.845      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRLvATy[13]                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.147     ; 5.846      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRLvATy[2]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 5.848      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRuSGkG[3]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.148     ; 5.845      ;
; 2.005 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRnssvS:SVRCDadd|SVRkwqfq[3]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.148     ; 5.845      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.038     ; 2.054      ;
; 95.263 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 4.597      ;
; 95.263 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.138     ; 4.597      ;
; 95.263 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 4.601      ;
; 95.263 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.134     ; 4.601      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 4.585      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 4.585      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 4.585      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 4.585      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 4.585      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 4.585      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 4.585      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 4.585      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 4.585      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 4.585      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 4.585      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 4.585      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 4.585      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 4.585      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 4.585      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.146     ; 4.585      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[316] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.669      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.669      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.669      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.669      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.669      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.669      ;
; 95.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.669      ;
; 95.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.665      ;
; 95.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.665      ;
; 95.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.665      ;
; 95.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.665      ;
; 95.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.665      ;
; 95.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.665      ;
; 95.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.665      ;
; 95.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.666      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[385] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.642      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[384] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.642      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[383] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.642      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[382] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.642      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[381] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.642      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[380] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.642      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[379] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.642      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[378] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.642      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[377] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.642      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[376] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.642      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[375] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.642      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[374] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.642      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.654      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.654      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.654      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.654      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.654      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.654      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.654      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.654      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.654      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.654      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.663      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.663      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.663      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.663      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.663      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.656      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.656      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.656      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.656      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.656      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.656      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.664      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.664      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.664      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.664      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.664      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.664      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.664      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.663      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.663      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.663      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.663      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.663      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.663      ;
; 95.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.663      ;
; 95.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.662      ;
; 95.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.662      ;
; 95.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.662      ;
; 95.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.662      ;
; 95.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.662      ;
; 95.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.662      ;
; 95.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.662      ;
; 95.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.659      ;
; 95.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.659      ;
; 95.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.659      ;
; 95.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.659      ;
; 95.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.659      ;
; 95.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.662      ;
; 95.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.662      ;
; 95.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.662      ;
; 95.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.662      ;
; 95.276 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.662      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                                     ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.004 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[0]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.274      ;
; 1.004 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[2]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.274      ;
; 1.004 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[3]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.274      ;
; 1.004 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[1]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.274      ;
; 1.004 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[4]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.274      ;
; 1.004 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dlup_exit_r                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.274      ;
; 1.004 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|hotrst_exit_r                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.274      ;
; 1.004 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|l2_exit_r                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.274      ;
; 1.004 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|exits_r                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 1.274      ;
; 1.434 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.709      ;
; 1.441 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[0]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.716      ;
; 1.441 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[1]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.716      ;
; 1.441 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[2]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.716      ;
; 1.441 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[3]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.716      ;
; 1.441 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[4]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.716      ;
; 1.441 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[5]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.716      ;
; 1.441 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[6]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.716      ;
; 1.441 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[7]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.716      ;
; 1.441 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[8]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.716      ;
; 1.441 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[9]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.716      ;
; 1.441 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[10]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.716      ;
; 1.441 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst0                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 1.716      ;
; 1.728 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 2.008      ;
; 1.728 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 2.008      ;
; 1.728 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 2.008      ;
; 1.728 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 2.008      ;
; 1.728 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 2.008      ;
; 1.728 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 2.008      ;
; 1.728 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 2.008      ;
; 1.728 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 2.008      ;
; 1.728 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 2.008      ;
; 1.728 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 2.008      ;
; 1.728 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 2.008      ;
; 1.749 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.032      ;
; 1.749 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.032      ;
; 1.749 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.032      ;
; 1.749 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.032      ;
; 1.749 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.032      ;
; 1.749 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.032      ;
; 1.749 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 2.032      ;
; 1.778 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 2.059      ;
; 1.778 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 2.059      ;
; 1.778 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 2.059      ;
; 1.778 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 2.059      ;
; 1.778 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 2.059      ;
; 1.778 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 2.059      ;
; 1.778 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 2.059      ;
; 1.778 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 2.059      ;
; 1.778 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 2.059      ;
; 1.778 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 2.059      ;
; 1.778 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 2.059      ;
; 1.778 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 2.059      ;
; 1.778 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_stable         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 2.059      ;
; 1.987 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 2.272      ;
; 1.987 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 2.272      ;
; 1.987 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 2.272      ;
; 1.987 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 2.272      ;
; 1.987 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 2.272      ;
; 2.005 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 2.289      ;
; 2.021 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 2.308      ;
; 2.021 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 2.308      ;
; 2.021 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 2.308      ;
; 2.021 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 2.308      ;
; 2.021 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 2.308      ;
; 2.021 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 2.308      ;
; 2.021 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 2.308      ;
; 2.021 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 2.308      ;
; 2.021 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 2.308      ;
; 2.035 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 2.322      ;
; 2.035 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 2.322      ;
; 2.035 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 2.322      ;
; 2.035 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 2.322      ;
; 2.035 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.101      ; 2.322      ;
; 2.345 ; debouncer:d2|button_debounced                                               ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[0]                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; -1.281     ; 1.410      ;
; 2.345 ; debouncer:d2|button_debounced                                               ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; -1.281     ; 1.410      ;
; 4.739 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRlxgLT[0]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.491      ; 5.416      ;
; 4.739 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRlxgLT[1]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.491      ; 5.416      ;
; 4.739 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.490      ; 5.415      ;
; 4.739 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.490      ; 5.415      ;
; 4.739 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.490      ; 5.415      ;
; 4.739 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.490      ; 5.415      ;
; 4.739 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.490      ; 5.415      ;
; 4.739 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.490      ; 5.415      ;
; 4.739 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.490      ; 5.415      ;
; 4.739 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.490      ; 5.415      ;
; 4.739 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.490      ; 5.415      ;
; 4.739 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.490      ; 5.415      ;
; 5.156 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[2][7]            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 5.421      ;
; 5.156 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[2][15]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 5.421      ;
; 5.156 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[0]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 5.421      ;
; 5.156 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRBaLYP[0]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 5.421      ;
; 5.156 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[3][0]            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 5.421      ;
; 5.156 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[8]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 5.421      ;
; 5.156 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRBaLYP[8]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 5.421      ;
; 5.156 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[2][8]            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 5.421      ;
; 5.156 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[2][0]            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 5.421      ;
; 5.156 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[3][8]            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 5.421      ;
; 5.156 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRBaLYP[9]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 5.421      ;
; 5.156 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRBaLYP[9]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 5.421      ;
; 5.156 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRGyaPY[3][9]            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 5.421      ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.740      ;
; 1.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.740      ;
; 1.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.740      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 1.742      ;
; 1.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.748      ;
; 1.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.786      ;
; 1.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.786      ;
; 1.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.786      ;
; 1.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.786      ;
; 1.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.786      ;
; 1.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.786      ;
; 1.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.786      ;
; 1.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.786      ;
; 1.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.786      ;
; 1.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.786      ;
; 1.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.786      ;
; 1.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.786      ;
; 1.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.953      ;
; 1.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.953      ;
; 1.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.953      ;
; 1.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.953      ;
; 1.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.953      ;
; 1.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.953      ;
; 1.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 1.953      ;
; 1.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 1.990      ;
; 1.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.020      ;
; 1.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.020      ;
; 1.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.020      ;
; 1.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.020      ;
; 1.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.020      ;
; 1.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.020      ;
; 1.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.020      ;
; 1.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.020      ;
; 1.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.020      ;
; 1.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.020      ;
; 2.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.287      ;
; 2.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.287      ;
; 2.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.287      ;
; 2.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.287      ;
; 2.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.287      ;
; 2.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.287      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[385] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 4.436      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[384] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 4.436      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[383] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 4.436      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[382] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 4.436      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[381] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 4.436      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[380] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 4.436      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[379] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 4.436      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[378] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 4.436      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[377] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 4.436      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[376] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 4.436      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[375] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 4.436      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[374] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 4.436      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[316] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.166      ; 4.462      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.166      ; 4.462      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.166      ; 4.462      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.166      ; 4.462      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.166      ; 4.462      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.166      ; 4.462      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.166      ; 4.462      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.162      ; 4.458      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.162      ; 4.458      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.162      ; 4.458      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.162      ; 4.458      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.162      ; 4.458      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.161      ; 4.457      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.161      ; 4.457      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.161      ; 4.457      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.161      ; 4.457      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.161      ; 4.457      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.161      ; 4.457      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.161      ; 4.457      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.158      ; 4.454      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.158      ; 4.454      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.158      ; 4.454      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.158      ; 4.454      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.158      ; 4.454      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.154      ; 4.450      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.154      ; 4.450      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.154      ; 4.450      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.154      ; 4.450      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.154      ; 4.450      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.154      ; 4.450      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.163      ; 4.459      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.163      ; 4.459      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.163      ; 4.459      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.163      ; 4.459      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.163      ; 4.459      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.163      ; 4.459      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.163      ; 4.459      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.163      ; 4.459      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.162      ; 4.458      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.162      ; 4.458      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.162      ; 4.458      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.162      ; 4.458      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.162      ; 4.458      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.162      ; 4.458      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.162      ; 4.458      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.162      ; 4.458      ;
; 4.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.162      ; 4.458      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000 ; 20.000       ; 20.000         ; Min Period       ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ;
; 0.000 ; 20.000       ; 20.000         ; Min Period       ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                          ;
; 0.993 ; 9.993        ; 9.000          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ;
; 0.993 ; 9.993        ; 9.000          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                          ;
; 1.004 ; 10.004       ; 9.000          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ;
; 1.004 ; 10.004       ; 9.000          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                          ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[10]        ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[11]        ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]        ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[15]        ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[16]        ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[17]        ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]        ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[22]        ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]        ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[2]         ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[3]         ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[4]         ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[5]         ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[6]         ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[7]         ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[8]         ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[9]         ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[3]      ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]      ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]      ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[6]      ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]  ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22] ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ;
; 9.746 ; 9.966        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                          ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[0]                          ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[1]                          ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[2]                          ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[3]                          ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[4]                          ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[5]                          ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[6]                          ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[7]                          ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                           ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[0]                       ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[1]                       ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[2]                       ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[3]                       ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[4]                       ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[5]                       ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[6]                       ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[7]                       ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                 ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                    ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                   ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                     ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.TEST_INPUT                    ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                           ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[0]      ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[10]     ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[11]     ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[12]     ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[13]     ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[14]     ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[15]     ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[1]      ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[2]      ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[7]      ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[8]      ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]      ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[0]  ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]  ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[1]           ;
; 9.747 ; 9.967        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]           ;
; 9.748 ; 9.968        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                ;
; 9.748 ; 9.968        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[11]                                                ;
; 9.748 ; 9.968        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                 ;
; 9.748 ; 9.968        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                 ;
; 9.748 ; 9.968        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                 ;
; 9.748 ; 9.968        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                          ;
; 9.748 ; 9.968        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                ;
; 9.748 ; 9.968        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[0]                        ;
; 9.748 ; 9.968        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[1]                        ;
; 9.748 ; 9.968        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[2]                        ;
; 9.748 ; 9.968        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[3]                        ;
; 9.748 ; 9.968        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                        ;
; 9.748 ; 9.968        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[0]                          ;
; 9.748 ; 9.968        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[1]                          ;
; 9.748 ; 9.968        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[2]                          ;
; 9.748 ; 9.968        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[3]                          ;
; 9.748 ; 9.968        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[9]                          ;
; 9.748 ; 9.968        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[0]                          ;
; 9.748 ; 9.968        ; 0.220          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[10]                         ;
+-------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout'                                                                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                         ; Clock Edge ; Target                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout'                                                                                                                            ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                      ; Clock Edge ; Target                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|localrefclk ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|localrefclk ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                             ; Clock Edge ; Target                                                                                                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.594 ; 3.814        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|GPIO_LED[1]                                                                        ;
; 3.594 ; 3.814        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|wr_busy_cnt[10]                                                                    ;
; 3.594 ; 3.814        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|wr_busy_cnt[11]                                                                    ;
; 3.594 ; 3.814        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|wr_busy_cnt[12]                                                                    ;
; 3.594 ; 3.814        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|wr_busy_cnt[13]                                                                    ;
; 3.594 ; 3.814        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|wr_busy_cnt[14]                                                                    ;
; 3.594 ; 3.814        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|wr_busy_cnt[15]                                                                    ;
; 3.594 ; 3.814        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|wr_busy_cnt[16]                                                                    ;
; 3.594 ; 3.814        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|wr_busy_cnt[17]                                                                    ;
; 3.594 ; 3.814        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|wr_busy_cnt[18]                                                                    ;
; 3.594 ; 3.814        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|wr_busy_cnt[19]                                                                    ;
; 3.594 ; 3.814        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|completion_credits_init                                      ;
; 3.594 ; 3.814        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|wakeup_count[0]                                              ;
; 3.594 ; 3.814        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|wakeup_count[1]                                              ;
; 3.594 ; 3.814        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|wakeup_count[2]                                              ;
; 3.594 ; 3.814        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_bufaddr[52]                                                ;
; 3.594 ; 3.814        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_bufaddr[60]                                                ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; read_flag[1]                                                                                                                                           ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|a_fefifo_t7e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[0]                          ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|a_fefifo_t7e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[1]                          ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|a_fefifo_t7e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[2]                          ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|a_fefifo_t7e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[3]                          ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|a_fefifo_t7e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[4]                          ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|a_fefifo_t7e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[5]                          ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|a_fefifo_t7e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[6]                          ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|a_fefifo_t7e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[7]                          ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|a_fefifo_t7e:fifo_state|cntr_as7:count_usedw|counter_reg_bit[8]                          ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[0]                                                                                                              ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                                                                                              ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; write_flag[0]                                                                                                                                          ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; write_flag[1]                                                                                                                                          ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                                                                   ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                                                                  ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                                                                  ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                                                                  ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                                                                  ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                                                                  ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                                                                  ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                                                                  ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                                                                  ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                                                                  ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                                                                  ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                                                                   ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                                                                   ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                                                                   ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                                                                   ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                                                                   ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                                                                   ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                                                                   ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                                                                   ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|idt:idt_ins|idt_data[0]                                                                          ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|idt:idt_ins|idt_data[1]                                                                          ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|idt:idt_ins|idt_data[2]                                                                          ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|idt:idt_ins|idt_data[4]                                                                          ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|idt:idt_ins|idt_data[5]                                                                          ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|idt:idt_ins|idt_data[6]                                                                          ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|idt:idt_ins|idt_data[7]                                                                          ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_readidx[1]                                                             ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_readidx_real[1]                                                        ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|header0[4]                           ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|header0[9]                           ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|header2[20]                          ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|header2[8]                           ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|header3[20]                          ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|header3[8]                           ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|empty ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[0]                                                  ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[2]                                                  ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[4]                                                  ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[5]                                                  ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[6]                                                  ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|recvbuf_data[7]                                                  ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~21                                                 ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~22                                                 ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~23                                                 ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~31                                                 ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~32                                                 ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~33                                                 ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~64                                              ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~69                                              ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~94                                              ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~95                                              ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~97                                              ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~99                                              ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_format~4                                                   ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_format~6                                                   ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|dma_address_rtl_0_bypass[24]                                     ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_bufaddr[2]                                                 ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_bufaddr[3]                                                 ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_bufaddr[4]                                                 ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_bufaddr[5]                                                 ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_bufaddr[7]                                                 ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_start_DWoffset[0]                                          ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_start_DWoffset[1]                                          ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_start_DWoffset[2]                                          ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_start_DWoffset[3]                                          ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_start_DWoffset[7]                                          ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[20]                                                 ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[39]                                                 ;
; 3.595 ; 3.815        ; 0.220          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[40]                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.640 ; 3.860        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[119]                                                                                                                                                                                                                                                                                            ;
; 3.640 ; 3.860        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[92]                                                                                                                                                                                                                                                                                             ;
; 3.640 ; 3.860        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][119]                                                                                                                                                                                                       ;
; 3.640 ; 3.860        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][92]                                                                                                                                                                                                        ;
; 3.640 ; 3.860        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][119]                                                                                                                                                                                                       ;
; 3.640 ; 3.860        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][119]                                                                                                                                                                                                       ;
; 3.640 ; 3.860        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][119]                                                                                                                                                                                                       ;
; 3.641 ; 3.861        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55]                                                                                                                                                                                                                                                                                          ;
; 3.641 ; 3.861        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                                                                                                                                                                                                                                                          ;
; 3.641 ; 3.861        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff    ;
; 3.641 ; 3.861        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff  ;
; 3.641 ; 3.861        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff    ;
; 3.641 ; 3.861        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff  ;
; 3.641 ; 3.861        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff    ;
; 3.641 ; 3.861        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff  ;
; 3.641 ; 3.861        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff    ;
; 3.641 ; 3.861        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff  ;
; 3.641 ; 3.861        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff    ;
; 3.641 ; 3.861        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff  ;
; 3.641 ; 3.861        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff    ;
; 3.641 ; 3.861        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff  ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[111]                                                                                                                                                                                                                                                                                            ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                                                                                                                                                                                                             ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                                                                                                                                             ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]                                                                                                                                                                                                                                                                                             ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[125]                                                                                                                                                                                                                                                                                         ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[126]                                                                                                                                                                                                                                                                                         ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[127]                                                                                                                                                                                                                                                                                         ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[128]                                                                                                                                                                                                                                                                                         ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                                                                                                                                          ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                                                                          ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                                                          ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                                                                                                                                          ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                                                                                                                                          ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                                                                                                                                          ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                                                                                                                                          ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                                                                                          ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                                                                          ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]                                                                                                                                                                                                                                                                                          ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57]                                                                                                                                                                                                                                                                                          ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[60]                                                                                                                                                                                                                                                                                          ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[62]                                                                                                                                                                                                                                                                                          ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63]                                                                                                                                                                                                                                                                                          ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                                                                                                                                        ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                                                                                        ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                                                                                                                                        ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][104]                                                                                                                                                                                                       ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                                                                                                                                        ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][104]                                                                                                                                                                                                       ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                                                                                                                        ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|holdff   ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|regoutff ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|holdff   ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|regoutff ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|holdff   ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|regoutff ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|holdff   ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|regoutff ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff    ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff  ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff    ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff  ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff    ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff  ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff    ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff  ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff    ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff  ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff    ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff  ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff    ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff  ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff    ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff  ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff    ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff  ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff    ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff  ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff    ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|regoutff  ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff    ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|regoutff  ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff    ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|regoutff  ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff    ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff  ;
; 3.642 ; 3.862        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|fixedclk_div[0]                                                                                                                                                                                     ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|button_debounced                                                                                                                                                                                                                                                                                                                  ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|button_sample                                                                                                                                                                                                                                                                                                                     ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[0]                                                                                                                                                                                                                                                                                                                          ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[10]                                                                                                                                                                                                                                                                                                                         ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[11]                                                                                                                                                                                                                                                                                                                         ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[12]                                                                                                                                                                                                                                                                                                                         ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[13]                                                                                                                                                                                                                                                                                                                         ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[14]                                                                                                                                                                                                                                                                                                                         ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[15]                                                                                                                                                                                                                                                                                                                         ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[16]                                                                                                                                                                                                                                                                                                                         ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[17]                                                                                                                                                                                                                                                                                                                         ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[18]                                                                                                                                                                                                                                                                                                                         ;
; 3.643 ; 3.863        ; 0.220          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[19]                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'                                                                                                                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                          ; Clock Edge ; Target                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 3.977 ; 3.977        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                             ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[0]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[10] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[11] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[12] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[19] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[1]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[21] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[22] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[23] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[28] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[29] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[2]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[30] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[3]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[4]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[5]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[6]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[7]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[8]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[9]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr_hip  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[51] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[0]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[10] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[11] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[12] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[19] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[1]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[21] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[22] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[23] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[28] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[29] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[2]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[30] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[3]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[4]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[5]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[6]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[7]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[8]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[9]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr_hip  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[51] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip  ;
; 4.020 ; 4.020        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                             ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pcie_refclk'                                                                                                                                            ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                        ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------+
; 4.826 ; 4.826        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; pcie_refclk~input|o                                                                                           ;
; 4.890 ; 4.890        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 4.900 ; 4.900        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0]           ;
; 4.900 ; 4.900        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]           ;
; 4.900 ; 4.900        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2]           ;
; 4.900 ; 4.900        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk          ;
; 4.900 ; 4.900        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; pcie_refclk~input|i                                                                                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; pcie_refclk~input|i                                                                                           ;
; 5.095 ; 5.095        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0]           ;
; 5.095 ; 5.095        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]           ;
; 5.095 ; 5.095        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2]           ;
; 5.095 ; 5.095        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk          ;
; 5.095 ; 5.095        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.106 ; 5.106        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 5.167 ; 5.167        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; pcie_refclk~input|o                                                                                           ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; pcie_refclk ; Rise       ; pcie_refclk                                                                                                   ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.703 ; 49.938       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.704 ; 49.939       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a42~portb_address_reg0                                                         ;
; 49.705 ; 49.940       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a10~portb_address_reg0                                                         ;
; 49.705 ; 49.940       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a128~portb_address_reg0                                                        ;
; 49.706 ; 49.941       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a140~portb_address_reg0                                                        ;
; 49.706 ; 49.941       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a20~portb_address_reg0                                                         ;
; 49.706 ; 49.941       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a22~portb_address_reg0                                                         ;
; 49.706 ; 49.941       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a24~portb_address_reg0                                                         ;
; 49.706 ; 49.941       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a56~portb_address_reg0                                                         ;
; 49.706 ; 49.941       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a58~portb_address_reg0                                                         ;
; 49.706 ; 49.941       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a66~portb_address_reg0                                                         ;
; 49.706 ; 49.941       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a78~portb_address_reg0                                                         ;
; 49.706 ; 49.941       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a82~portb_address_reg0                                                         ;
; 49.706 ; 49.941       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a84~portb_address_reg0                                                         ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a108~portb_address_reg0                                                        ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a12~portb_address_reg0                                                         ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a134~portb_address_reg0                                                        ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a136~portb_address_reg0                                                        ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a138~portb_address_reg0                                                        ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a48~portb_address_reg0                                                         ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a50~portb_address_reg0                                                         ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a54~portb_address_reg0                                                         ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a62~portb_address_reg0                                                         ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a70~portb_address_reg0                                                         ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a74~portb_address_reg0                                                         ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a88~portb_address_reg0                                                         ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a90~portb_address_reg0                                                         ;
; 49.707 ; 49.942       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a98~portb_address_reg0                                                         ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a100~portb_address_reg0                                                        ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a104~portb_address_reg0                                                        ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a106~portb_address_reg0                                                        ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a110~portb_address_reg0                                                        ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a122~portb_address_reg0                                                        ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a124~portb_address_reg0                                                        ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a142~portb_address_reg0                                                        ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a14~portb_address_reg0                                                         ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a16~portb_address_reg0                                                         ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a28~portb_address_reg0                                                         ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a2~portb_address_reg0                                                          ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a30~portb_address_reg0                                                         ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a32~portb_address_reg0                                                         ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a44~portb_address_reg0                                                         ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a46~portb_address_reg0                                                         ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a60~portb_address_reg0                                                         ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a6~portb_address_reg0                                                          ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a72~portb_address_reg0                                                         ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a76~portb_address_reg0                                                         ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a86~portb_address_reg0                                                         ;
; 49.708 ; 49.943       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a96~portb_address_reg0                                                         ;
; 49.709 ; 49.944       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a102~portb_address_reg0                                                        ;
; 49.709 ; 49.944       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a130~portb_address_reg0                                                        ;
; 49.709 ; 49.944       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a132~portb_address_reg0                                                        ;
; 49.709 ; 49.944       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a26~portb_address_reg0                                                         ;
; 49.709 ; 49.944       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a34~portb_address_reg0                                                         ;
; 49.709 ; 49.944       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a38~portb_address_reg0                                                         ;
; 49.709 ; 49.944       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a40~portb_address_reg0                                                         ;
; 49.709 ; 49.944       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a4~portb_address_reg0                                                          ;
; 49.709 ; 49.944       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a52~portb_address_reg0                                                         ;
; 49.709 ; 49.944       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a68~portb_address_reg0                                                         ;
; 49.709 ; 49.944       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a8~portb_address_reg0                                                          ;
; 49.710 ; 49.945       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a112~portb_address_reg0                                                        ;
; 49.710 ; 49.945       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a126~portb_address_reg0                                                        ;
; 49.710 ; 49.945       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a80~portb_address_reg0                                                         ;
; 49.711 ; 49.946       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a114~portb_address_reg0                                                        ;
; 49.711 ; 49.946       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a118~portb_address_reg0                                                        ;
; 49.711 ; 49.946       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a120~portb_address_reg0                                                        ;
; 49.711 ; 49.946       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a18~portb_address_reg0                                                         ;
; 49.712 ; 49.947       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a116~portb_address_reg0                                                        ;
; 49.714 ; 49.949       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a94~portb_address_reg0                                                         ;
; 49.716 ; 49.951       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a92~portb_address_reg0                                                         ;
; 49.718 ; 49.953       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a64~portb_address_reg0                                                         ;
; 49.760 ; 49.980       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[374] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[375] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[376] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[377] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[378] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[379] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[380] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[381] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[382] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[383] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[384] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[385] ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ;
; 49.764 ; 49.984       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.329  ; 2.472  ; Rise       ; altera_reserved_tck                                                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 4.699  ; 4.759  ; Rise       ; altera_reserved_tck                                                                               ;
; hs_clk              ; clk_50              ; -0.539 ; -0.229 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d1               ; clk_50              ; 0.010  ; 0.365  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d2               ; clk_50              ; -0.151 ; 0.205  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_n              ; clk_50              ; -0.359 ; 0.117  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_p              ; clk_50              ; -0.361 ; 0.082  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; clk_50              ; -0.056 ; 0.402  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_p              ; clk_50              ; -0.161 ; 0.313  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_n              ; clk_50              ; -0.052 ; 0.403  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_p              ; clk_50              ; 0.288  ; 0.695  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; user_buttons[*]     ; clk_50              ; 0.640  ; 1.086  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[1]    ; clk_50              ; 0.640  ; 1.086  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; pcie_refclk         ; 1.415  ; 1.867  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd1_p              ; pcie_refclk         ; 2.006  ; 2.417  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_n              ; pcie_refclk         ; 1.460  ; 1.914  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_p              ; pcie_refclk         ; 1.987  ; 2.392  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; pcie_perstn         ; pcie_refclk         ; 3.085  ; 3.674  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.057  ; 0.973  ; Rise       ; altera_reserved_tck                                                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 0.331  ; 0.247  ; Rise       ; altera_reserved_tck                                                                               ;
; hs_clk              ; clk_50              ; 1.617  ; 1.328  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d1               ; clk_50              ; 1.469  ; 1.185  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d2               ; clk_50              ; 1.222  ; 0.944  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_n              ; clk_50              ; 1.167  ; 0.706  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_p              ; clk_50              ; 1.183  ; 0.763  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; clk_50              ; 0.877  ; 0.434  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_p              ; clk_50              ; 1.231  ; 0.833  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_n              ; clk_50              ; 0.873  ; 0.433  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_p              ; clk_50              ; 1.091  ; 0.665  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; user_buttons[*]     ; clk_50              ; 0.551  ; 0.084  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[1]    ; clk_50              ; 0.551  ; 0.084  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; pcie_refclk         ; -0.803 ; -1.240 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd1_p              ; pcie_refclk         ; -1.369 ; -1.768 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_n              ; pcie_refclk         ; -0.845 ; -1.284 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_p              ; pcie_refclk         ; -1.352 ; -1.744 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; pcie_perstn         ; pcie_refclk         ; -2.389 ; -2.952 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                         ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                               ; altera_reserved_tck ; 13.222 ; 13.852 ; Fall       ; altera_reserved_tck                                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50              ; 5.630  ; 5.526  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50              ; 5.376  ; 5.359  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50              ; 8.246  ; 8.171  ; Rise       ; clk_50                                                                                            ;
; our_led[*]                                                                                                                                                                        ; pcie_refclk         ; 13.281 ; 13.236 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[0]                                                                                                                                                                       ; pcie_refclk         ; 11.236 ; 11.135 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[1]                                                                                                                                                                       ; pcie_refclk         ; 12.522 ; 12.521 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[3]                                                                                                                                                                       ; pcie_refclk         ; 13.281 ; 13.236 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_led[*]                                                                                                                                                                       ; pcie_refclk         ; 11.895 ; 12.002 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[0]                                                                                                                                                                      ; pcie_refclk         ; 9.649  ; 9.746  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[1]                                                                                                                                                                      ; pcie_refclk         ; 11.895 ; 12.002 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[2]                                                                                                                                                                      ; pcie_refclk         ; 11.733 ; 11.721 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[3]                                                                                                                                                                      ; pcie_refclk         ; 10.438 ; 10.397 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_refclk         ; 6.829  ; 6.812  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_refclk         ; 6.277  ; 6.274  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_refclk         ; 6.222  ; 6.220  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_refclk         ; 6.277  ; 6.274  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_refclk         ; 6.222  ; 6.220  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                         ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                               ; altera_reserved_tck ; 11.286 ; 11.918 ; Fall       ; altera_reserved_tck                                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50              ; 5.143  ; 5.046  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50              ; 5.014  ; 5.002  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50              ; 7.846  ; 7.785  ; Rise       ; clk_50                                                                                            ;
; our_led[*]                                                                                                                                                                        ; pcie_refclk         ; 10.803 ; 10.708 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[0]                                                                                                                                                                       ; pcie_refclk         ; 10.803 ; 10.708 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[1]                                                                                                                                                                       ; pcie_refclk         ; 12.039 ; 12.036 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[3]                                                                                                                                                                       ; pcie_refclk         ; 12.768 ; 12.723 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_led[*]                                                                                                                                                                       ; pcie_refclk         ; 9.279  ; 9.373  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[0]                                                                                                                                                                      ; pcie_refclk         ; 9.279  ; 9.373  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[1]                                                                                                                                                                      ; pcie_refclk         ; 11.435 ; 11.539 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[2]                                                                                                                                                                      ; pcie_refclk         ; 11.278 ; 11.269 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[3]                                                                                                                                                                      ; pcie_refclk         ; 10.036 ; 9.998  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_refclk         ; 6.533  ; 6.514  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_refclk         ; 6.003  ; 6.001  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_refclk         ; 5.951  ; 5.948  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_refclk         ; 6.003  ; 6.001  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_refclk         ; 5.951  ; 5.948  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Propagation Delay                                                                                                                                                                                                    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port  ; Output Port                                                                                                                                                                  ; RR    ; RF ; FR ; FF    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 7.069 ;    ;    ; 7.672 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 7.069 ;    ;    ; 7.672 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 7.069 ;    ;    ; 7.672 ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                                                                                                                                                            ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port  ; Output Port                                                                                                                                                                  ; RR    ; RF ; FR ; FF    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 6.802 ;    ;    ; 7.387 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 6.802 ;    ;    ; 7.387 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 6.802 ;    ;    ; 7.387 ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                 ;
+------------+-----------------+---------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------------------------------------------------------+------------------------------------------------+
; 83.64 MHz  ; 83.64 MHz       ; altera_reserved_tck                                                                               ;                                                ;
; 145.45 MHz ; 50.0 MHz        ; clk_50                                                                                            ; limit due to minimum period restriction (tmin) ;
; 147.62 MHz ; 147.62 MHz      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;                                                ;
; 208.77 MHz ; 208.77 MHz      ; clkpll|auto_generated|pll1|clk[0]                                                                 ;                                                ;
+------------+-----------------+---------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.226  ; 0.000         ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 2.114  ; 0.000         ;
; n/a                                                                                               ; 12.497 ; 0.000         ;
; clk_50                                                                                            ; 13.125 ; 0.000         ;
; altera_reserved_tck                                                                               ; 44.022 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                         ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                             ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.096 ; 0.000         ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 0.303 ; 0.000         ;
; altera_reserved_tck                                                                               ; 0.350 ; 0.000         ;
; clk_50                                                                                            ; 0.351 ; 0.000         ;
; n/a                                                                                               ; 4.541 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                                      ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 2.502  ; 0.000         ;
; altera_reserved_tck                                                                               ; 48.093 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                                      ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                             ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.912 ; 0.000         ;
; altera_reserved_tck                                                                               ; 1.340 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                           ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; clk_50                                                                                            ; 0.000  ; 0.000         ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout     ; 2.000  ; 0.000         ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout        ; 2.000  ; 0.000         ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.537  ; 0.000         ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 3.634  ; 0.000         ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; 3.971  ; 0.000         ;
; pcie_refclk                                                                                       ; 4.824  ; 0.000         ;
; altera_reserved_tck                                                                               ; 49.705 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.226 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 6.678      ;
; 1.227 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 6.677      ;
; 1.230 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~portb_address_reg0 ; current_state.WRITE_ENABLE_FROM_EMPTY                                                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.026      ; 6.795      ;
; 1.230 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~portb_address_reg0 ; current_state.WRITE_ENABLE_FROM_FULL                                                                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.026      ; 6.795      ;
; 1.231 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~portb_address_reg0 ; current_state.WRITE_ENABLE_FROM_FE                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.026      ; 6.794      ;
; 1.258 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[5]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.064     ; 6.677      ;
; 1.309 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[5]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 6.609      ;
; 1.312 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 6.592      ;
; 1.314 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 6.590      ;
; 1.324 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[5]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.064     ; 6.611      ;
; 1.340 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[4]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 6.564      ;
; 1.342 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[4]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 6.562      ;
; 1.346 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.331      ; 6.984      ;
; 1.350 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[5]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 6.554      ;
; 1.352 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[5]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 6.552      ;
; 1.370 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 6.534      ;
; 1.371 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 6.533      ;
; 1.377 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 6.562      ;
; 1.377 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 6.562      ;
; 1.377 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[34]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 6.562      ;
; 1.377 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[50]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 6.562      ;
; 1.377 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[66]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 6.562      ;
; 1.389 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRMmFmp[1]                                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVROcWEw[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 6.540      ;
; 1.389 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRMmFmp[1]                                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVROcWEw[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 6.540      ;
; 1.389 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRMmFmp[1]                                             ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVROcWEw[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 6.540      ;
; 1.394 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[5]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.081     ; 6.524      ;
; 1.395 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 6.544      ;
; 1.395 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 6.544      ;
; 1.395 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[34]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 6.544      ;
; 1.395 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[50]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 6.544      ;
; 1.395 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[66]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 6.544      ;
; 1.402 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[25]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 6.537      ;
; 1.402 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[27]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 6.537      ;
; 1.406 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[15]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.508      ;
; 1.412 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~portb_address_reg0 ; current_state.WRITE_CONFIG                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.027      ; 6.614      ;
; 1.419 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRKhyDM[4]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVROcWEw[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 6.507      ;
; 1.419 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRKhyDM[4]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVROcWEw[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 6.507      ;
; 1.419 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRKhyDM[4]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVROcWEw[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 6.507      ;
; 1.420 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[25]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 6.519      ;
; 1.420 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[27]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 6.519      ;
; 1.424 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[15]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.490      ;
; 1.424 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[16]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.055     ; 6.520      ;
; 1.424 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[48]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.055     ; 6.520      ;
; 1.424 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[32]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.055     ; 6.520      ;
; 1.424 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 6.515      ;
; 1.424 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 6.515      ;
; 1.424 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[34]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 6.515      ;
; 1.424 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[50]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 6.515      ;
; 1.424 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[66]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 6.515      ;
; 1.431 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~portb_address_reg0 ; current_state.WRITE_FULL                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.027      ; 6.595      ;
; 1.437 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.477      ;
; 1.437 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[35]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.477      ;
; 1.437 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[51]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.477      ;
; 1.437 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[67]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.477      ;
; 1.440 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 6.481      ;
; 1.442 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRKhyDM[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVROcWEw[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 6.484      ;
; 1.442 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRKhyDM[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVROcWEw[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 6.484      ;
; 1.442 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRKhyDM[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVROcWEw[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 6.484      ;
; 1.442 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[16]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.055     ; 6.502      ;
; 1.442 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[48]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.055     ; 6.502      ;
; 1.442 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[32]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.055     ; 6.502      ;
; 1.445 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[2]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[5]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.064     ; 6.490      ;
; 1.447 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[30]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 6.472      ;
; 1.447 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[46]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 6.472      ;
; 1.449 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[0]                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.331      ; 6.881      ;
; 1.449 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[25]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 6.490      ;
; 1.449 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[27]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 6.490      ;
; 1.450 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.331      ; 6.880      ;
; 1.453 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[15]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.461      ;
; 1.455 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 6.472      ;
; 1.455 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.459      ;
; 1.455 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[35]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.459      ;
; 1.455 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[51]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.459      ;
; 1.455 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[67]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 6.459      ;
; 1.465 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~portb_address_reg0 ; current_state.WRITE_ENABLE_FROM_EMPTY                                                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.069      ; 6.603      ;
; 1.465 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~portb_address_reg0 ; current_state.WRITE_ENABLE_FROM_FULL                                                                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.069      ; 6.603      ;
; 1.465 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[30]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 6.454      ;
; 1.465 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[46]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 6.454      ;
; 1.466 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~portb_address_reg0 ; current_state.WRITE_ENABLE_FROM_FE                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.069      ; 6.602      ;
; 1.467 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[24]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 6.479      ;
; 1.467 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 6.479      ;
; 1.467 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[41]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 6.479      ;
; 1.467 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[49]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 6.479      ;
; 1.467 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[47]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 6.479      ;
; 1.467 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[70]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.053     ; 6.479      ;
; 1.469 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[23]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 6.450      ;
; 1.469 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[7]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 6.450      ;
; 1.469 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 6.450      ;
; 1.469 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[55]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 6.450      ;
; 1.469 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[71]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 6.450      ;
; 1.469 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[39]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 6.450      ;
; 1.471 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[16]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.055     ; 6.473      ;
; 1.471 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[48]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.055     ; 6.473      ;
; 1.471 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[32]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.055     ; 6.473      ;
; 1.473 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 6.454      ;
; 1.481 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[12]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 6.471      ;
; 1.481 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[60]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 6.471      ;
; 1.481 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[28]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 6.471      ;
; 1.481 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[40]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.047     ; 6.471      ;
; 1.484 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 6.443      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                      ; Launch Clock                                                                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; 2.114 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                                                                                                  ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|reconfig_togxb_busy_reg[0]                                                        ; clk_50                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; 4.000        ; 2.278      ; 4.113      ;
; 3.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.715      ;
; 3.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 4.666      ;
; 3.309 ; current_state.WRITE_CONFIG                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.688      ; 5.238      ;
; 3.310 ; current_state.WRITE_CONFIG                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.688      ; 5.237      ;
; 3.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.611      ;
; 3.347 ; current_state.DATA_TRANSFER                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.689      ; 5.201      ;
; 3.348 ; current_state.DATA_TRANSFER                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.689      ; 5.200      ;
; 3.362 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 4.568      ;
; 3.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a108~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.174      ; 4.837      ;
; 3.368 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.557      ;
; 3.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 4.547      ;
; 3.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.097     ; 4.484      ;
; 3.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 4.491      ;
; 3.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.496      ;
; 3.433 ; current_state.WRITE_CONFIG                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.679      ; 5.105      ;
; 3.435 ; current_state.WRITE_CONFIG                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.679      ; 5.103      ;
; 3.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.486      ;
; 3.451 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 4.479      ;
; 3.460 ; current_state.WRITE_COLUMNS                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.688      ; 5.087      ;
; 3.461 ; current_state.WRITE_COLUMNS                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.688      ; 5.086      ;
; 3.471 ; current_state.DATA_TRANSFER                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.680      ; 5.068      ;
; 3.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 4.448      ;
; 3.473 ; current_state.DATA_TRANSFER                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.680      ; 5.066      ;
; 3.481 ; current_state.DATA_TRANSFER                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[113]                                                                                                                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.678      ; 5.056      ;
; 3.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.444      ;
; 3.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a40~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.174      ; 4.714      ;
; 3.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a36~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.183      ; 4.707      ;
; 3.511 ; current_state.DATA_TRANSFER                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[113]                                                                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.679      ; 5.027      ;
; 3.512 ; current_state.WRITE_ENABLE                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.688      ; 5.035      ;
; 3.513 ; current_state.WRITE_ENABLE                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.688      ; 5.034      ;
; 3.517 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 4.390      ;
; 3.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a34~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.174      ; 4.680      ;
; 3.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.396      ;
; 3.535 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 4.395      ;
; 3.547 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.378      ;
; 3.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a42~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.182      ; 4.662      ;
; 3.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.369      ;
; 3.558 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 4.372      ;
; 3.558 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.097     ; 4.344      ;
; 3.576 ; current_state.READ_ROWS                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[113]                                                                                                                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.677      ; 4.960      ;
; 3.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 4.330      ;
; 3.584 ; current_state.WRITE_COLUMNS                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.679      ; 4.954      ;
; 3.586 ; current_state.WRITE_COLUMNS                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.679      ; 4.952      ;
; 3.598 ; current_state.DATA_TRANSFER                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112]                                                                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.670      ; 4.931      ;
; 3.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 4.321      ;
; 3.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.326      ;
; 3.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.321      ;
; 3.606 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 4.328      ;
; 3.612 ; current_state.READ_ROWS                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[113]                                                                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.678      ; 4.925      ;
; 3.621 ; current_state.DATA_TRANSFER                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.686      ; 4.924      ;
; 3.627 ; current_state.READ_COLUMNS                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[113]                                                                                                                                                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.677      ; 4.909      ;
; 3.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.097     ; 4.275      ;
; 3.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 4.300      ;
; 3.636 ; current_state.WRITE_ENABLE                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.679      ; 4.902      ;
; 3.637 ; current_state.WRITE_ROWS                                                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.688      ; 4.910      ;
; 3.638 ; current_state.WRITE_ROWS                                                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.688      ; 4.909      ;
; 3.638 ; current_state.WRITE_ENABLE                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.679      ; 4.900      ;
; 3.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 4.277      ;
; 3.644 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.281      ;
; 3.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 4.277      ;
; 3.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 4.269      ;
; 3.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.069     ; 4.277      ;
; 3.654 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a50~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.175      ; 4.551      ;
; 3.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 4.251      ;
; 3.657 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.268      ;
; 3.663 ; current_state.READ_COLUMNS                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[113]                                                                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.678      ; 4.874      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 4.256      ;
; 3.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a42~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.186      ; 4.551      ;
; 3.667 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a24~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.255      ; 4.618      ;
; 3.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a84~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.256      ; 4.617      ;
; 3.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 4.250      ;
; 3.674 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a36~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.187      ; 4.543      ;
; 3.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a34~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.178      ; 4.531      ;
; 3.683 ; read_flag[1]                                                                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 1.082      ; 5.258      ;
; 3.684 ; read_flag[1]                                                                                                                                                                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 1.082      ; 5.257      ;
; 3.684 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.090     ; 4.225      ;
; 3.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.237      ;
; 3.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.235      ;
; 3.693 ; current_state.READ_ROWS                                                                                                                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112]                                                                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.669      ; 4.835      ;
; 3.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a44~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.215      ; 4.552      ;
; 3.695 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 4.228      ;
; 3.695 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.097     ; 4.207      ;
; 3.696 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.229      ;
; 3.698 ; current_state.WRITE_CONFIG                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.686      ; 4.847      ;
; 3.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 4.216      ;
; 3.705 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.220      ;
; 3.710 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.215      ;
; 3.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.212      ;
; 3.716 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 4.204      ;
; 3.717 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 4.190      ;
; 3.719 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a80~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.243      ; 4.554      ;
; 3.726 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.076     ; 4.197      ;
; 3.727 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 4.199      ;
; 3.728 ; current_state.WRITE_CONFIG                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.683      ; 4.814      ;
; 3.729 ; current_state.WRITE_CONFIG                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.683      ; 4.813      ;
; 3.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 4.191      ;
; 3.731 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.092     ; 4.176      ;
; 3.734 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 4.197      ;
; 3.740 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 4.185      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 12.497 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.081     ; 4.422      ;
; 13.213 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                               ; n/a         ; 20.000       ; 0.000      ; 6.787      ;
; 13.213 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                               ; n/a         ; 20.000       ; 0.000      ; 6.787      ;
; 13.213 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                               ; n/a         ; 20.000       ; 0.000      ; 6.787      ;
; 13.746 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.350     ; 1.904      ;
; 14.222 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.363     ; 1.415      ;
; 14.222 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.363     ; 1.415      ;
; 14.275 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.363     ; 1.362      ;
; 14.275 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.363     ; 1.362      ;
; 14.852 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.084     ; 2.064      ;
; 14.865 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.084     ; 2.051      ;
; 15.101 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.084     ; 1.815      ;
; 15.107 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.084     ; 1.809      ;
; 15.112 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.084     ; 1.804      ;
; 15.131 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 20.000       ; -3.084     ; 1.785      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.125 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 6.799      ;
; 13.409 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 6.517      ;
; 13.542 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 6.383      ;
; 13.623 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 6.301      ;
; 13.878 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 6.045      ;
; 13.880 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 6.045      ;
; 13.938 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[0]      ; clk_50       ; clk_50      ; 20.000       ; -0.086     ; 5.975      ;
; 14.108 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 5.817      ;
; 14.166 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 5.759      ;
; 14.295 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 5.629      ;
; 14.376 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 5.547      ;
; 14.480 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 5.444      ;
; 14.481 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 5.444      ;
; 14.503 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 5.420      ;
; 14.613 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 5.311      ;
; 14.637 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 5.288      ;
; 14.645 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 3.471      ;
; 14.658 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 3.458      ;
; 14.677 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 5.248      ;
; 14.741 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 5.184      ;
; 14.748 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 3.368      ;
; 14.908 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 5.016      ;
; 14.920 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 5.004      ;
; 14.929 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 3.187      ;
; 15.001 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.922      ;
; 15.023 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[11]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.903      ;
; 15.048 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 3.069      ;
; 15.078 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[9]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 4.847      ;
; 15.102 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.824      ;
; 15.138 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[31]                                               ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 2.978      ;
; 15.208 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.716      ;
; 15.214 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.709      ;
; 15.238 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[4] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 2.879      ;
; 15.246 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.678      ;
; 15.318 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[15]                                               ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 2.798      ;
; 15.359 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.565      ;
; 15.406 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.520      ;
; 15.407 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.517      ;
; 15.517 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 4.414      ;
; 15.541 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.383      ;
; 15.572 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 4.359      ;
; 15.572 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 4.359      ;
; 15.615 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 4.316      ;
; 15.615 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 4.316      ;
; 15.632 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 4.296      ;
; 15.642 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[31]                                                      ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 2.474      ;
; 15.645 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 4.282      ;
; 15.684 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                          ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.237      ;
; 15.692 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 4.236      ;
; 15.695 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                          ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.226      ;
; 15.737 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[11]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 4.188      ;
; 15.771 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                          ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 4.150      ;
; 15.801 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 4.130      ;
; 15.801 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.066     ; 4.132      ;
; 15.802 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 4.129      ;
; 15.804 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 4.127      ;
; 15.809 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[9]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.115      ;
; 15.824 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 4.103      ;
; 15.841 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 4.083      ;
; 15.847 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.076     ; 4.076      ;
; 15.853 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.064     ; 2.267      ;
; 15.894 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 4.032      ;
; 15.899 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; clk_50       ; clk_50      ; 20.000       ; -0.066     ; 4.034      ;
; 15.899 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; clk_50       ; clk_50      ; 20.000       ; -0.066     ; 4.034      ;
; 15.934 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 3.998      ;
; 15.942 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                          ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 3.978      ;
; 15.952 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                          ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.969      ;
; 15.992 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 3.932      ;
; 15.999 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.922      ;
; 16.015 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 3.916      ;
; 16.032 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 3.900      ;
; 16.032 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 3.900      ;
; 16.040 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 3.884      ;
; 16.042 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19] ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 3.882      ;
; 16.045 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[19]        ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 3.879      ;
; 16.053 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.075     ; 3.871      ;
; 16.063 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.858      ;
; 16.082 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.066     ; 3.851      ;
; 16.082 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk_50       ; clk_50      ; 20.000       ; -0.066     ; 3.851      ;
; 16.084 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk_50       ; clk_50      ; 20.000       ; -0.066     ; 3.849      ;
; 16.086 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.078     ; 3.835      ;
; 16.102 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.066     ; 3.831      ;
; 16.102 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.066     ; 3.831      ;
; 16.113 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 3.818      ;
; 16.113 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 3.818      ;
; 16.115 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 3.817      ;
; 16.115 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 3.817      ;
; 16.121 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 3.810      ;
; 16.122 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 3.809      ;
; 16.124 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 3.807      ;
; 16.135 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 3.791      ;
; 16.136 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]        ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 3.790      ;
; 16.159 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                          ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.769      ;
; 16.194 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.068     ; 3.737      ;
; 16.209 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.073     ; 3.717      ;
; 16.212 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.072     ; 3.715      ;
; 16.221 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 3.711      ;
; 16.222 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 3.710      ;
; 16.224 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk_50       ; clk_50      ; 20.000       ; -0.067     ; 3.708      ;
; 16.257 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.079     ; 3.663      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.054     ; 5.923      ;
; 44.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.054     ; 5.921      ;
; 44.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.051     ; 5.920      ;
; 44.132 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.037     ; 5.830      ;
; 44.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.054     ; 5.753      ;
; 44.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.051     ; 5.639      ;
; 44.325 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 5.618      ;
; 44.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 5.483      ;
; 44.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 5.245      ;
; 44.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.051     ; 4.963      ;
; 45.560 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.065     ; 4.374      ;
; 45.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.052     ; 4.344      ;
; 45.684 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.060     ; 4.255      ;
; 45.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 4.045      ;
; 46.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.061     ; 3.816      ;
; 46.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 3.030      ;
; 47.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 2.622      ;
; 47.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.052     ; 2.578      ;
; 47.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 2.544      ;
; 47.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.055     ; 2.489      ;
; 47.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.056     ; 2.460      ;
; 47.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.058     ; 2.435      ;
; 48.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.055     ; 1.746      ;
; 48.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.058     ; 1.303      ;
; 93.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.582      ;
; 93.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.579      ;
; 93.285 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.579      ;
; 93.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.576      ;
; 93.291 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.573      ;
; 93.292 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.572      ;
; 93.293 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.571      ;
; 93.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.570      ;
; 93.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.569      ;
; 93.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.569      ;
; 93.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.568      ;
; 93.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.566      ;
; 93.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.563      ;
; 93.303 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.561      ;
; 93.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.560      ;
; 93.306 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.558      ;
; 93.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.485      ;
; 93.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.482      ;
; 93.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.482      ;
; 93.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.479      ;
; 93.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.476      ;
; 93.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.474      ;
; 93.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.473      ;
; 93.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.471      ;
; 93.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a38~portb_address_reg0                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.352     ; 6.122      ;
; 93.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.273      ;
; 93.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.269      ;
; 93.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.268      ;
; 93.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.267      ;
; 93.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.265      ;
; 93.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.264      ;
; 93.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.263      ;
; 93.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.263      ;
; 93.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.262      ;
; 93.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.259      ;
; 93.606 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.258      ;
; 93.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.257      ;
; 93.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.255      ;
; 93.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.254      ;
; 93.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.253      ;
; 93.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.135     ; 6.252      ;
; 93.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.216      ;
; 93.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.215      ;
; 93.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.206      ;
; 93.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.205      ;
; 93.686 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a122~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.177      ; 6.521      ;
; 93.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.176      ;
; 93.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.172      ;
; 93.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.171      ;
; 93.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.170      ;
; 93.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.168      ;
; 93.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.167      ;
; 93.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.166      ;
; 93.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 6.165      ;
; 93.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 6.149      ;
; 93.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 6.139      ;
; 93.750 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a122~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.177      ; 6.457      ;
; 93.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.119      ;
; 93.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.118      ;
; 93.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.073      ;
; 93.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.071      ;
; 93.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.070      ;
; 93.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.070      ;
; 93.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.070      ;
; 93.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.070      ;
; 93.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.070      ;
; 93.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.069      ;
; 93.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.069      ;
; 93.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.069      ;
; 93.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.068      ;
; 93.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.068      ;
; 93.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.068      ;
; 93.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.067      ;
; 93.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.063      ;
; 93.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.061      ;
; 93.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 6.060      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                   ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.096 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                                                                               ; clk_50                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 1.397      ; 1.774      ;
; 0.247 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[1]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.405      ; 0.853      ;
; 0.262 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[13]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.865      ;
; 0.320 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_4_data[4]                                                                                               ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~porta_datain_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.401      ; 0.922      ;
; 0.324 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|sop                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_c4h1:auto_generated|ram_block1a36~porta_datain_reg0 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.929      ;
; 0.329 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[9]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.398      ; 0.928      ;
; 0.334 ; current_state.WRITE_COLUMNS                                                                                                                                                                   ; current_state.WRITE_COLUMNS                                                                                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 0.597      ;
; 0.334 ; current_state.READ_ROWS                                                                                                                                                                       ; current_state.READ_ROWS                                                                                                                                                                                                                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 0.597      ;
; 0.334 ; current_state.WAIT                                                                                                                                                                            ; current_state.WAIT                                                                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 0.597      ;
; 0.334 ; current_state.READ_CONFIG                                                                                                                                                                     ; current_state.READ_CONFIG                                                                                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 0.597      ;
; 0.334 ; current_state.READ_ENABLE                                                                                                                                                                     ; current_state.READ_ENABLE                                                                                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 0.597      ;
; 0.335 ; current_state.WRITE_ROWS                                                                                                                                                                      ; current_state.WRITE_ROWS                                                                                                                                                                                                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; current_state.READ_COLUMNS                                                                                                                                                                    ; current_state.READ_COLUMNS                                                                                                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; current_state.WRITE_ENABLE                                                                                                                                                                    ; current_state.WRITE_ENABLE                                                                                                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; current_state.WRITE_ENABLE_FROM_EMPTY                                                                                                                                                         ; current_state.WRITE_ENABLE_FROM_EMPTY                                                                                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; current_state.DATA_TRANSFER                                                                                                                                                                   ; current_state.DATA_TRANSFER                                                                                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; current_state.WRITE_ENABLE_FROM_FE                                                                                                                                                            ; current_state.WRITE_ENABLE_FROM_FE                                                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; current_state.WRITE_ENABLE_FROM_FULL                                                                                                                                                          ; current_state.WRITE_ENABLE_FROM_FULL                                                                                                                                                                                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; current_state.WAIT_FOR_FS                                                                                                                                                                     ; current_state.WAIT_FOR_FS                                                                                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[4]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[4]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[6]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[6]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[7]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[7]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[1]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[1]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[2]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[2]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|insert_tag[0]                                                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|insert_tag[0]                                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 0.597      ;
; 0.336 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|done_packet                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|done_packet                                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 0.597      ;
; 0.336 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[11]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.398      ; 0.935      ;
; 0.340 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[8]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.398      ; 0.939      ;
; 0.340 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[26]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.943      ;
; 0.342 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[16]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.945      ;
; 0.344 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_highaddr_reg[2]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.395      ; 0.940      ;
; 0.344 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[14]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.947      ;
; 0.347 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[10]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.398      ; 0.946      ;
; 0.348 ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[7]                                                                                              ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1|ram_block2a18~porta_address_reg0                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.394      ; 0.943      ;
; 0.349 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[25]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.398      ; 0.948      ;
; 0.349 ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[1]                                                                                              ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.396      ; 0.946      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[2]                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[2]                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[1]                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[1]                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[0]                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[0]                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|had_wren                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|had_wren                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|unitr_5_close_pending                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|unitr_5_close_pending                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|user_w_mem_8_open                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|user_w_mem_8_open                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|unitr_5_insession                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|unitr_5_insession                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|unitr_5_skip                                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|unitr_5_skip                                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|user_w_write_8_open                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|user_w_write_8_open                                                                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_do_flush                                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_do_flush                                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_state.100                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_state.100                                                                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|req_state[2]                                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|req_state[2]                                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|req_state[1]                                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|req_state[1]                                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|req_segment[0]                                                                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|req_segment[0]                                                                                                                                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|req_segment[1]                                                                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|req_segment[1]                                                                                                                                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_close_pending                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_close_pending                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|valid                                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|valid                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|this_segment[1]                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|this_segment[1]                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|segment_ready_2                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|segment_ready_2                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|segment_ready_3                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|segment_ready_3                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|segment_ready_0                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|segment_ready_0                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|next_segment[1]                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|next_segment[1]                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|fifo_empty                                                                                                          ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|fifo_empty                                                                                                                                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|first                                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|first                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|segment_taken_1                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|segment_taken_1                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|segment_taken_0                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|segment_taken_0                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|segment_taken_2                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|segment_taken_2                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|segment_taken_3                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|segment_taken_3                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_start_offset[1]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_start_offset[1]                                                                                                                                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_start_offset[2]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|wr_arbiter:wr_arbiter_ins|sendbuf_start_offset[2]                                                                                                                                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_wait[0]                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_wait[0]                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_wait[2]                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_wait[2]                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_wait[1]                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_wait[1]                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_wait[3]                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_wait[3]                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_state.011                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_state.011                                                                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buffer_pending                                                                                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buffer_pending                                                                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_eof                                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_5:unitw_5_ins|unitw_5_eof                                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|do_bufdone_segment[1]                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|do_bufdone_segment[1]                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|do_bufdone_segment[0]                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|do_bufdone_segment[0]                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|do_bufdone_segment[3]                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|do_bufdone_segment[3]                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|do_bufdone_segment[2]                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|do_bufdone_segment[2]                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|send_done                                                                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|send_done                                                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_bufdone                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_bufdone                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|fatal_error_sent                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|fatal_error_sent                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|fatal_error                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|fatal_error                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|unitr_5_bufdone                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|unitr_5_bufdone                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|user_r_read_8_open                                                                                                  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|user_r_read_8_open                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|a_fefifo_sae:fifo_state|b_full                                                                                                  ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|a_fefifo_sae:fifo_state|b_full                                                                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|unitr_4_bufno[1]                                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|unitr_4_bufno[1]                                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|segment_ready_1                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|segment_ready_1                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_state.010                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_state.010                                                                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[24]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.953      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_counter[1]                                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_counter[1]                                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_counter[2]                                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_counter[2]                                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|GPIO_LED[0]                                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|misc:misc_ins|GPIO_LED[0]                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRDDVsm                                                                                         ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRDDVsm                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRBUADa                                                                                         ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRBUADa                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRzqjhR                                                                                         ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRzqjhR                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRPBQMp                                                                                         ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRPBQMp                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRDDVsm                                                                                         ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRDDVsm                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRzqjhR                                                                                         ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRzqjhR                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 0.597      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                        ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a44~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 0.947      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a50~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.916      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a80~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 0.921      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                      ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.921      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][106]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a106~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.916      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][121]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a120~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.919      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][127]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a126~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.922      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][118]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a118~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.922      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.925      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][77]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a76~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 0.926      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.926      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a82~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.926      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a48~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.924      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][94]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a94~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.925      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.936      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.928      ;
; 0.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a60~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.928      ;
; 0.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][134]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a134~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.932      ;
; 0.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 0.934      ;
; 0.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.930      ;
; 0.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][124]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a124~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.942      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][137]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a136~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.928      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][139]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a138~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 0.940      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a88~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.935      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][128]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a128~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 0.941      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a48~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.937      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.942      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][125]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a124~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.952      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a66~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.945      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a96~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.937      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][138]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a138~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.942      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.939      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.944      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a82~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.948      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][126]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a126~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.935      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.955      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a52~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.949      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][120]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a120~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 0.947      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 0.952      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][143]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a142~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 0.952      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.937      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.938      ;
; 0.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][85]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a84~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.951      ;
; 0.350 ; debouncer:d2|button_sample                                                                                                                                                                                                                                                                                                                   ; debouncer:d2|button_sample                                                                                                                                                                                                                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; debouncer:d2|button_debounced                                                                                                                                                                                                                                                                                                                ; debouncer:d2|button_debounced                                                                                                                                                                                                                                                                                                                  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][142]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a142~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 0.955      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][80]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a80~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 0.954      ;
; 0.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.952      ;
; 0.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                              ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.597      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][107]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a106~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.951      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a90~porta_address_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.945      ;
; 0.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a38~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.952      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a62~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.954      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][95]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a94~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.956      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a128~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.952      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.956      ;
; 0.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a66~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.959      ;
; 0.362 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|fixedclk_div[0]                                                                                                                                                                                   ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|fixedclk_div[0]                                                                                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.608      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.617      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][105]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a104~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 0.979      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.618      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.618      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|regoutff ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.618      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|regoutff  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.618      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|regoutff ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.618      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.973      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|regoutff ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.619      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|regoutff  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.619      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|regoutff  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.619      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|regoutff ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.619      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|regoutff ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.619      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff   ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.619      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|regoutff  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.618      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.618      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.619      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a58~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.964      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.963      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|regoutff  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.621      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|regoutff ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.619      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|regoutff ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.620      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 0.984      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|regoutff ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.621      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|regoutff  ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.620      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 0.985      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a46~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.977      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a58~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 0.967      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][108]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.974      ;
; 0.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][75]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a74~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.976      ;
; 0.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][109]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.976      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a90~porta_address_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.982      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a38~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.979      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 0.988      ;
; 0.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][104]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][104]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.633      ;
; 0.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][61]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][61]                                                                                                                                                                                                        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.633      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                                                                                                                                        ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.634      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][119]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][119]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0] ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.633      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.597      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.597      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.597      ;
; 0.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.608      ;
; 0.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.608      ;
; 0.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.608      ;
; 0.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.623      ;
; 0.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.623      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.628      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.627      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.628      ;
; 0.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.633      ;
; 0.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.633      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.633      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.634      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.634      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[140]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.634      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.633      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.634      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.633      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.633      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.634      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.634      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.633      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.633      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.633      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.633      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.635      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.635      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.635      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.635      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.635      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.634      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.633      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.634      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.634      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.634      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.636      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.636      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.636      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.634      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.634      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.634      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.634      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.634      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.634      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.634      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.634      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.635      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.635      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.635      ;
; 0.390 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.635      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.636      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                              ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                                  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                                  ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                              ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                                                                            ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                                                                            ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                               ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                                                               ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                                                                 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                                                                 ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                                                                  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                                                                  ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                              ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                              ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.597      ;
; 0.362 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.608      ;
; 0.382 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ                                                                  ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.628      ;
; 0.385 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.631      ;
; 0.385 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                              ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.631      ;
; 0.387 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[11]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.633      ;
; 0.388 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.633      ;
; 0.388 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[5]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[6]                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.634      ;
; 0.388 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[16]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[17]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.634      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_WAIT                                                                     ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[0]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.634      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[3]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[4]                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[6]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[7]                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[15]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.635      ;
; 0.389 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                                  ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.635      ;
; 0.390 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[7]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[8]                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.636      ;
; 0.390 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[15]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[16]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.636      ;
; 0.390 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.636      ;
; 0.391 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.637      ;
; 0.395 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                                  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.641      ;
; 0.398 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.644      ;
; 0.407 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.654      ;
; 0.407 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[6]                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.654      ;
; 0.407 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[10]                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.653      ;
; 0.408 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[3]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.076      ; 0.655      ;
; 0.408 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[7]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[8]                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.654      ;
; 0.408 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[15]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[7]                                                                     ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.654      ;
; 0.409 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[2]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[2]                                                                     ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.655      ;
; 0.410 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[8]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.656      ;
; 0.411 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.657      ;
; 0.411 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.657      ;
; 0.413 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[13]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[5]                                                                     ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.659      ;
; 0.413 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[1]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[1]                                                                     ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.659      ;
; 0.414 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[0]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[1]                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.660      ;
; 0.415 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[1]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[2]                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.661      ;
; 0.415 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[0]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[0]                                                                     ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.661      ;
; 0.416 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[1]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.662      ;
; 0.417 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.TEST_INPUT                                                                  ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.663      ;
; 0.418 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.664      ;
; 0.418 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[13]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[14]                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.664      ;
; 0.431 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                                                                           ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.677      ;
; 0.468 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[3]                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.714      ;
; 0.505 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[2]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.751      ;
; 0.505 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.751      ;
; 0.505 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[27]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[28]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.751      ;
; 0.506 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_RD                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.752      ;
; 0.506 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.752      ;
; 0.506 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[14]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.752      ;
; 0.506 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[22]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.752      ;
; 0.506 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[29]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[30]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.752      ;
; 0.507 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.752      ;
; 0.507 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.753      ;
; 0.507 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[1]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.753      ;
; 0.507 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[5]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.752      ;
; 0.507 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[7]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.752      ;
; 0.507 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[10]                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[10]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.752      ;
; 0.507 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[14]                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[14]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.753      ;
; 0.508 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[11]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.754      ;
; 0.508 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.754      ;
; 0.508 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[13]                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[13]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.754      ;
; 0.508 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.754      ;
; 0.509 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[9]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.754      ;
; 0.510 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.756      ;
; 0.510 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.755      ;
; 0.510 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[0]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[1]                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.756      ;
; 0.527 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[9]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[10]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.773      ;
; 0.528 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[4]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[5]                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.774      ;
; 0.529 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[2]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[3]                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.775      ;
; 0.534 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[8]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[9]                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.780      ;
; 0.540 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.074      ; 0.785      ;
; 0.550 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                                                                           ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_RD                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.796      ;
; 0.558 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[9]                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.804      ;
; 0.558 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[15]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[15]                                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.804      ;
; 0.565 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[10]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[10]                                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.075      ; 0.811      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 4.541 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 0.000        ; -2.969     ; 1.572      ;
; 4.549 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 0.000        ; -2.969     ; 1.580      ;
; 4.565 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 0.000        ; -2.969     ; 1.596      ;
; 4.627 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 0.000        ; -2.969     ; 1.658      ;
; 4.814 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 0.000        ; -2.969     ; 1.845      ;
; 4.816 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 0.000        ; -2.969     ; 1.847      ;
; 5.417 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.157     ; 1.260      ;
; 5.417 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.157     ; 1.260      ;
; 5.463 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.157     ; 1.306      ;
; 5.463 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.157     ; 1.306      ;
; 5.951 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.145     ; 1.806      ;
; 6.175 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                               ; n/a         ; 0.000        ; 0.000      ; 6.175      ;
; 6.175 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                               ; n/a         ; 0.000        ; 0.000      ; 6.175      ;
; 6.175 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                               ; n/a         ; 0.000        ; 0.000      ; 6.175      ;
; 7.076 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50                                                                                            ; n/a         ; 0.000        ; -2.966     ; 4.110      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                             ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.502 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[10]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 5.375      ;
; 2.502 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[7]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 5.375      ;
; 2.502 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[3]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 5.375      ;
; 2.502 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[1]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 5.375      ;
; 2.502 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[0]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 5.375      ;
; 2.502 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[24]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 5.375      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0011 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 5.362      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 5.360      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 5.362      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0000 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 5.360      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0000 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 5.362      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0001 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.137     ; 5.359      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0001 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 5.360      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0111 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 5.360      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0111 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 5.360      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1011 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.137     ; 5.359      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1011 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 5.360      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1101 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 5.360      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1101 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 5.360      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.137     ; 5.359      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 5.360      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 5.360      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 5.362      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1100 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 5.362      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1100 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 5.362      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1111 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 5.360      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1111 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 5.362      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1001 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 5.360      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1001 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 5.362      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0101 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.137     ; 5.359      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0101 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 5.360      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[3]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 5.362      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0100 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 5.360      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0100 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 5.360      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 5.360      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 5.362      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[1]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 5.362      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRjezKG[0]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 5.372      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRjezKG[1]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 5.372      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRjezKG[2]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 5.372      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRghRLy               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 5.372      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRDDVsm               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 5.372      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRcPbhb               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 5.372      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRBUADa               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 5.372      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRzqjhR               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 5.372      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRYWdnY                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 5.372      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[0]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 5.380      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRNEWRz[0]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 5.380      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[1]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 5.380      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRNEWRz[1]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 5.380      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[2]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 5.380      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRNEWRz[2]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 5.380      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[3]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 5.380      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRNEWRz[3]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 5.380      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[4]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 5.380      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRNEWRz[4]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 5.380      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[5]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 5.380      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRNEWRz[5]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 5.380      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRPBQMp               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 5.372      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRcogji                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 5.372      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRhTMHu                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 5.379      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRLxvHB[0]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 5.372      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRKhyDM[6]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 5.365      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRKhyDM[5]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 5.365      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRKhyDM[4]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 5.365      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRKhyDM[2]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 5.365      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRKhyDM[3]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 5.365      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRKhyDM[1]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 5.365      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRKhyDM[0]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 5.365      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRzYBgZ:SVRzYBgZ|SVRhTMHu                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 5.379      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVROcWEw[2]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.130     ; 5.366      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVROcWEw[1]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.130     ; 5.366      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVROcWEw[0]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.130     ; 5.366      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRiBDIb.SVRuhNNA                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 5.379      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRiBDIb.SVRKDTtn                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 5.379      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRiBDIb.SVROoABb                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 5.379      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRnaZWU                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 5.372      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRubypl[0]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 5.367      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRubypl[1]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 5.367      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRubypl[2]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 5.367      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRlxgFy                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 5.372      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRBFgxj                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 5.377      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRXJgjG[0]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 5.377      ;
; 2.503 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRXJgjG[1]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 5.377      ;
; 2.504 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0011 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.132     ; 5.363      ;
; 2.504 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[0]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 5.366      ;
; 2.504 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[1]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 5.366      ;
; 2.504 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[2]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 5.366      ;
; 2.504 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[3]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 5.366      ;
; 2.504 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[4]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 5.366      ;
; 2.504 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[5]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 5.366      ;
; 2.504 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[7]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 5.366      ;
; 2.504 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[10]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 5.371      ;
; 2.504 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[7]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 5.368      ;
; 2.504 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVROcWEw[0]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 5.361      ;
; 2.504 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRGRlDu               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.128     ; 5.367      ;
; 2.504 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[6]                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 5.366      ;
; 2.504 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVROcWEw[2]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 5.361      ;
; 2.504 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVROcWEw[1]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 5.361      ;
; 2.504 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFwWBn:SVRBeuGx|SVRxHeiW                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 5.371      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.093 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.041     ; 1.865      ;
; 95.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.186      ;
; 95.699 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.186      ;
; 95.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.182      ;
; 95.700 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.182      ;
; 95.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.170      ;
; 95.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.170      ;
; 95.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.170      ;
; 95.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.170      ;
; 95.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.170      ;
; 95.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.170      ;
; 95.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.170      ;
; 95.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.170      ;
; 95.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.170      ;
; 95.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.170      ;
; 95.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.170      ;
; 95.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.170      ;
; 95.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.170      ;
; 95.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.170      ;
; 95.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.170      ;
; 95.702 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 4.170      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.243      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.243      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.243      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.243      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.243      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.244      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.244      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.244      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.244      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.244      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.244      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.244      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.243      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.243      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.243      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.243      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.243      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.243      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.243      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.187      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.187      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.187      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.187      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.187      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.187      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.187      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.187      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.187      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.187      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.187      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.187      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.187      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.187      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.187      ;
; 95.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.187      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[316] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.246      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.246      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.246      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.246      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.246      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.246      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 4.246      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.233      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.233      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.233      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.233      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.233      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.233      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.233      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.233      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.233      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.233      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.242      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.242      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.242      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.242      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.242      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.242      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.242      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.234      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.234      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.234      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.234      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.234      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.234      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 4.244      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.243      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.243      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.243      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.243      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.243      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.243      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.243      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.242      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.242      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.242      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.242      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.242      ;
; 95.709 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.236      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                                     ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.912 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[0]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.158      ;
; 0.912 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[2]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.158      ;
; 0.912 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[3]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.158      ;
; 0.912 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[1]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.158      ;
; 0.912 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[4]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.158      ;
; 0.912 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dlup_exit_r                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.158      ;
; 0.912 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|hotrst_exit_r                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.158      ;
; 0.912 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|l2_exit_r                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.158      ;
; 0.912 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|exits_r                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.075      ; 1.158      ;
; 1.294 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[0]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.543      ;
; 1.294 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[1]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.543      ;
; 1.294 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[2]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.543      ;
; 1.294 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[3]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.543      ;
; 1.294 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[4]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.543      ;
; 1.294 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[5]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.543      ;
; 1.294 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[6]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.543      ;
; 1.294 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[7]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.543      ;
; 1.294 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[8]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.543      ;
; 1.294 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[9]                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.543      ;
; 1.294 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[10]                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.543      ;
; 1.294 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst0                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.543      ;
; 1.298 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.078      ; 1.547      ;
; 1.555 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.813      ;
; 1.555 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.813      ;
; 1.555 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.813      ;
; 1.555 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.813      ;
; 1.555 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.813      ;
; 1.555 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.813      ;
; 1.555 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.813      ;
; 1.555 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.813      ;
; 1.555 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.813      ;
; 1.555 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.813      ;
; 1.555 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.813      ;
; 1.580 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.841      ;
; 1.580 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.841      ;
; 1.580 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.841      ;
; 1.580 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.841      ;
; 1.580 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.841      ;
; 1.580 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.841      ;
; 1.580 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 1.841      ;
; 1.612 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.870      ;
; 1.612 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.870      ;
; 1.612 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.870      ;
; 1.612 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.870      ;
; 1.612 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.870      ;
; 1.612 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.870      ;
; 1.612 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.870      ;
; 1.612 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.870      ;
; 1.612 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.870      ;
; 1.612 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.870      ;
; 1.612 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.870      ;
; 1.612 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.870      ;
; 1.612 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_stable         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.870      ;
; 1.779 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 2.040      ;
; 1.779 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 2.040      ;
; 1.779 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 2.040      ;
; 1.779 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 2.040      ;
; 1.779 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.090      ; 2.040      ;
; 1.810 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.089      ; 2.070      ;
; 1.818 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 2.082      ;
; 1.818 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 2.082      ;
; 1.818 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 2.082      ;
; 1.818 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 2.082      ;
; 1.818 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 2.082      ;
; 1.818 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 2.082      ;
; 1.818 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 2.082      ;
; 1.818 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 2.082      ;
; 1.818 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 2.082      ;
; 1.840 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 2.104      ;
; 1.840 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 2.104      ;
; 1.840 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 2.104      ;
; 1.840 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 2.104      ;
; 1.840 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 2.104      ;
; 2.052 ; debouncer:d2|button_debounced                                               ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[0]                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; -1.093     ; 1.290      ;
; 2.052 ; debouncer:d2|button_debounced                                               ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; -1.093     ; 1.290      ;
; 4.230 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 4.846      ;
; 4.231 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRlxgLT[0]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 4.847      ;
; 4.231 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRlxgLT[1]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 4.847      ;
; 4.231 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 4.847      ;
; 4.231 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 4.847      ;
; 4.231 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 4.847      ;
; 4.231 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 4.847      ;
; 4.231 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 4.847      ;
; 4.231 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 4.847      ;
; 4.231 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 4.847      ;
; 4.231 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 4.847      ;
; 4.231 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 4.847      ;
; 4.611 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRKhyDM[6]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.066      ; 4.848      ;
; 4.611 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRBFgxj                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 4.861      ;
; 4.611 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRXJgjG[0]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 4.861      ;
; 4.611 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRXJgjG[1]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 4.861      ;
; 4.612 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[5]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 4.843      ;
; 4.612 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[6]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 4.843      ;
; 4.612 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[4]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 4.843      ;
; 4.612 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[3]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 4.843      ;
; 4.612 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[1]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 4.843      ;
; 4.612 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[2]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 4.843      ;
; 4.612 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRKhyDM[0]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.060      ; 4.843      ;
; 4.612 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[10]              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.073      ; 4.856      ;
; 4.612 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRjezKG[0]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.074      ; 4.857      ;
+-------+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.598      ;
; 1.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.600      ;
; 1.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.600      ;
; 1.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.600      ;
; 1.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.593      ;
; 1.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.631      ;
; 1.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.631      ;
; 1.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.631      ;
; 1.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.631      ;
; 1.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.631      ;
; 1.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.631      ;
; 1.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.631      ;
; 1.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.631      ;
; 1.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.631      ;
; 1.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.631      ;
; 1.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.631      ;
; 1.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.631      ;
; 1.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.760      ;
; 1.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.760      ;
; 1.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.760      ;
; 1.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.760      ;
; 1.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.760      ;
; 1.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.760      ;
; 1.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.760      ;
; 1.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.825      ;
; 1.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.846      ;
; 1.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.846      ;
; 1.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.846      ;
; 1.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.846      ;
; 1.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.846      ;
; 1.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.846      ;
; 1.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.846      ;
; 1.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.846      ;
; 1.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.846      ;
; 1.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.846      ;
; 1.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.077      ;
; 1.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.077      ;
; 1.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.077      ;
; 1.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.077      ;
; 1.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.077      ;
; 1.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.077      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[385] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 3.964      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[384] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 3.964      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[383] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 3.964      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[382] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 3.964      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[381] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 3.964      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[380] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 3.964      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[379] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 3.964      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[378] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 3.964      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[377] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 3.964      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[376] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 3.964      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[375] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 3.964      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[374] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 3.964      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[316] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.154      ; 3.989      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.154      ; 3.989      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.154      ; 3.989      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.154      ; 3.989      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.154      ; 3.989      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.154      ; 3.989      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.154      ; 3.989      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 3.985      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 3.985      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 3.985      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 3.985      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 3.985      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.149      ; 3.984      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.149      ; 3.984      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.149      ; 3.984      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.149      ; 3.984      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.149      ; 3.984      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.149      ; 3.984      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.149      ; 3.984      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.151      ; 3.986      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.151      ; 3.986      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.151      ; 3.986      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.151      ; 3.986      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.151      ; 3.986      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.151      ; 3.986      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.151      ; 3.986      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.151      ; 3.986      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 3.985      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 3.985      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 3.985      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 3.985      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 3.985      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 3.985      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 3.985      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 3.985      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 3.985      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 3.985      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 3.985      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 3.985      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 3.985      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.150      ; 3.985      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.149      ; 3.984      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.149      ; 3.984      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.149      ; 3.984      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.149      ; 3.984      ;
; 3.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.149      ; 3.984      ;
; 3.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.140      ; 3.976      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000 ; 20.000       ; 20.000         ; Min Period       ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ;
; 0.000 ; 20.000       ; 20.000         ; Min Period       ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                          ;
; 0.993 ; 9.993        ; 9.000          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ;
; 0.993 ; 9.993        ; 9.000          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                          ;
; 1.004 ; 10.004       ; 9.000          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ;
; 1.004 ; 10.004       ; 9.000          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                          ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                          ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[0]                          ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[1]                          ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[2]                          ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[3]                          ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[4]                          ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[5]                          ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[6]                          ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[7]                          ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                           ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                 ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                    ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                   ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                     ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.TEST_INPUT                    ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                           ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]        ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[22]        ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]        ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[3]      ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]      ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]      ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[6]      ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]  ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22] ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ;
; 9.742 ; 9.960        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                 ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                 ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                          ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[0]                          ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[1]                          ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[2]                          ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[3]                          ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[9]                          ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[0]                          ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[11]                         ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[12]                         ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[13]                         ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[14]                         ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[15]                         ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[1]                          ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[2]                          ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                         ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[0]                       ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[1]                       ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[2]                       ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[3]                       ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[4]                       ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[5]                       ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[6]                       ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[7]                       ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|read                                ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                 ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                    ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                      ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR           ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_RD                     ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                     ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_WAIT                       ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ                    ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                          ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_WR               ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[0]      ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[11]     ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[12]     ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[13]     ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[14]     ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[15]     ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[1]      ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[2]      ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]  ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[11] ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[12] ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[13] ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[14] ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[15] ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]  ;
; 9.743 ; 9.961        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]  ;
; 9.744 ; 9.962        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                 ;
; 9.744 ; 9.962        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                 ;
; 9.744 ; 9.962        ; 0.218          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                 ;
+-------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout'                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                         ; Clock Edge ; Target                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout'                                                                                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                      ; Clock Edge ; Target                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|localrefclk ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|localrefclk ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                             ; Clock Edge ; Target                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[2]                                                                       ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[30]                                                                      ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[62]                                                                      ;
; 3.537 ; 3.755        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Length[8]                                                                        ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[26]                                                           ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~110                                                                  ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~112                                                                  ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~114                                                                  ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~115                                                                  ;
; 3.539 ; 3.757        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_bufaddr[17]                                                                        ;
; 3.539 ; 3.757        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|wr_bufaddr[25]                                                                        ;
; 3.541 ; 3.759        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram3|fifo_ram_rtl_0_bypass[22] ;
; 3.542 ; 3.760        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~46                                                                   ;
; 3.542 ; 3.760        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~48                                                                   ;
; 3.542 ; 3.760        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~50                                                                   ;
; 3.542 ; 3.760        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~52                                                                   ;
; 3.542 ; 3.760        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~53                                                                   ;
; 3.542 ; 3.760        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~54                                                                   ;
; 3.542 ; 3.760        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~55                                                                   ;
; 3.542 ; 3.760        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[61]                                                                      ;
; 3.542 ; 3.760        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[27]                                                           ;
; 3.542 ; 3.760        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[28]                                                           ;
; 3.542 ; 3.760        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[30]                                                           ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[28]                                                                      ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[31]                                                                      ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[49]                                                                      ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[55]                                                                      ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[57]                                                                      ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[60]                                                                      ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[63]                                                                      ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; current_state.DATA_TRANSFER                                                                                                                                                 ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; current_state.WAIT_FOR_FS                                                                                                                                                   ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; current_state.WRITE_FULL                                                                                                                                                    ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|insert_tag[0]                                                                         ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0]                                                                      ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[1]                                                                      ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[2]                                                                      ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3]                                                                      ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[4]                                                                      ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5]                                                                      ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[6]                                                                      ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[7]                                                                      ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|dma_address_rtl_0_bypass[18]                                                          ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|dma_address_rtl_0_bypass[23]                                                          ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[56]                                                                      ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[58]                                                                      ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address[59]                                                                      ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; current_state.READ_COLUMNS                                                                                                                                                  ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; current_state.WAIT                                                                                                                                                          ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; current_state.WRITE_ENABLE                                                                                                                                                  ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; current_state.WRITE_ENABLE_FROM_EMPTY                                                                                                                                       ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; current_state.WRITE_ENABLE_FROM_FE                                                                                                                                          ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; current_state.WRITE_ENABLE_FROM_FULL                                                                                                                                        ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; current_state.WRITE_ROWS                                                                                                                                                    ;
; 3.546 ; 3.764        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|send_Address_last_write[45]                                                           ;
; 3.547 ; 3.765        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; current_state.READ_CONFIG                                                                                                                                                   ;
; 3.547 ; 3.765        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; current_state.READ_ENABLE                                                                                                                                                   ;
; 3.547 ; 3.765        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; current_state.READ_ROWS                                                                                                                                                     ;
; 3.547 ; 3.765        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; current_state.WRITE_COLUMNS                                                                                                                                                 ;
; 3.547 ; 3.765        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; current_state.WRITE_CONFIG                                                                                                                                                  ;
; 3.547 ; 3.765        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|done_packet                                               ;
; 3.547 ; 3.765        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|fifo_ram_rtl_0_bypass[20] ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                                                                                               ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                                                                                               ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                                                                                               ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]                                                                                               ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4]                                                                                               ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                                                                                               ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]                                                                                               ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]                                                                                               ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8]                                                                                               ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]                                                                                               ;
; 3.548 ; 3.766        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_start_DWoffset[14]                                                              ;
; 3.549 ; 3.767        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRlxgLT[0]                                                                                               ;
; 3.549 ; 3.767        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRlxgLT[1]                                                                                               ;
; 3.550 ; 3.768        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|header2[10]                                               ;
; 3.550 ; 3.768        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|header2[2]                                                ;
; 3.550 ; 3.768        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|header2[3]                                                ;
; 3.550 ; 3.768        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|header2[4]                                                ;
; 3.550 ; 3.768        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|header2[5]                                                ;
; 3.550 ; 3.768        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|header2[6]                                                ;
; 3.550 ; 3.768        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|rcv_data[18]                                              ;
; 3.550 ; 3.768        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|rcv_data[28]                                              ;
; 3.550 ; 3.768        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~21                                                                      ;
; 3.550 ; 3.768        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~22                                                                      ;
; 3.550 ; 3.768        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~23                                                                      ;
; 3.550 ; 3.768        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~31                                                                      ;
; 3.550 ; 3.768        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~32                                                                      ;
; 3.550 ; 3.768        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_channel~33                                                                      ;
; 3.550 ; 3.768        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~64                                                                   ;
; 3.550 ; 3.768        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~69                                                                   ;
; 3.550 ; 3.768        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~94                                                                   ;
; 3.550 ; 3.768        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~95                                                                   ;
; 3.550 ; 3.768        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~97                                                                   ;
; 3.550 ; 3.768        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_end_offset~99                                                                   ;
; 3.550 ; 3.768        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_format~4                                                                        ;
; 3.550 ; 3.768        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_format~6                                                                        ;
; 3.550 ; 3.768        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_bufaddr[51]                                                                     ;
; 3.550 ; 3.768        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_bufaddr[54]                                                                     ;
; 3.550 ; 3.768        ; 0.218          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|queue_bufaddr[55]                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.634 ; 3.852        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]                                                                                                                                                                                                                                                                                             ;
; 3.634 ; 3.852        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]                                                                                                                                                                                                                                                                                             ;
; 3.634 ; 3.852        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                                                                                                                                          ;
; 3.634 ; 3.852        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[42]                                                                                                                                                                                                                                                                                          ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[125]                                                                                                                                                                                                                                                                                         ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[126]                                                                                                                                                                                                                                                                                         ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[127]                                                                                                                                                                                                                                                                                         ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[128]                                                                                                                                                                                                                                                                                         ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|holdff   ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|regoutff ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|holdff   ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|regoutff ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|holdff   ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|regoutff ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|holdff   ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|regoutff ;
; 3.646 ; 3.864        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|fixedclk_div[0]                                                                                                                                                                                     ;
; 3.647 ; 3.865        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55]                                                                                                                                                                                                                                                                                          ;
; 3.647 ; 3.865        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                                                                                                                                                                                                                                                          ;
; 3.647 ; 3.865        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff    ;
; 3.647 ; 3.865        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff  ;
; 3.647 ; 3.865        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff    ;
; 3.647 ; 3.865        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff  ;
; 3.647 ; 3.865        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff    ;
; 3.647 ; 3.865        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff  ;
; 3.647 ; 3.865        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff    ;
; 3.647 ; 3.865        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff  ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|button_sample                                                                                                                                                                                                                                                                                                                     ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[10]                                                                                                                                                                                                                                                                                                                         ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[11]                                                                                                                                                                                                                                                                                                                         ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[12]                                                                                                                                                                                                                                                                                                                         ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[13]                                                                                                                                                                                                                                                                                                                         ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[14]                                                                                                                                                                                                                                                                                                                         ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[15]                                                                                                                                                                                                                                                                                                                         ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[16]                                                                                                                                                                                                                                                                                                                         ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[17]                                                                                                                                                                                                                                                                                                                         ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[18]                                                                                                                                                                                                                                                                                                                         ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[19]                                                                                                                                                                                                                                                                                                                         ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[119]                                                                                                                                                                                                                                                                                            ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                                                                                                                                                                                                             ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                                                                                                                                             ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[92]                                                                                                                                                                                                                                                                                             ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[62]                                                                                                                                                                                                                                                                                          ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][119]                                                                                                                                                                                                       ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                                                                                                                                        ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                                                                                        ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][92]                                                                                                                                                                                                        ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][119]                                                                                                                                                                                                       ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                                                                                                                                        ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][104]                                                                                                                                                                                                       ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][119]                                                                                                                                                                                                       ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                                                                                                                                        ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][104]                                                                                                                                                                                                       ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][119]                                                                                                                                                                                                       ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                                                                                                                        ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff    ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|regoutff  ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff    ;
; 3.648 ; 3.866        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|regoutff  ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|button_debounced                                                                                                                                                                                                                                                                                                                  ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[0]                                                                                                                                                                                                                                                                                                                          ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[1]                                                                                                                                                                                                                                                                                                                          ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[2]                                                                                                                                                                                                                                                                                                                          ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[3]                                                                                                                                                                                                                                                                                                                          ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[4]                                                                                                                                                                                                                                                                                                                          ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[5]                                                                                                                                                                                                                                                                                                                          ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[6]                                                                                                                                                                                                                                                                                                                          ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[7]                                                                                                                                                                                                                                                                                                                          ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[8]                                                                                                                                                                                                                                                                                                                          ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[9]                                                                                                                                                                                                                                                                                                                          ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]                                                                                                                                                                                                                                                                                             ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                                                                                          ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                                                          ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                                                                                                                                          ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                                                                                                                                          ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                                                                                                                                          ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                                                                                                                                          ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                                                                                          ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                                                                          ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]                                                                                                                                                                                                                                                                                          ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]                                                                                                                                                                                                                                                                                          ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]                                                                                                                                                                                                                                                                                          ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]                                                                                                                                                                                                                                                                                          ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57]                                                                                                                                                                                                                                                                                          ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[60]                                                                                                                                                                                                                                                                                          ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63]                                                                                                                                                                                                                                                                                          ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[92]                                                                                                                                                                                                                                                                                          ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff    ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff  ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff    ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff  ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff    ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff  ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff    ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff  ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff    ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff  ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff    ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff  ;
; 3.649 ; 3.867        ; 0.218          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff    ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'                                                                                                                                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                          ; Clock Edge ; Target                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 3.971 ; 3.971        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                             ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[0]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[10] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[11] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[12] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[19] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[1]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[21] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[22] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[23] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[28] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[29] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[2]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[30] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[3]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[4]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[5]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[6]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[7]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[8]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[9]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr_hip  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[51] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[0]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[10] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[11] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[12] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[19] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[1]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[21] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[22] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[23] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[28] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[29] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[2]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[30] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[3]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[4]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[5]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[6]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[7]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[8]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[9]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr_hip  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[51] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip  ;
; 4.023 ; 4.023        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                             ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pcie_refclk'                                                                                                                                             ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                        ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------+
; 4.824 ; 4.824        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; pcie_refclk~input|o                                                                                           ;
; 4.931 ; 4.931        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 4.940 ; 4.940        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0]           ;
; 4.940 ; 4.940        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]           ;
; 4.940 ; 4.940        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2]           ;
; 4.940 ; 4.940        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk          ;
; 4.940 ; 4.940        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; pcie_refclk~input|i                                                                                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; pcie_refclk~input|i                                                                                           ;
; 5.058 ; 5.058        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0]           ;
; 5.058 ; 5.058        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]           ;
; 5.058 ; 5.058        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2]           ;
; 5.058 ; 5.058        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk          ;
; 5.058 ; 5.058        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.067 ; 5.067        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 5.168 ; 5.168        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; pcie_refclk~input|o                                                                                           ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; pcie_refclk ; Rise       ; pcie_refclk                                                                                                   ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.705 ; 49.938       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a58~portb_address_reg0                                                         ;
; 49.705 ; 49.938       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a86~portb_address_reg0                                                         ;
; 49.705 ; 49.938       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a8~portb_address_reg0                                                          ;
; 49.706 ; 49.939       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a140~portb_address_reg0                                                        ;
; 49.706 ; 49.939       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a18~portb_address_reg0                                                         ;
; 49.706 ; 49.939       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a54~portb_address_reg0                                                         ;
; 49.706 ; 49.939       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a68~portb_address_reg0                                                         ;
; 49.706 ; 49.939       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a72~portb_address_reg0                                                         ;
; 49.706 ; 49.939       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a80~portb_address_reg0                                                         ;
; 49.707 ; 49.940       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a100~portb_address_reg0                                                        ;
; 49.707 ; 49.940       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a126~portb_address_reg0                                                        ;
; 49.707 ; 49.940       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a136~portb_address_reg0                                                        ;
; 49.707 ; 49.940       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a28~portb_address_reg0                                                         ;
; 49.707 ; 49.940       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a30~portb_address_reg0                                                         ;
; 49.707 ; 49.940       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a88~portb_address_reg0                                                         ;
; 49.707 ; 49.940       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a96~portb_address_reg0                                                         ;
; 49.707 ; 49.940       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a98~portb_address_reg0                                                         ;
; 49.708 ; 49.941       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a108~portb_address_reg0                                                        ;
; 49.708 ; 49.941       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a110~portb_address_reg0                                                        ;
; 49.708 ; 49.941       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a130~portb_address_reg0                                                        ;
; 49.708 ; 49.941       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a132~portb_address_reg0                                                        ;
; 49.708 ; 49.941       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a134~portb_address_reg0                                                        ;
; 49.708 ; 49.941       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a16~portb_address_reg0                                                         ;
; 49.708 ; 49.941       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a20~portb_address_reg0                                                         ;
; 49.708 ; 49.941       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.708 ; 49.941       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a42~portb_address_reg0                                                         ;
; 49.708 ; 49.941       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a70~portb_address_reg0                                                         ;
; 49.708 ; 49.941       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a76~portb_address_reg0                                                         ;
; 49.708 ; 49.941       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a90~portb_address_reg0                                                         ;
; 49.709 ; 49.942       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a102~portb_address_reg0                                                        ;
; 49.709 ; 49.942       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a114~portb_address_reg0                                                        ;
; 49.709 ; 49.942       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a118~portb_address_reg0                                                        ;
; 49.709 ; 49.942       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a138~portb_address_reg0                                                        ;
; 49.709 ; 49.942       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a22~portb_address_reg0                                                         ;
; 49.709 ; 49.942       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a50~portb_address_reg0                                                         ;
; 49.709 ; 49.942       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a62~portb_address_reg0                                                         ;
; 49.709 ; 49.942       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a6~portb_address_reg0                                                          ;
; 49.709 ; 49.942       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a74~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a106~portb_address_reg0                                                        ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a142~portb_address_reg0                                                        ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a14~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a24~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a26~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a32~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a34~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a40~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a44~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a46~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a48~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a4~portb_address_reg0                                                          ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a52~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a66~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a78~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a82~portb_address_reg0                                                         ;
; 49.710 ; 49.943       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a84~portb_address_reg0                                                         ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a104~portb_address_reg0                                                        ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a112~portb_address_reg0                                                        ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a120~portb_address_reg0                                                        ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a122~portb_address_reg0                                                        ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a124~portb_address_reg0                                                        ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a128~portb_address_reg0                                                        ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a12~portb_address_reg0                                                         ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a2~portb_address_reg0                                                          ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a56~portb_address_reg0                                                         ;
; 49.711 ; 49.944       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a60~portb_address_reg0                                                         ;
; 49.712 ; 49.945       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a10~portb_address_reg0                                                         ;
; 49.712 ; 49.945       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a116~portb_address_reg0                                                        ;
; 49.712 ; 49.945       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a38~portb_address_reg0                                                         ;
; 49.712 ; 49.945       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a92~portb_address_reg0                                                         ;
; 49.712 ; 49.945       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a94~portb_address_reg0                                                         ;
; 49.716 ; 49.949       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a64~portb_address_reg0                                                         ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[374] ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[375] ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[376] ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[377] ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[378] ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[379] ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[380] ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[381] ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[382] ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[383] ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[384] ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[385] ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ;
; 49.757 ; 49.975       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ;
; 49.759 ; 49.977       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ;
; 49.759 ; 49.977       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ;
; 49.759 ; 49.977       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ;
; 49.759 ; 49.977       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ;
; 49.759 ; 49.977       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ;
; 49.759 ; 49.977       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.435  ; 2.496  ; Rise       ; altera_reserved_tck                                                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 4.674  ; 4.686  ; Rise       ; altera_reserved_tck                                                                               ;
; hs_clk              ; clk_50              ; -0.522 ; -0.332 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d1               ; clk_50              ; -0.013 ; 0.200  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d2               ; clk_50              ; -0.153 ; 0.049  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_n              ; clk_50              ; -0.347 ; -0.011 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_p              ; clk_50              ; -0.337 ; -0.058 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; clk_50              ; -0.059 ; 0.241  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_p              ; clk_50              ; -0.151 ; 0.155  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_n              ; clk_50              ; -0.051 ; 0.242  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_p              ; clk_50              ; 0.268  ; 0.495  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; user_buttons[*]     ; clk_50              ; 0.586  ; 0.845  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[1]    ; clk_50              ; 0.586  ; 0.845  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; pcie_refclk         ; 1.211  ; 1.503  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd1_p              ; pcie_refclk         ; 1.762  ; 1.992  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_n              ; pcie_refclk         ; 1.252  ; 1.544  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_p              ; pcie_refclk         ; 1.738  ; 1.976  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; pcie_perstn         ; pcie_refclk         ; 2.784  ; 3.116  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.794  ; 0.740  ; Rise       ; altera_reserved_tck                                                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 0.075  ; 0.021  ; Rise       ; altera_reserved_tck                                                                               ;
; hs_clk              ; clk_50              ; 1.500  ; 1.319  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d1               ; clk_50              ; 1.355  ; 1.200  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d2               ; clk_50              ; 1.120  ; 0.988  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_n              ; clk_50              ; 1.070  ; 0.745  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_p              ; clk_50              ; 1.074  ; 0.813  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; clk_50              ; 0.795  ; 0.505  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_p              ; clk_50              ; 1.118  ; 0.882  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_n              ; clk_50              ; 0.789  ; 0.505  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_p              ; clk_50              ; 0.980  ; 0.723  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; user_buttons[*]     ; clk_50              ; 0.491  ; 0.201  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[1]    ; clk_50              ; 0.491  ; 0.201  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; pcie_refclk         ; -0.656 ; -0.939 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd1_p              ; pcie_refclk         ; -1.186 ; -1.410 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_n              ; pcie_refclk         ; -0.696 ; -0.979 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_p              ; pcie_refclk         ; -1.163 ; -1.394 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; pcie_perstn         ; pcie_refclk         ; -2.152 ; -2.469 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                         ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                               ; altera_reserved_tck ; 12.163 ; 12.680 ; Fall       ; altera_reserved_tck                                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50              ; 5.148  ; 5.006  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50              ; 4.899  ; 4.842  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50              ; 7.434  ; 7.503  ; Rise       ; clk_50                                                                                            ;
; our_led[*]                                                                                                                                                                        ; pcie_refclk         ; 12.111 ; 11.923 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[0]                                                                                                                                                                       ; pcie_refclk         ; 10.140 ; 10.133 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[1]                                                                                                                                                                       ; pcie_refclk         ; 11.415 ; 11.291 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[3]                                                                                                                                                                       ; pcie_refclk         ; 12.111 ; 11.923 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_led[*]                                                                                                                                                                       ; pcie_refclk         ; 10.711 ; 10.941 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[0]                                                                                                                                                                      ; pcie_refclk         ; 8.692  ; 8.834  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[1]                                                                                                                                                                      ; pcie_refclk         ; 10.711 ; 10.941 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[2]                                                                                                                                                                      ; pcie_refclk         ; 10.567 ; 10.671 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[3]                                                                                                                                                                      ; pcie_refclk         ; 9.400  ; 9.451  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_refclk         ; 6.223  ; 6.254  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_refclk         ; 5.778  ; 5.714  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_refclk         ; 5.725  ; 5.667  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_refclk         ; 5.778  ; 5.714  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_refclk         ; 5.725  ; 5.667  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                         ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                               ; altera_reserved_tck ; 10.264 ; 10.782 ; Fall       ; altera_reserved_tck                                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50              ; 4.715  ; 4.565  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50              ; 4.593  ; 4.541  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50              ; 7.076  ; 7.155  ; Rise       ; clk_50                                                                                            ;
; our_led[*]                                                                                                                                                                        ; pcie_refclk         ; 9.735  ; 9.730  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[0]                                                                                                                                                                       ; pcie_refclk         ; 9.735  ; 9.730  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[1]                                                                                                                                                                       ; pcie_refclk         ; 10.960 ; 10.841 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[3]                                                                                                                                                                       ; pcie_refclk         ; 11.628 ; 11.447 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_led[*]                                                                                                                                                                       ; pcie_refclk         ; 8.344  ; 8.482  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[0]                                                                                                                                                                      ; pcie_refclk         ; 8.344  ; 8.482  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[1]                                                                                                                                                                      ; pcie_refclk         ; 10.283 ; 10.505 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[2]                                                                                                                                                                      ; pcie_refclk         ; 10.144 ; 10.245 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[3]                                                                                                                                                                      ; pcie_refclk         ; 9.024  ; 9.073  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_refclk         ; 5.951  ; 5.981  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_refclk         ; 5.524  ; 5.463  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_refclk         ; 5.473  ; 5.417  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_refclk         ; 5.524  ; 5.463  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_refclk         ; 5.473  ; 5.417  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Propagation Delay                                                                                                                                                                                                    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port  ; Output Port                                                                                                                                                                  ; RR    ; RF ; FR ; FF    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 6.414 ;    ;    ; 6.787 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 6.414 ;    ;    ; 6.787 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 6.414 ;    ;    ; 6.787 ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                                                                                                                                                            ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port  ; Output Port                                                                                                                                                                  ; RR    ; RF ; FR ; FF    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 6.175 ;    ;    ; 6.538 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 6.175 ;    ;    ; 6.538 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 6.175 ;    ;    ; 6.538 ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 2.909  ; 0.000         ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.414  ; 0.000         ;
; n/a                                                                                               ; 15.472 ; 0.000         ;
; clk_50                                                                                            ; 16.225 ; 0.000         ;
; altera_reserved_tck                                                                               ; 47.070 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                          ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; -0.037 ; -0.037        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 0.079  ; 0.000         ;
; altera_reserved_tck                                                                               ; 0.179  ; 0.000         ;
; clk_50                                                                                            ; 0.180  ; 0.000         ;
; n/a                                                                                               ; 2.525  ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                                      ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 4.769  ; 0.000         ;
; altera_reserved_tck                                                                               ; 49.260 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                                      ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                             ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+-------+---------------+
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.478 ; 0.000         ;
; altera_reserved_tck                                                                               ; 0.690 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                           ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------+--------+---------------+
; clk_50                                                                                            ; 0.000  ; 0.000         ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout     ; 2.000  ; 0.000         ;
; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout        ; 2.000  ; 0.000         ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.679  ; 0.000         ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; 3.744  ; 0.000         ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; 3.994  ; 0.000         ;
; pcie_refclk                                                                                       ; 4.570  ; 0.000         ;
; altera_reserved_tck                                                                               ; 49.415 ; 0.000         ;
+---------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                      ; Launch Clock                                                                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; 2.909 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                                                                                                  ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|reconfig_togxb_busy_reg[0]                                                        ; clk_50                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; 4.000        ; 1.440      ; 2.468      ;
; 5.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a108~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.088      ; 2.958      ;
; 5.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a40~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.088      ; 2.911      ;
; 5.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a36~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.094      ; 2.903      ;
; 5.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a34~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.088      ; 2.892      ;
; 5.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a42~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.093      ; 2.873      ;
; 5.264 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a24~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.145      ; 2.890      ;
; 5.265 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a84~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.146      ; 2.890      ;
; 5.273 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a44~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.108      ; 2.844      ;
; 5.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a80~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.136      ; 2.854      ;
; 5.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a18~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.134      ; 2.843      ;
; 5.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a50~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.090      ; 2.788      ;
; 5.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a42~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.097      ; 2.788      ;
; 5.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a4~porta_address_reg0   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.138      ; 2.822      ;
; 5.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a36~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.098      ; 2.780      ;
; 5.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a34~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.092      ; 2.766      ;
; 5.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 2.592      ;
; 5.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a64~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.139      ; 2.775      ;
; 5.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a140~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.144      ; 2.774      ;
; 5.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a28~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.147      ; 2.774      ;
; 5.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a106~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.083      ; 2.707      ;
; 5.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.015     ; 2.584      ;
; 5.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a108~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.084      ; 2.695      ;
; 5.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a30~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.148      ; 2.758      ;
; 5.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a24~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.150      ; 2.757      ;
; 5.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a78~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.149      ; 2.756      ;
; 5.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a110~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.081      ; 2.676      ;
; 5.441 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 2.479      ;
; 5.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a122~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.109      ; 2.664      ;
; 5.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.033     ; 2.490      ;
; 5.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.043     ; 2.475      ;
; 5.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 2.478      ;
; 5.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.470      ;
; 5.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a136~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.128      ; 2.660      ;
; 5.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.467      ;
; 5.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a30~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.143      ; 2.667      ;
; 5.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a28~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.142      ; 2.658      ;
; 5.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a142~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.139      ; 2.655      ;
; 5.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.452      ;
; 5.495 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a76~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.140      ; 2.654      ;
; 5.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 2.444      ;
; 5.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a74~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.141      ; 2.645      ;
; 5.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a110~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.085      ; 2.578      ;
; 5.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a140~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.139      ; 2.632      ;
; 5.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a40~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.092      ; 2.583      ;
; 5.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 2.433      ;
; 5.523 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 2.403      ;
; 5.524 ; current_state.WRITE_CONFIG                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.562      ; 2.885      ;
; 5.524 ; current_state.WRITE_CONFIG                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.562      ; 2.885      ;
; 5.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 2.392      ;
; 5.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a98~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.082      ; 2.561      ;
; 5.535 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a106~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.087      ; 2.561      ;
; 5.535 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 2.403      ;
; 5.537 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.409      ;
; 5.539 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.407      ;
; 5.539 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 2.401      ;
; 5.543 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.048     ; 2.396      ;
; 5.551 ; current_state.DATA_TRANSFER                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.565      ; 2.861      ;
; 5.551 ; current_state.DATA_TRANSFER                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.565      ; 2.861      ;
; 5.551 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 2.387      ;
; 5.562 ; current_state.DATA_TRANSFER                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[43]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.561      ; 2.846      ;
; 5.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a22~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.148      ; 2.595      ;
; 5.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a94~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.140      ; 2.587      ;
; 5.563 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a120~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.079      ; 2.525      ;
; 5.563 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a20~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.148      ; 2.594      ;
; 5.563 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.383      ;
; 5.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a44~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.126      ; 2.571      ;
; 5.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a44~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.128      ; 2.567      ;
; 5.571 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.375      ;
; 5.575 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 2.345      ;
; 5.575 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a84~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.151      ; 2.585      ;
; 5.577 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|regoutff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.049     ; 2.361      ;
; 5.578 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a22~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.153      ; 2.584      ;
; 5.578 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a60~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.115      ; 2.546      ;
; 5.580 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 2.372      ;
; 5.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a46~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.146      ; 2.573      ;
; 5.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.364      ;
; 5.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.364      ;
; 5.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a112~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.093      ; 2.516      ;
; 5.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a20~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.153      ; 2.576      ;
; 5.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.061     ; 2.340      ;
; 5.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 2.366      ;
; 5.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a98~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.078      ; 2.499      ;
; 5.591 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 2.349      ;
; 5.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 2.325      ;
; 5.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a28~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.144      ; 2.555      ;
; 5.599 ; current_state.WRITE_CONFIG                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[46]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.555      ; 2.803      ;
; 5.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a118~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.071      ; 2.480      ;
; 5.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a30~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.145      ; 2.554      ;
; 5.601 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a112~porta_address_reg0 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.075      ; 2.483      ;
; 5.602 ; current_state.WRITE_CONFIG                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.555      ; 2.800      ;
; 5.606 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.340      ;
; 5.619 ; current_state.WRITE_COLUMNS                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.562      ; 2.790      ;
; 5.619 ; current_state.WRITE_COLUMNS                                                                                                                                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.562      ; 2.790      ;
; 5.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.326      ;
; 5.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11]                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.041     ; 2.326      ;
; 5.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                           ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; -0.047     ; 2.318      ;
; 5.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a24~porta_address_reg0  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.147      ; 2.533      ;
; 5.624 ; current_state.WRITE_ENABLE                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.561      ; 2.784      ;
; 5.624 ; current_state.WRITE_ENABLE                                                                                                                                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 8.000        ; 0.561      ; 2.784      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                     ; To Node                                                                                                ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 3.414 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]            ; clk_50                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 4.000        ; 0.576      ; 1.089      ;
; 4.283 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_channel[1]                                                                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 3.631      ;
; 4.287 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_channel[1]                                                                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 3.627      ;
; 4.335 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 3.592      ;
; 4.336 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 3.591      ;
; 4.343 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 3.584      ;
; 4.344 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 3.583      ;
; 4.351 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_channel[1]                                                                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[61] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 3.563      ;
; 4.353 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[4]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 3.574      ;
; 4.354 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[4]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 3.573      ;
; 4.355 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_channel[1]                                                                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[60] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 3.559      ;
; 4.370 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[5]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.033     ; 3.584      ;
; 4.379 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[5]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 3.560      ;
; 4.385 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[5]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 3.542      ;
; 4.386 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[5]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 3.541      ;
; 4.406 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[5]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.033     ; 3.548      ;
; 4.406 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[5]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 3.533      ;
; 4.419 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_channel[1]                                                                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[59] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 3.495      ;
; 4.423 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_channel[1]                                                                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[58] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 3.491      ;
; 4.425 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[5]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.488      ;
; 4.426 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.034     ; 3.527      ;
; 4.426 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.034     ; 3.527      ;
; 4.426 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[34]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.034     ; 3.527      ;
; 4.426 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[50]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.034     ; 3.527      ;
; 4.426 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[66]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.034     ; 3.527      ;
; 4.427 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 3.500      ;
; 4.428 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.060     ; 3.499      ;
; 4.428 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]                                                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.162      ; 3.721      ;
; 4.429 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[5]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.484      ;
; 4.443 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[25]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.034     ; 3.510      ;
; 4.443 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[27]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.034     ; 3.510      ;
; 4.449 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[5]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[5]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 3.490      ;
; 4.452 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|wrapup_tag[1]                                                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.162      ; 3.697      ;
; 4.453 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 3.493      ;
; 4.453 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 3.493      ;
; 4.453 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[34]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 3.493      ;
; 4.453 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[50]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 3.493      ;
; 4.453 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[66]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 3.493      ;
; 4.454 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[15]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.052     ; 3.481      ;
; 4.461 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[10]                                                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[63] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 3.456      ;
; 4.465 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[10]                                                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[62] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 3.452      ;
; 4.470 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[25]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 3.476      ;
; 4.470 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[27]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.041     ; 3.476      ;
; 4.475 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[16]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.030     ; 3.482      ;
; 4.475 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[48]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.030     ; 3.482      ;
; 4.475 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[32]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.030     ; 3.482      ;
; 4.476 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[3]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.052     ; 3.459      ;
; 4.476 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[35]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.052     ; 3.459      ;
; 4.476 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[51]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.052     ; 3.459      ;
; 4.476 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[67]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.052     ; 3.459      ;
; 4.481 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[15]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.059     ; 3.447      ;
; 4.482 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRKhyDM[4]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVROcWEw[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.042     ; 3.463      ;
; 4.482 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRKhyDM[4]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVROcWEw[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.042     ; 3.463      ;
; 4.482 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRKhyDM[4]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVROcWEw[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.042     ; 3.463      ;
; 4.482 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[30]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 3.457      ;
; 4.482 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[46]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 3.457      ;
; 4.483 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.034     ; 3.470      ;
; 4.483 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.034     ; 3.470      ;
; 4.483 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[34]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.034     ; 3.470      ;
; 4.483 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[50]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.034     ; 3.470      ;
; 4.483 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[66]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.034     ; 3.470      ;
; 4.486 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 3.463      ;
; 4.486 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 3.463      ;
; 4.486 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[34]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 3.463      ;
; 4.486 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[50]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 3.463      ;
; 4.486 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRfidSV[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[66]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 3.463      ;
; 4.487 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 3.454      ;
; 4.487 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_channel[1]                                                                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[57] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 3.427      ;
; 4.491 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_channel[1]                                                                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[56] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 3.423      ;
; 4.492 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 3.434      ;
; 4.493 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[5]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[61] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.420      ;
; 4.494 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRFuQLl[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.046     ; 3.447      ;
; 4.496 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRMmFmp[1]                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVROcWEw[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.039     ; 3.452      ;
; 4.496 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRMmFmp[1]                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVROcWEw[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.039     ; 3.452      ;
; 4.496 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRMmFmp[1]                                                                                               ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVROcWEw[1]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.039     ; 3.452      ;
; 4.496 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRdlnUs[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.061     ; 3.430      ;
; 4.496 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.034     ; 3.457      ;
; 4.496 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.034     ; 3.457      ;
; 4.496 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[34]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.034     ; 3.457      ;
; 4.496 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[50]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.034     ; 3.457      ;
; 4.496 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[66]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.034     ; 3.457      ;
; 4.497 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|recvbuf_start_offset[5]                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|rdrq_address[60] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.416      ;
; 4.499 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.034     ; 3.454      ;
; 4.499 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.034     ; 3.454      ;
; 4.499 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[34]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.034     ; 3.454      ;
; 4.499 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[50]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.034     ; 3.454      ;
; 4.499 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[3]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[66]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.034     ; 3.454      ;
; 4.500 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[25]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.034     ; 3.453      ;
; 4.500 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[2]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[27]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.034     ; 3.453      ;
; 4.501 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[23]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 3.438      ;
; 4.501 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[7]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 3.438      ;
; 4.501 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[8]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 3.438      ;
; 4.501 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[55]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 3.438      ;
; 4.501 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[71]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 3.438      ;
; 4.501 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRalwrK:SVRMYgbJ|SVRGKeQn[1]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[39]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.048     ; 3.438      ;
; 4.502 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[2]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 3.447      ;
; 4.502 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[0]                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 3.447      ;
; 4.502 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[34]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 3.447      ;
; 4.502 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[50]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 3.447      ;
; 4.502 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRignKZ[0]                                                                                                                 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRFoNQp:SVRWNQzB|SVRMcPMP[66]                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.038     ; 3.447      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 15.472 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                               ; n/a         ; 20.000       ; 0.000      ; 4.528      ;
; 15.472 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                               ; n/a         ; 20.000       ; 0.000      ; 4.528      ;
; 15.472 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                               ; n/a         ; 20.000       ; 0.000      ; 4.528      ;
; 15.594 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50                                                                                            ; n/a         ; 20.000       ; -1.782     ; 2.624      ;
; 16.506 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.462     ; 1.032      ;
; 16.737 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.473     ; 0.790      ;
; 16.737 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.473     ; 0.790      ;
; 16.766 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.473     ; 0.761      ;
; 16.766 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.473     ; 0.761      ;
; 17.142 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 20.000       ; -1.785     ; 1.073      ;
; 17.151 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 20.000       ; -1.785     ; 1.064      ;
; 17.219 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 20.000       ; -1.785     ; 0.996      ;
; 17.224 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 20.000       ; -1.785     ; 0.991      ;
; 17.237 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 20.000       ; -1.785     ; 0.978      ;
; 17.276 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 20.000       ; -1.785     ; 0.939      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.225 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 3.719      ;
; 16.372 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.040     ; 3.575      ;
; 16.482 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 3.464      ;
; 16.508 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 3.436      ;
; 16.628 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.045     ; 3.314      ;
; 16.647 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 3.299      ;
; 16.775 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.042     ; 3.170      ;
; 16.803 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 3.143      ;
; 16.885 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 3.059      ;
; 16.911 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.045     ; 3.031      ;
; 16.916 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 3.028      ;
; 16.955 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.045     ; 2.987      ;
; 16.967 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.979      ;
; 17.050 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.894      ;
; 17.052 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.894      ;
; 17.074 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.872      ;
; 17.102 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.042     ; 2.843      ;
; 17.149 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[0]      ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 2.801      ;
; 17.206 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.738      ;
; 17.212 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.732      ;
; 17.238 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.045     ; 2.704      ;
; 17.254 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[11]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.040     ; 2.693      ;
; 17.285 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.042     ; 2.660      ;
; 17.298 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[9]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.648      ;
; 17.319 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.045     ; 2.623      ;
; 17.329 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.058     ; 1.880      ;
; 17.345 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.058     ; 1.864      ;
; 17.370 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.574      ;
; 17.377 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.567      ;
; 17.380 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.058     ; 1.829      ;
; 17.455 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.489      ;
; 17.476 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.058     ; 1.733      ;
; 17.477 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.467      ;
; 17.478 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.042     ; 2.467      ;
; 17.508 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 2.442      ;
; 17.533 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[3]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.411      ;
; 17.554 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[31]                                               ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.058     ; 1.655      ;
; 17.555 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.056     ; 1.656      ;
; 17.560 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 2.390      ;
; 17.561 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 2.389      ;
; 17.568 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 2.382      ;
; 17.569 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 2.381      ;
; 17.591 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.357      ;
; 17.605 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.040     ; 2.342      ;
; 17.619 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[4] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.056     ; 1.592      ;
; 17.623 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                          ; clk_50       ; clk_50      ; 20.000       ; -0.046     ; 2.318      ;
; 17.626 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                          ; clk_50       ; clk_50      ; 20.000       ; -0.046     ; 2.315      ;
; 17.629 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.039     ; 2.319      ;
; 17.646 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.045     ; 2.296      ;
; 17.653 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 2.297      ;
; 17.653 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 2.297      ;
; 17.655 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.034     ; 2.298      ;
; 17.656 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 2.294      ;
; 17.657 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[11]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.042     ; 2.288      ;
; 17.658 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[15]                                               ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.058     ; 1.551      ;
; 17.677 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                          ; clk_50       ; clk_50      ; 20.000       ; -0.046     ; 2.264      ;
; 17.697 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[6]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.247      ;
; 17.701 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[9]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                              ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.243      ;
; 17.715 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; clk_50       ; clk_50      ; 20.000       ; -0.034     ; 2.238      ;
; 17.716 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; clk_50       ; clk_50      ; 20.000       ; -0.034     ; 2.237      ;
; 17.736 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; clk_50       ; clk_50      ; 20.000       ; -0.040     ; 2.211      ;
; 17.739 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; clk_50       ; clk_50      ; 20.000       ; -0.042     ; 2.206      ;
; 17.748 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                          ; clk_50       ; clk_50      ; 20.000       ; -0.045     ; 2.194      ;
; 17.765 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.035     ; 2.187      ;
; 17.773 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                          ; clk_50       ; clk_50      ; 20.000       ; -0.046     ; 2.168      ;
; 17.782 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[8]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.162      ;
; 17.787 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.045     ; 2.155      ;
; 17.791 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 2.159      ;
; 17.794 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19] ; clk_50       ; clk_50      ; 20.000       ; -0.045     ; 2.148      ;
; 17.799 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[19]        ; clk_50       ; clk_50      ; 20.000       ; -0.045     ; 2.143      ;
; 17.801 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.046     ; 2.140      ;
; 17.804 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[7]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.OFFSETS_PDEN_RD               ; clk_50       ; clk_50      ; 20.000       ; -0.043     ; 2.140      ;
; 17.806 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.034     ; 2.147      ;
; 17.806 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk_50       ; clk_50      ; 20.000       ; -0.034     ; 2.147      ;
; 17.809 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk_50       ; clk_50      ; 20.000       ; -0.034     ; 2.144      ;
; 17.811 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.046     ; 2.130      ;
; 17.821 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[31]                                                      ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ; clk_50       ; clk_50      ; 20.000       ; -0.058     ; 1.388      ;
; 17.825 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; clk_50       ; clk_50      ; 20.000       ; -0.035     ; 2.127      ;
; 17.826 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; clk_50       ; clk_50      ; 20.000       ; -0.035     ; 2.126      ;
; 17.835 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.042     ; 2.110      ;
; 17.851 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 2.099      ;
; 17.852 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 2.098      ;
; 17.858 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 2.092      ;
; 17.858 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 2.092      ;
; 17.861 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 2.089      ;
; 17.861 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 2.089      ;
; 17.862 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.046     ; 2.079      ;
; 17.864 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; clk_50       ; clk_50      ; 20.000       ; -0.042     ; 2.081      ;
; 17.864 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[25]        ; clk_50       ; clk_50      ; 20.000       ; -0.042     ; 2.081      ;
; 17.866 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.034     ; 2.087      ;
; 17.867 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.034     ; 2.086      ;
; 17.880 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; clk_50       ; clk_50      ; 20.000       ; -0.035     ; 2.072      ;
; 17.881 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; clk_50       ; clk_50      ; 20.000       ; -0.035     ; 2.071      ;
; 17.894 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[5]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.040     ; 2.053      ;
; 17.909 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[2]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.034     ; 2.044      ;
; 17.913 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.035     ; 2.039      ;
; 17.913 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; clk_50       ; clk_50      ; 20.000       ; -0.035     ; 2.039      ;
; 17.916 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[0]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; clk_50       ; clk_50      ; 20.000       ; -0.035     ; 2.036      ;
; 17.924 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]        ; clk_50       ; clk_50      ; 20.000       ; -0.042     ; 2.021      ;
; 17.926 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                        ; clk_50       ; clk_50      ; 20.000       ; -0.045     ; 2.016      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 3.233      ;
; 47.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 3.232      ;
; 47.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 3.204      ;
; 47.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.333      ; 3.149      ;
; 47.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 3.132      ;
; 47.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 3.051      ;
; 47.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 3.035      ;
; 47.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 2.960      ;
; 47.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 2.858      ;
; 47.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 2.692      ;
; 47.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.306      ; 2.382      ;
; 47.924 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 2.379      ;
; 47.976 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 2.321      ;
; 48.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.300      ; 2.177      ;
; 48.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 2.076      ;
; 48.650 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 1.635      ;
; 48.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 1.414      ;
; 48.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 1.358      ;
; 48.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 1.351      ;
; 48.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 1.334      ;
; 48.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 1.302      ;
; 49.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 1.282      ;
; 49.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 0.942      ;
; 49.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.312      ; 0.710      ;
; 96.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.837      ;
; 96.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.831      ;
; 96.076 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.830      ;
; 96.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.827      ;
; 96.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.826      ;
; 96.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.826      ;
; 96.082 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.824      ;
; 96.083 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.823      ;
; 96.086 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.820      ;
; 96.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.819      ;
; 96.089 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.817      ;
; 96.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.816      ;
; 96.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.815      ;
; 96.093 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.813      ;
; 96.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.812      ;
; 96.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.806      ;
; 96.220 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.703      ;
; 96.226 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.697      ;
; 96.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.696      ;
; 96.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.693      ;
; 96.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.692      ;
; 96.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.690      ;
; 96.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.689      ;
; 96.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a122~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.097      ; 3.869      ;
; 96.237 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.669      ;
; 96.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.683      ;
; 96.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.665      ;
; 96.244 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.662      ;
; 96.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.661      ;
; 96.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.659      ;
; 96.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.658      ;
; 96.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.658      ;
; 96.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.657      ;
; 96.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.656      ;
; 96.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.654      ;
; 96.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.651      ;
; 96.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.650      ;
; 96.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a118~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.059      ; 3.811      ;
; 96.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.648      ;
; 96.259 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[2]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a122~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.097      ; 3.847      ;
; 96.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.647      ;
; 96.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.646      ;
; 96.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.645      ;
; 96.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a114~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.056      ; 3.793      ;
; 96.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a116~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.052      ; 3.781      ;
; 96.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a120~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.048      ; 3.773      ;
; 96.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.619      ;
; 96.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.619      ;
; 96.320 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.608      ;
; 96.320 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.608      ;
; 96.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a120~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.048      ; 3.676      ;
; 96.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.535      ;
; 96.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[11] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a50~portb_address_reg0            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.073      ; 3.691      ;
; 96.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.531      ;
; 96.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.528      ;
; 96.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.527      ;
; 96.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.531      ;
; 96.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.531      ;
; 96.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.531      ;
; 96.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.530      ;
; 96.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.530      ;
; 96.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.530      ;
; 96.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.525      ;
; 96.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.529      ;
; 96.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.529      ;
; 96.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.529      ;
; 96.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.524      ;
; 96.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.528      ;
; 96.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.528      ;
; 96.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.528      ;
; 96.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.528      ;
; 96.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.523      ;
; 96.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.527      ;
; 96.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.522      ;
; 96.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[11] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a122~portb_address_reg0           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.097      ; 3.703      ;
; 96.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.519      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                   ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.037 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                                                                               ; clk_50                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.761      ; 0.918      ;
; 0.078  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[1]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.418      ;
; 0.089  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[13]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.426      ;
; 0.124  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|sop                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_c4h1:auto_generated|ram_block1a36~porta_datain_reg0 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.464      ;
; 0.125  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_4_data[4]                                                                                               ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~porta_datain_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.461      ;
; 0.131  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[9]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.464      ;
; 0.135  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[11]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.468      ;
; 0.136  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[16]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.473      ;
; 0.137  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[14]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.474      ;
; 0.138  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[25]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.471      ;
; 0.139  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[8]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.472      ;
; 0.139  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[15]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.472      ;
; 0.141  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_4_data[5]                                                                                               ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~porta_datain_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.477      ;
; 0.141  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[24]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.478      ;
; 0.141  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[26]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.478      ;
; 0.142  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_highaddr_reg[2]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.226      ; 0.472      ;
; 0.142  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[3]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.479      ;
; 0.142  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[10]                                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.475      ;
; 0.142  ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[1]                                                                                              ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.475      ;
; 0.143  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_4_data[7]                                                                                               ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~porta_datain_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.479      ;
; 0.144  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_lowaddr_reg[13]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.223      ; 0.471      ;
; 0.145  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_4_data[6]                                                                                               ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~porta_datain_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.481      ;
; 0.146  ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[6]                                                                                              ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.479      ;
; 0.146  ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[7]                                                                                              ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1|ram_block2a18~porta_address_reg0                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.478      ;
; 0.149  ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[9]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.481      ;
; 0.149  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_highaddr_reg[1]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.226      ; 0.479      ;
; 0.149  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_highaddr_reg[8]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a36~porta_datain_reg0                                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.225      ; 0.478      ;
; 0.149  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_highaddr_reg[20]                                                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a36~porta_datain_reg0                                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.225      ; 0.478      ;
; 0.149  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[4]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.482      ;
; 0.149  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|msg_buf_real_word[5]                                                                                              ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.482      ;
; 0.153  ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[8]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.484      ;
; 0.153  ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[4]                                                                                              ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1|ram_block2a18~porta_address_reg0                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.485      ;
; 0.154  ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[2]                                                                                              ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.487      ;
; 0.156  ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[10]                                                                                             ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.487      ;
; 0.156  ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[7]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.488      ;
; 0.156  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufno_reg[5]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_address_reg0                                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.224      ; 0.484      ;
; 0.157  ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[6]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.489      ;
; 0.157  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_highaddr_reg[3]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.226      ; 0.487      ;
; 0.158  ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[6]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.489      ;
; 0.159  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_4_data[2]                                                                                               ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.494      ;
; 0.159  ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[8]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.491      ;
; 0.159  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_highaddr_reg[15]                                                                            ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a36~porta_datain_reg0                                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.225      ; 0.488      ;
; 0.159  ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[4]                                                                                              ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.492      ;
; 0.159  ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[8]                                                                                              ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1|ram_block2a18~porta_address_reg0                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.491      ;
; 0.160  ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[3]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.492      ;
; 0.163  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|bar_registers:bar_registers_ins|dma_bufaddr_highaddr_reg[0]                                                                             ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.226      ; 0.493      ;
; 0.166  ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[4]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.498      ;
; 0.167  ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[3]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.498      ;
; 0.168  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|unitr_4_data[0]                                                                                               ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.503      ;
; 0.170  ; current_state.WRITE_ROWS                                                                                                                                                                      ; current_state.WRITE_ROWS                                                                                                                                                                                                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.307      ;
; 0.170  ; current_state.WRITE_COLUMNS                                                                                                                                                                   ; current_state.WRITE_COLUMNS                                                                                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.307      ;
; 0.170  ; current_state.READ_ROWS                                                                                                                                                                       ; current_state.READ_ROWS                                                                                                                                                                                                                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.307      ;
; 0.170  ; current_state.READ_COLUMNS                                                                                                                                                                    ; current_state.READ_COLUMNS                                                                                                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.307      ;
; 0.170  ; current_state.WRITE_ENABLE                                                                                                                                                                    ; current_state.WRITE_ENABLE                                                                                                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.307      ;
; 0.170  ; current_state.WRITE_ENABLE_FROM_EMPTY                                                                                                                                                         ; current_state.WRITE_ENABLE_FROM_EMPTY                                                                                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.307      ;
; 0.170  ; current_state.WRITE_ENABLE_FROM_FE                                                                                                                                                            ; current_state.WRITE_ENABLE_FROM_FE                                                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.307      ;
; 0.170  ; current_state.WRITE_ENABLE_FROM_FULL                                                                                                                                                          ; current_state.WRITE_ENABLE_FROM_FULL                                                                                                                                                                                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.307      ;
; 0.170  ; current_state.READ_CONFIG                                                                                                                                                                     ; current_state.READ_CONFIG                                                                                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.307      ;
; 0.170  ; current_state.READ_ENABLE                                                                                                                                                                     ; current_state.READ_ENABLE                                                                                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 0.307      ;
; 0.170  ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[8]                                                                                              ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.503      ;
; 0.171  ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr|counter_reg_bit[7]                                                                                              ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.502      ;
; 0.171  ; current_state.DATA_TRANSFER                                                                                                                                                                   ; current_state.DATA_TRANSFER                                                                                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.307      ;
; 0.171  ; current_state.WAIT                                                                                                                                                                            ; current_state.WAIT                                                                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.307      ;
; 0.171  ; current_state.WAIT_FOR_FS                                                                                                                                                                     ; current_state.WAIT_FOR_FS                                                                                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.307      ;
; 0.171  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|done_packet                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_compose:tlp_compose|done_packet                                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.307      ;
; 0.171  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[4]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[4]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.307      ;
; 0.171  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[6]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[6]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.307      ;
; 0.171  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[5]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.307      ;
; 0.171  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[7]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[7]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.307      ;
; 0.171  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[1]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[1]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.307      ;
; 0.171  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[0]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.307      ;
; 0.171  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[3]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.307      ;
; 0.171  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[2]                                                                                        ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|track_pending[2]                                                                                                                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.307      ;
; 0.171  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|insert_tag[0]                                                                                           ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|insert_tag[0]                                                                                                                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.307      ;
; 0.176  ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[0]                                                                                              ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1|ram_block2a18~porta_address_reg0                                                                                              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.508      ;
; 0.178  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|wr_pointer[1]                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|wr_pointer[1]                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|wr_pointer[2]                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|wr_pointer[2]                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|wr_pointer[3]                                ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|wr_pointer[3]                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[2]                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[2]                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[1]                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[1]                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[0]                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|state[0]                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|had_wren                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|tlp_dissect:tlp_dissect|had_wren                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|rd_arb_busy                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|rd_arbiter:rd_arbiter_ins|rd_arb_busy                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|unitr_5_req                                                                                                         ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_5:unitr_5_ins|unitr_5_req                                                                                                                                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|unitr_4_close_pending                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|unitr_4_close_pending                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|user_w_write_8_open                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|user_w_write_8_open                                                                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|unitr_4_insession                                                                                                   ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_4:unitr_4_ins|unitr_4_insession                                                                                                                                               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_state.100                                                                                                 ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|quiesce_state.100                                                                                                                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_close_pending                                                                                               ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_close_pending                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_do_flush                                                                                                    ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_3:unitw_3_ins|unitw_3_do_flush                                                                                                                                                ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|req_segment[0]                                                                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|req_segment[0]                                                                                                                                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|req_segment[1]                                                                                                      ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|req_segment[1]                                                                                                                                                  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|wakeup_count[1]                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|wakeup_count[1]                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|wakeup_count[2]                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|wakeup_count[2]                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst0                                                                                                                                          ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst0                                                                                                                                                                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_empty                                                                                                       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|unitr_2_empty                                                                                                                                                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|this_segment[0]                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|this_segment[0]                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|this_segment[1]                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|this_segment[1]                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|segment_ready_2                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|segment_ready_2                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
; 0.178  ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|segment_ready_3                                                                                                     ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitr_2:unitr_2_ins|segment_ready_3                                                                                                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.307      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock                                                                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; 0.079 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[10]                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65]                                                                                                                                                                                                                                                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.106      ; 1.429      ;
; 0.082 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[10]                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[65]                                                                                                                                                                                                                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.106      ; 1.432      ;
; 0.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a44~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.255      ; 0.474      ;
; 0.119 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a80~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.458      ;
; 0.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.459      ;
; 0.121 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                                                                                               ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|reconfig_togxb_busy_reg[0]                                                                                                                                                                         ; clk_50                                                                                            ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.740      ; 2.045      ;
; 0.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a50~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.454      ;
; 0.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][121]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a120~porta_datain_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.456      ;
; 0.123 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][127]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a126~porta_datain_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.461      ;
; 0.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][118]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a118~porta_datain_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.459      ;
; 0.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][77]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a76~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.462      ;
; 0.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.460      ;
; 0.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][106]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a106~porta_datain_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.458      ;
; 0.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a82~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.462      ;
; 0.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.462      ;
; 0.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][139]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a138~porta_datain_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.466      ;
; 0.129 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[1]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                                                                                                                                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.114      ; 1.487      ;
; 0.129 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[1]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                                                                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.114      ; 1.487      ;
; 0.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.467      ;
; 0.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a48~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.462      ;
; 0.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.470      ;
; 0.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][94]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a94~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.462      ;
; 0.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a52~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.469      ;
; 0.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a60~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.463      ;
; 0.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.467      ;
; 0.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][134]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a134~porta_datain_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.469      ;
; 0.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][124]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a124~porta_datain_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.474      ;
; 0.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.466      ;
; 0.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.466      ;
; 0.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.473      ;
; 0.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][143]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a142~porta_datain_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.473      ;
; 0.135 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][120]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a120~porta_datain_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.469      ;
; 0.135 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a82~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.470      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][128]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a128~porta_datain_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.471      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][142]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a142~porta_datain_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.475      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][125]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a124~porta_datain_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.477      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a88~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.468      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][80]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a80~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.475      ;
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][137]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a136~porta_datain_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.464      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a48~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.470      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][138]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a138~porta_datain_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.469      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][85]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a84~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.473      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.478      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a62~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.470      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a66~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.472      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a96~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.468      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.476      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][126]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a126~porta_datain_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.466      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.475      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][95]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a94~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.475      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.471      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a66~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.479      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.479      ;
; 0.148 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[7]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]                                                                                                                                                                                                                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.119      ; 1.511      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][107]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a106~porta_datain_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.479      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][105]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a104~porta_datain_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.489      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a38~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.477      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.474      ;
; 0.149 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[7]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[45]                                                                                                                                                                                                                                                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.119      ; 1.512      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][75]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a74~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.481      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a90~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.480      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.478      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a128~porta_address_reg0                                                                                                                  ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.481      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.486      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a46~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.489      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][108]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.487      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][109]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a108~porta_datain_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.487      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a58~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.482      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a90~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.493      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.502      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.501      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a58~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.484      ;
; 0.160 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a38~porta_datain_reg0                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.489      ;
; 0.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.488      ;
; 0.164 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[3]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[91]                                                                                                                                                                                                                                                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.119      ; 1.527      ;
; 0.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.501      ;
; 0.170 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[24]                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[83]                                                                                                                                                                                                                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.096      ; 1.510      ;
; 0.171 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[24]                                                                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82]                                                                                                                                                                                                                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.096      ; 1.511      ;
; 0.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.511      ;
; 0.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                     ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.494      ;
; 0.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a56~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.506      ;
; 0.175 ; write_flag[1]                                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[123]                                                                                                                                                                                                                                                                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.100      ; 1.519      ;
; 0.176 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRXJgjG[0]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[99]                                                                                                                                                                                                                                                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.117      ; 1.537      ;
; 0.176 ; write_flag[1]                                                                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[123]                                                                                                                                                                                                                                                                                           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.094      ; 1.514      ;
; 0.179 ; debouncer:d2|button_sample                                                                                                                                                                                                                                                                                                                  ; debouncer:d2|button_sample                                                                                                                                                                                                                                                                                                                    ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; debouncer:d2|button_debounced                                                                                                                                                                                                                                                                                                               ; debouncer:d2|button_debounced                                                                                                                                                                                                                                                                                                                 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a82~porta_address_reg0                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.505      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.184 ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRkYKaD:SVRfzsAo|SVRTVbtZ[3]                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]                                                                                                                                                                                                                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 1.301      ; 1.729      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.312      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][78]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][78]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.312      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.312      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[51]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][51]                                                                                                                                                                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.312      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][122]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][122]                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.312      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][104]                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][104]                                                                                                                                                                                                      ; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.312      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.312      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.312      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.312      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.312      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.312      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[140]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[265] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[264] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[369] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[368] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.316      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.316      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[300] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[299] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.317      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[267] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.317      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[267] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[266] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.317      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.316      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                              ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                                  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                                  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[1]                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|read                                                                              ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[2]                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.OFFSETS_PDEN_WR                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                                                                            ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_en                                                                            ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                               ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                                                               ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.IDLE                                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                                                                 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                                                                 ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                                                                  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CH_ADV                                                                  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                              ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                              ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.307      ;
; 0.185 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[11]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.312      ;
; 0.186 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[16]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[17]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                                  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[3]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[4]                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[5]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[6]                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[6]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[7]                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[0]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[7]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[8]                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[12]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[13]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[14]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[15]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[15]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[16]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.315      ;
; 0.189 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.316      ;
; 0.191 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                                                                  ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.318      ;
; 0.197 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_reuse                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_READ                                                                  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.324      ;
; 0.197 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[10]                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.324      ;
; 0.198 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[3]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[6]                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[7]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[8]                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[2]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[2]                                                                     ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[15]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[7]                                                                     ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.IDLE                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.325      ;
; 0.199 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                                                              ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.326      ;
; 0.200 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[8]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.327      ;
; 0.200 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[13]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[5]                                                                     ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.327      ;
; 0.201 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[0]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[1]                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.328      ;
; 0.201 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[1]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[1]                                                                     ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.328      ;
; 0.202 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|done                                                                              ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_WAIT                                                                     ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.329      ;
; 0.202 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[0]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[0]                                                                     ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.329      ;
; 0.203 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[1]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[2]                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.330      ;
; 0.204 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.TEST_INPUT                                                                  ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.331      ;
; 0.204 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[1]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                                                               ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.331      ;
; 0.205 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[13]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[14]                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.332      ;
; 0.206 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_WR                                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.333      ;
; 0.209 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.336      ;
; 0.209 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]                                                         ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.336      ;
; 0.211 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                                                                           ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.338      ;
; 0.213 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated|counter_reg_bit[5] ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.340      ;
; 0.230 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CH_ADV                                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[3]                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.357      ;
; 0.246 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[27]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[28]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.374      ;
; 0.247 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.374      ;
; 0.248 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.375      ;
; 0.248 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.375      ;
; 0.248 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[14]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.376      ;
; 0.248 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[2]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.375      ;
; 0.248 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[10]                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[10]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.375      ;
; 0.248 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[22]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.375      ;
; 0.248 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[29]                                                      ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[30]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.376      ;
; 0.249 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_RD                                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_RD                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.376      ;
; 0.249 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[11]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.377      ;
; 0.249 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[5]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.376      ;
; 0.249 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[7]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.376      ;
; 0.249 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[14]                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[14]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.376      ;
; 0.250 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.377      ;
; 0.250 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.044      ; 0.378      ;
; 0.250 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[1]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.377      ;
; 0.250 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.377      ;
; 0.250 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[9]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[10]                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.377      ;
; 0.250 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[9]                                                                        ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.377      ;
; 0.251 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.378      ;
; 0.251 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[13]                                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[13]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.378      ;
; 0.251 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21]                                               ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22]                                               ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.378      ;
; 0.251 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[0]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[1]                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.378      ;
; 0.251 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[2]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[3]                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.378      ;
; 0.254 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[4]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[5]                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.381      ;
; 0.255 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[8]                                                       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[9]                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.382      ;
; 0.256 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]                                                ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]                                                ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.383      ;
; 0.267 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[10]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[10]                                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.394      ;
; 0.267 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[9]                                                    ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[9]                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.394      ;
; 0.267 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[15]                                                   ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[15]                                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.043      ; 0.394      ;
; 0.270 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|rx_done                                                                           ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.CAL_RX_RD                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.042      ; 0.396      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 2.525 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 0.000        ; -1.715     ; 0.810      ;
; 2.533 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 0.000        ; -1.715     ; 0.818      ;
; 2.559 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50                                                                                            ; n/a         ; 0.000        ; -1.715     ; 0.844      ;
; 2.585 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 0.000        ; -1.715     ; 0.870      ;
; 2.716 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 0.000        ; -1.715     ; 1.001      ;
; 2.727 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50                                                                                            ; n/a         ; 0.000        ; -1.715     ; 1.012      ;
; 3.013 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.358     ; 0.655      ;
; 3.013 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.358     ; 0.655      ;
; 3.036 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.358     ; 0.678      ;
; 3.036 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                                 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.358     ; 0.678      ;
; 3.282 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.348     ; 0.934      ;
; 3.564 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET       ; n/a                                                                                               ; n/a         ; 0.000        ; 0.000      ; 3.564      ;
; 3.564 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET        ; n/a                                                                                               ; n/a         ; 0.000        ; 0.000      ; 3.564      ;
; 3.564 ; pcie_perstn                                                                                                                                                                                                        ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET      ; n/a                                                                                               ; n/a         ; 0.000        ; 0.000      ; 3.564      ;
; 3.924 ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                      ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50                                                                                            ; n/a         ; 0.000        ; -1.712     ; 2.212      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                             ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[0]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 3.141      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRNEWRz[0]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 3.141      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[1]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 3.141      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRNEWRz[1]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 3.141      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[2]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 3.141      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRNEWRz[2]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 3.141      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[3]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 3.141      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRNEWRz[3]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 3.141      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[4]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 3.141      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRNEWRz[4]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 3.141      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[5]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 3.141      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRNEWRz[5]                                                         ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 3.141      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[1]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRbOkYW[0]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 3.135      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVROEJAn|SVRbOkYW[0]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 3.134      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[3]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[1]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[0]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[5]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[3]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[4]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRqYvKE[1]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRflIci[2]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRklMnp[1]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRqYvKE[3]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRklMnp[3]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRqYvKE[5]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRklMnp[5]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRqYvKE[4]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRklMnp[4]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRklMnp[2]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRqYvKE[0]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRklMnp[0]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRuSGkG[0]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRuSGkG[1]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRuSGkG[2]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRuSGkG[3]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRuSGkG[4]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRuSGkG[5]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRuSGkG[6]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRkwqfq[0]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRkwqfq[1]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRkwqfq[2]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRkwqfq[3]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRkwqfq[4]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRkwqfq[5]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRFwiNq[6]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRkwqfq[7]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRfZzHt:SVROSiJA|SVRFwiNq[7]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[10]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[7]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[3]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[1]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[0]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRntUoD[0]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.769 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[27]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 3.144      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0011 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.092     ; 3.125      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0011 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 3.124      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 3.122      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 3.124      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0000 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 3.122      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0000 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 3.124      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0001 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 3.121      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0001 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 3.122      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0111 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 3.122      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0111 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 3.122      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1011 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 3.121      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1011 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 3.122      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1101 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 3.122      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1101 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 3.122      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 3.121      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 3.122      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 3.122      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1010 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 3.124      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1100 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 3.124      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1100 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 3.124      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1111 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 3.122      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1111 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 3.124      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1001 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 3.122      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1001 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 3.124      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0101 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.096     ; 3.121      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0101 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 3.122      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[3]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 3.124      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.0100 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 3.122      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.0100 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 3.122      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRtZEMw.1110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.095     ; 3.122      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRJzptl.1110 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 3.124      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRpBeaL:SVRpBeaL|SVRCRVYZ:SVRaPTRq|SVRjyLJF[1]   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.093     ; 3.124      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[10]                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 3.134      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRZuLLH:SVRLDoLh|SVRGjxHo[7]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.085     ; 3.132      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRjezKG[0]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 3.134      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRjezKG[1]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 3.134      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRjezKG[2]                                       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 3.134      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRghRLy               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 3.134      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRDDVsm               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 3.134      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRcPbhb               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 3.134      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRBUADa               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 3.134      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRzqjhR               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 3.134      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRYWdnY                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 3.134      ;
; 4.770 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1] ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRXSJFV.SVRPBQMp               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.083     ; 3.134      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 1.056      ;
; 97.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.475      ;
; 97.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.475      ;
; 97.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.475      ;
; 97.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.475      ;
; 97.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.475      ;
; 97.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.475      ;
; 97.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.475      ;
; 97.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.475      ;
; 97.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.475      ;
; 97.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.475      ;
; 97.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.475      ;
; 97.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.475      ;
; 97.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.475      ;
; 97.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.475      ;
; 97.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.475      ;
; 97.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.475      ;
; 97.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.487      ;
; 97.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.487      ;
; 97.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.491      ;
; 97.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.491      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.490      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.490      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.490      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.490      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.490      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.490      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.490      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.490      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.490      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.490      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.490      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.490      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.490      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.490      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.490      ;
; 97.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.490      ;
; 97.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[301] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 2.536      ;
; 97.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[300] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 2.536      ;
; 97.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[299] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 2.536      ;
; 97.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[298] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 2.536      ;
; 97.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[297] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 2.536      ;
; 97.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[272] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 2.536      ;
; 97.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 2.536      ;
; 97.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[270] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 2.536      ;
; 97.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[269] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 2.536      ;
; 97.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 2.536      ;
; 97.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[267] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 2.536      ;
; 97.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[266] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 2.536      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[316] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 2.530      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 2.530      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 2.530      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 2.530      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 2.530      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 2.530      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.004     ; 2.530      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.007     ; 2.527      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.007     ; 2.527      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.007     ; 2.527      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.007     ; 2.527      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.007     ; 2.527      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.007     ; 2.527      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.007     ; 2.527      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.007     ; 2.527      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 2.526      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 2.526      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 2.526      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 2.526      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 2.526      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 2.526      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.008     ; 2.526      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[325] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.002     ; 2.532      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[324] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.002     ; 2.532      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.002     ; 2.532      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.002     ; 2.532      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.002     ; 2.532      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[320] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.002     ; 2.532      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[319] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.002      ; 2.536      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[318] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.002      ; 2.536      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[317] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.002      ; 2.536      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[315] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.002      ; 2.536      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[296] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.001     ; 2.533      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[295] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.001     ; 2.533      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[294] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.001     ; 2.533      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[293] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.001     ; 2.533      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[292] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.001     ; 2.533      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[291] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.001     ; 2.533      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[290] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 2.535      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[289] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 2.535      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[288] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 2.535      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[287] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 2.535      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[286] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 2.535      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[285] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 2.535      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 2.535      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 2.535      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 2.535      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 2.535      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 2.535      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.001      ; 2.535      ;
; 97.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.002     ; 2.532      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                                         ; Launch Clock                                                                                      ; Latch Clock                                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.478 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[0]                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.606      ;
; 0.478 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[2]                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.606      ;
; 0.478 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[3]                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.606      ;
; 0.478 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[1]                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.606      ;
; 0.478 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dl_ltssm_r[4]                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.606      ;
; 0.478 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|dlup_exit_r                                      ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.606      ;
; 0.478 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|hotrst_exit_r                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.606      ;
; 0.478 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|l2_exit_r                                        ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.606      ;
; 0.478 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|exits_r                                          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 0.606      ;
; 0.668 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst                                             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.047      ; 0.799      ;
; 0.669 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[0]                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.047      ; 0.800      ;
; 0.669 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[1]                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.047      ; 0.800      ;
; 0.669 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[2]                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.047      ; 0.800      ;
; 0.669 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[3]                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.047      ; 0.800      ;
; 0.669 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[4]                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.047      ; 0.800      ;
; 0.669 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[5]                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.047      ; 0.800      ;
; 0.669 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[6]                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.047      ; 0.800      ;
; 0.669 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[7]                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.047      ; 0.800      ;
; 0.669 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[8]                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.047      ; 0.800      ;
; 0.669 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[9]                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.047      ; 0.800      ;
; 0.669 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|rsnt_cntn[10]                                    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.047      ; 0.800      ;
; 0.669 ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|any_rstn_rr                  ; xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip|srst0                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.047      ; 0.800      ;
; 0.818 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|serdes_rst_state~4            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.956      ;
; 0.818 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ld_ws_tmr_short               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.956      ;
; 0.818 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.956      ;
; 0.818 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.956      ;
; 0.818 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.956      ;
; 0.818 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[0]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.956      ;
; 0.818 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[1]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.956      ;
; 0.818 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_r[2]               ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.956      ;
; 0.818 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|serdes_rst_state~5            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.956      ;
; 0.818 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|txdigitalreset_r              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.956      ;
; 0.818 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r              ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.956      ;
; 0.827 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.057      ; 0.968      ;
; 0.827 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[1]             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.057      ; 0.968      ;
; 0.827 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[2]             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.057      ; 0.968      ;
; 0.827 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[3]             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.057      ; 0.968      ;
; 0.827 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[4]             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.057      ; 0.968      ;
; 0.827 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[5]             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.057      ; 0.968      ;
; 0.827 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[6]             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.057      ; 0.968      ;
; 0.839 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.977      ;
; 0.839 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.977      ;
; 0.839 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]          ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.977      ;
; 0.839 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[0]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.977      ;
; 0.839 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[0]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.977      ;
; 0.839 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[1]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.977      ;
; 0.839 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_r[2]       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.977      ;
; 0.839 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.977      ;
; 0.839 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[0]     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.977      ;
; 0.839 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[1]     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.977      ;
; 0.839 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_sync_r     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.977      ;
; 0.839 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|ws_tmr_eq_0                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.977      ;
; 0.839 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|pll_locked_stable             ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.054      ; 0.977      ;
; 0.958 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.057      ; 1.099      ;
; 0.958 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.057      ; 1.099      ;
; 0.958 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.057      ; 1.099      ;
; 0.958 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.057      ; 1.099      ;
; 0.958 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.057      ; 1.099      ;
; 0.965 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.057      ; 1.106      ;
; 0.969 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 1.112      ;
; 0.969 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 1.112      ;
; 0.969 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 1.112      ;
; 0.969 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 1.112      ;
; 0.969 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 1.112      ;
; 0.969 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 1.112      ;
; 0.969 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 1.112      ;
; 0.969 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 1.112      ;
; 0.969 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 1.112      ;
; 0.976 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 1.119      ;
; 0.976 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 1.119      ;
; 0.976 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 1.119      ;
; 0.976 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 1.119      ;
; 0.976 ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|arst_r[2] ; xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]           ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 1.119      ;
; 1.196 ; debouncer:d2|button_debounced                                               ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[0]                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; -0.765     ; 0.675      ;
; 1.196 ; debouncer:d2|button_debounced                                               ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                                       ; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; -0.765     ; 0.675      ;
; 2.525 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[9]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.224      ; 2.833      ;
; 2.525 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[8]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.224      ; 2.833      ;
; 2.525 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[7]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.224      ; 2.833      ;
; 2.525 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[6]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.224      ; 2.833      ;
; 2.525 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[5]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.224      ; 2.833      ;
; 2.525 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[4]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.224      ; 2.833      ;
; 2.525 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[3]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.224      ; 2.833      ;
; 2.525 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[2]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.224      ; 2.833      ;
; 2.525 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[1]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.224      ; 2.833      ;
; 2.525 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRdlnUs[0]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.223      ; 2.832      ;
; 2.527 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRlxgLT[0]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.223      ; 2.834      ;
; 2.527 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRDWPuG:SVRoYukQ|SVRwuuAu:SVRlkknk|SVRlxgLT[1]                   ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.223      ; 2.834      ;
; 2.724 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[0] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.034      ; 2.842      ;
; 2.724 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[1] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.034      ; 2.842      ;
; 2.724 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[2] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.034      ; 2.842      ;
; 2.724 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[3] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.034      ; 2.842      ;
; 2.724 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[4] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.034      ; 2.842      ;
; 2.724 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[5] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.034      ; 2.842      ;
; 2.724 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRWEZQF:SVRKIVNG|SVRzYBgZ:SVRzYBgZ|SVRVyyGw[7] ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.034      ; 2.842      ;
; 2.724 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[0]                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 2.852      ;
; 2.724 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRNEWRz[0]                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 2.852      ;
; 2.724 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[1]                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 2.852      ;
; 2.724 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRNEWRz[1]                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 2.852      ;
; 2.724 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRcxbZr[2]                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 2.852      ;
; 2.724 ; svr_lt2:CSI|SVReJdvh:SVRGUeSk|SVRCvxUQ[1]                                   ; svr_lt2:CSI|SVRWXaIp:SVRYyaRh|SVRoGpos:SVRtJDZZ|SVRNEWRz[2]                                     ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.044      ; 2.852      ;
+-------+-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.820      ;
; 0.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.841      ;
; 0.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.843      ;
; 0.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.843      ;
; 0.703 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.843      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.840      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.840      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.840      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.840      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.840      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.840      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.840      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.840      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.840      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.840      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.840      ;
; 0.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.840      ;
; 0.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.938      ;
; 0.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.938      ;
; 0.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.938      ;
; 0.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.938      ;
; 0.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.938      ;
; 0.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.938      ;
; 0.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 0.938      ;
; 0.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.963      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.970      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.970      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.970      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.970      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.970      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.970      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.970      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.970      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.970      ;
; 0.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.970      ;
; 0.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.097      ;
; 0.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.097      ;
; 0.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.097      ;
; 0.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.097      ;
; 0.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.097      ;
; 0.959 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.097      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[316] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.333      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.333      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.333      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.333      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.333      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.333      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.333      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.320      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.320      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.320      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.320      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.320      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.320      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.320      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.320      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.320      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.320      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.329      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.329      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.329      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.329      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.329      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.328      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.328      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.328      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.328      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.328      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.328      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.328      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.325      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.325      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.325      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.325      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.325      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.321      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.321      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.321      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.321      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.321      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 2.321      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.330      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.330      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.330      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.330      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.330      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.330      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.330      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 2.330      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.329      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.329      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.329      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.329      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.329      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.329      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.329      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.329      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.329      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.329      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.112      ; 2.329      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000 ; 20.000       ; 20.000         ; Min Period       ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ;
; 0.000 ; 20.000       ; 20.000         ; Min Period       ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                          ;
; 0.647 ; 9.647        ; 9.000          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ;
; 0.647 ; 9.647        ; 9.000          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                          ;
; 1.352 ; 10.352       ; 9.000          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLE_DPRIO_IN                                                    ;
; 1.352 ; 10.352       ; 9.000          ; High Pulse Width ; clk_50 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout                                                          ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[28]        ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[29]        ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[30]        ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[11] ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12] ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13] ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[14] ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16] ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17] ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[27] ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[28] ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[29] ;
; 9.483 ; 9.667        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[30] ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[0]                          ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[4]                          ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[5]                          ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[6]                          ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[7]                          ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[8]                          ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|did_dprio                           ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[0]                       ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[1]                       ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[2]                       ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[3]                       ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[4]                       ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[5]                       ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[6]                       ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dprio_save[7]                       ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.CAL_RX_WR                 ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|ret_state.DPRIO_WAIT                ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WAIT                    ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.DPRIO_WRITE                   ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.SAMPLE_TB                     ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|state.TEST_INPUT                    ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|write_reg                           ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[20]        ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[21]        ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[22]        ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[23]        ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[24]        ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|addr_shift_reg[31]        ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[0]      ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[11]     ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[12]     ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[13]     ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[14]     ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[15]     ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[1]      ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[2]      ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[3]      ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[4]      ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[5]      ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|in_data_shift_reg[6]      ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[0]  ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[15] ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]  ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]  ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[0]           ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[1]           ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|startup_cntr[2]           ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|state_mc_reg[0]           ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22] ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ;
; 9.484 ; 9.668        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|wr_out_data_shift_reg[31] ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[10]                                                ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[1]                                                 ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|address_pres_reg[4]                                                 ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|address[1]                          ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|busy                                ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[0]                        ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[1]                        ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[2]                        ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[3]                        ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr[4]                        ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[0]                          ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[1]                          ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[2]                          ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[3]                          ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|channel[9]                          ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[0]                          ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[1]                          ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[2]                          ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[3]                          ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[4]                          ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[5]                          ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[6]                          ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|counter[7]                          ;
; 9.485 ; 9.669        ; 0.184          ; Low Pulse Width  ; clk_50 ; Rise       ; xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|dataout[0]                          ;
+-------+--------------+----------------+------------------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout'                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                         ; Clock Edge ; Target                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout'                                                                                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                      ; Clock Edge ; Target                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|localrefclk ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|localrefclk ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                                             ; Clock Edge ; Target                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.679 ; 3.909        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                ;
; 3.679 ; 3.909        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                      ;
; 3.679 ; 3.909        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                 ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1|ram_block2a18~porta_address_reg0                                                                                               ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1|ram_block2a18~porta_we_reg                                                                                                     ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                      ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~porta_address_reg0                                                                                                ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~porta_we_reg                                                                                                      ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~portb_address_reg0                                                                                                ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_c4h1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_c4h1:auto_generated|ram_block1a0~porta_we_reg        ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_c4h1:auto_generated|ram_block1a36~porta_address_reg0 ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_c4h1:auto_generated|ram_block1a36~porta_we_reg       ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a36~porta_address_reg0                                                      ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a36~porta_we_reg                                                            ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a36~porta_address_reg0                                                         ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a36~porta_we_reg                                                               ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram1|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram1|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_we_reg       ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram1|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[0]                                                                                                                                                  ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[10]                                                                                                                                                 ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[11]                                                                                                                                                 ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[12]                                                                                                                                                 ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[13]                                                                                                                                                 ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[14]                                                                                                                                                 ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[15]                                                                                                                                                 ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[16]                                                                                                                                                 ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[17]                                                                                                                                                 ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[1]                                                                                                                                                  ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[2]                                                                                                                                                  ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[3]                                                                                                                                                  ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[4]                                                                                                                                                  ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[5]                                                                                                                                                  ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[6]                                                                                                                                                  ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[7]                                                                                                                                                  ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[8]                                                                                                                                                  ;
; 3.680 ; 3.910        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[9]                                                                                                                                                  ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1|ram_block2a18~portb_address_reg0                                                                                               ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                 ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1|ram_block2a4~porta_datain_reg0                                                                                                 ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_address_reg0                                                                              ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|msg_buf:msg_buf_ins|altsyncram:mem_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_we_reg                                                                                    ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_m0h1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_m0h1:auto_generated|ram_block1a0~porta_we_reg        ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_m0h1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_rx_bridge:rx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_m0h1:auto_generated|ram_block1a6~porta_we_reg        ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_c4h1:auto_generated|ram_block1a0~portb_address_reg0  ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_4c_request:pcie_4c_request_ins|xillybus_avalon_tx_bridge:tx_bridge|xillybus_fifo:fifo|altsyncram:fifo_ram_rtl_0|altsyncram_c4h1:auto_generated|ram_block1a36~portb_address_reg0 ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_address_reg0                                                       ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_we_reg                                                             ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_recv_dma:pcie_recv_dma_ins|altsyncram:rd_dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a36~portb_address_reg0                                                      ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_address_reg0                                                          ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a0~porta_we_reg                                                                ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a36~porta_datain_reg0                                                          ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|altsyncram:dma_address_rtl_0|altsyncram_1gi1:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_we_reg       ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram0|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram1|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_we_reg       ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram2|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram3|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram3|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~porta_we_reg       ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|pcie_send_dma:pcie_send_dma_ins|xillybus_wr_fifo:xillybus_wr_fifo|xillybus_wr_fifo_ram:ram3|altsyncram:fifo_ram_rtl_0|altsyncram_6hc1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[18]                                                                                                                                                 ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[19]                                                                                                                                                 ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[20]                                                                                                                                                 ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[21]                                                                                                                                                 ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[22]                                                                                                                                                 ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[23]                                                                                                                                                 ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[24]                                                                                                                                                 ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[25]                                                                                                                                                 ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[26]                                                                                                                                                 ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[27]                                                                                                                                                 ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[28]                                                                                                                                                 ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[29]                                                                                                                                                 ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[30]                                                                                                                                                 ;
; 3.681 ; 3.911        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|unitw_1:unitw_1_ins|unitw_1_data[31]                                                                                                                                                 ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1|ram_block2a18~porta_datain_reg0                                                                                                ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[0]                                                                                                                                           ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[10]                                                                                                                                          ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[11]                                                                                                                                          ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[12]                                                                                                                                          ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[13]                                                                                                                                          ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[14]                                                                                                                                          ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[15]                                                                                                                                          ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[16]                                                                                                                                          ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[17]                                                                                                                                          ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[1]                                                                                                                                           ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[24]                                                                                                                                          ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[25]                                                                                                                                          ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[26]                                                                                                                                          ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[2]                                                                                                                                           ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; xillybus:xillybus_ins|xillybus_core:xillybus_core_ins|messages:messages_ins|wrbuffer_msg_data[3]                                                                                                                                           ;
+-------+--------------+----------------+-----------------+---------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clkpll|auto_generated|pll1|clk[0]'                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.744 ; 3.960        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[119]                                                                                                        ;
; 3.744 ; 3.960        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[92]                                                                                                         ;
; 3.744 ; 3.960        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][119]                   ;
; 3.744 ; 3.960        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][92]                    ;
; 3.744 ; 3.960        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][119]                   ;
; 3.744 ; 3.960        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][119]                   ;
; 3.744 ; 3.960        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][119]                   ;
; 3.744 ; 3.960        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|fixedclk_div[0] ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|button_debounced                                                                                                                              ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|button_sample                                                                                                                                 ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[0]                                                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[10]                                                                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[11]                                                                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[12]                                                                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[13]                                                                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[14]                                                                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[15]                                                                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[16]                                                                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[17]                                                                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[18]                                                                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[19]                                                                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[1]                                                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[2]                                                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[3]                                                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[4]                                                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[5]                                                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[6]                                                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[7]                                                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[8]                                                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; debouncer:d2|timer[9]                                                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                          ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[104]                                                                                                        ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]                                                                                                        ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[123]                                                                                                        ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[61]                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                          ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[93]                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[94]                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[95]                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[112]                                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[115]                                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[116]                                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[117]                                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[118]                                                                                                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[34]                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                       ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[47]                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                       ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55]                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57]                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[61]                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[62]                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63]                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[85]                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[86]                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[87]                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[88]                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[92]                                                                                                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][104]                   ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][109]                   ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][123]                   ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                    ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                    ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                    ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                    ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][43]                    ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][47]                    ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][61]                    ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][93]                    ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][94]                    ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][95]                    ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][104]                   ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                    ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                    ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                    ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][61]                    ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][93]                    ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][94]                    ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; clkpll|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][95]                    ;
+-------+--------------+----------------+------------------+-----------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'                                                                                                                                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                          ; Clock Edge ; Target                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                             ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[0]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[10] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[11] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[12] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[19] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[1]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[21] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[22] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[23] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[28] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[29] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[2]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[30] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[3]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[4]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[5]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[6]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[7]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[8]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[9]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr_hip  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[51] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[0]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[10] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[11] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[12] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[19] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[1]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[21] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[22] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[23] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[28] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[29] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[2]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[30] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[3]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[4]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[5]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[6]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[7]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[8]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_hip[9]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_ctl_wr_hip  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_hip[51] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip  ;
; 4.006 ; 4.006        ; 0.000          ; Low Pulse Width  ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                             ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pcie_refclk'                                                                                                                                             ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                        ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------+
; 4.570 ; 4.570        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; pcie_refclk~input|o                                                                                           ;
; 4.735 ; 4.735        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 4.736 ; 4.736        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0]           ;
; 4.736 ; 4.736        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]           ;
; 4.736 ; 4.736        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2]           ;
; 4.736 ; 4.736        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk          ;
; 4.736 ; 4.736        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; pcie_refclk~input|i                                                                                           ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; pcie_refclk ; Rise       ; pcie_refclk~input|i                                                                                           ;
; 5.254 ; 5.254        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0]           ;
; 5.254 ; 5.254        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]           ;
; 5.254 ; 5.254        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2]           ;
; 5.254 ; 5.254        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk          ;
; 5.254 ; 5.254        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.255 ; 5.255        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 5.413 ; 5.413        ; 0.000          ; High Pulse Width ; pcie_refclk ; Rise       ; pcie_refclk~input|o                                                                                           ;
; 6.000 ; 10.000       ; 4.000          ; Port Rate        ; pcie_refclk ; Rise       ; pcie_refclk                                                                                                   ;
+-------+--------------+----------------+------------------+-------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a10~portb_address_reg0                                               ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a116~portb_address_reg0                                              ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a124~portb_address_reg0                                              ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a126~portb_address_reg0                                              ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a36~portb_address_reg0                                               ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a58~portb_address_reg0                                               ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a82~portb_address_reg0                                               ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a86~portb_address_reg0                                               ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a96~portb_address_reg0                                               ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a0~portb_address_reg0                                                ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a100~portb_address_reg0                                              ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a102~portb_address_reg0                                              ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a104~portb_address_reg0                                              ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a122~portb_address_reg0                                              ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a128~portb_address_reg0                                              ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a130~portb_address_reg0                                              ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a132~portb_address_reg0                                              ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a134~portb_address_reg0                                              ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a140~portb_address_reg0                                              ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a14~portb_address_reg0                                               ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a16~portb_address_reg0                                               ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a22~portb_address_reg0                                               ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a26~portb_address_reg0                                               ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a28~portb_address_reg0                                               ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a30~portb_address_reg0                                               ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a34~portb_address_reg0                                               ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a38~portb_address_reg0                                               ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a40~portb_address_reg0                                               ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a42~portb_address_reg0                                               ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a44~portb_address_reg0                                               ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a46~portb_address_reg0                                               ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a54~portb_address_reg0                                               ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a56~portb_address_reg0                                               ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a60~portb_address_reg0                                               ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a62~portb_address_reg0                                               ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a68~portb_address_reg0                                               ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a70~portb_address_reg0                                               ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a78~portb_address_reg0                                               ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a8~portb_address_reg0                                                ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a90~portb_address_reg0                                               ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a94~portb_address_reg0                                               ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a106~portb_address_reg0                                              ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a108~portb_address_reg0                                              ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a112~portb_address_reg0                                              ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a114~portb_address_reg0                                              ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a118~portb_address_reg0                                              ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a12~portb_address_reg0                                               ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a136~portb_address_reg0                                              ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a138~portb_address_reg0                                              ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a142~portb_address_reg0                                              ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a18~portb_address_reg0                                               ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a20~portb_address_reg0                                               ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a24~portb_address_reg0                                               ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a2~portb_address_reg0                                                ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a32~portb_address_reg0                                               ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a48~portb_address_reg0                                               ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a4~portb_address_reg0                                                ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a50~portb_address_reg0                                               ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a52~portb_address_reg0                                               ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a64~portb_address_reg0                                               ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a66~portb_address_reg0                                               ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a6~portb_address_reg0                                                ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a72~portb_address_reg0                                               ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a74~portb_address_reg0                                               ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a76~portb_address_reg0                                               ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a80~portb_address_reg0                                               ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a84~portb_address_reg0                                               ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a88~portb_address_reg0                                               ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a110~portb_address_reg0                                              ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a120~portb_address_reg0                                              ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a92~portb_address_reg0                                               ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_v824:auto_generated|ram_block1a98~portb_address_reg0                                               ;
; 49.433 ; 49.649       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[0]  ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[10] ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[11] ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[1]  ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[2]  ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[3]  ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[4]  ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[5]  ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[6]  ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[7]  ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[8]  ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated|counter_reg_bit[9]  ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                             ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                             ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                             ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                               ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                               ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                               ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                               ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                              ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                              ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                              ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                              ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                 ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                          ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                 ;
+---------------------+---------------------+--------+-------+------------+---------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                                                                   ;
+---------------------+---------------------+--------+-------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.857  ; 1.322 ; Rise       ; altera_reserved_tck                                                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 1.925  ; 2.335 ; Rise       ; altera_reserved_tck                                                                               ;
; hs_clk              ; clk_50              ; -0.225 ; 0.071 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d1               ; clk_50              ; 0.003  ; 0.329 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d2               ; clk_50              ; -0.044 ; 0.290 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_n              ; clk_50              ; -0.314 ; 0.376 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_p              ; clk_50              ; -0.313 ; 0.381 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; clk_50              ; -0.159 ; 0.541 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_p              ; clk_50              ; -0.177 ; 0.536 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_n              ; clk_50              ; -0.171 ; 0.531 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_p              ; clk_50              ; 0.006  ; 0.740 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; user_buttons[*]     ; clk_50              ; 0.206  ; 0.935 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[1]    ; clk_50              ; 0.206  ; 0.935 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; pcie_refclk         ; 0.699  ; 1.390 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd1_p              ; pcie_refclk         ; 0.984  ; 1.698 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_n              ; pcie_refclk         ; 0.713  ; 1.414 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_p              ; pcie_refclk         ; 0.972  ; 1.690 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; pcie_perstn         ; pcie_refclk         ; 1.621  ; 2.472 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------+---------------------+--------+-------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.708  ; 0.328  ; Rise       ; altera_reserved_tck                                                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 0.479  ; 0.099  ; Rise       ; altera_reserved_tck                                                                               ;
; hs_clk              ; clk_50              ; 0.796  ; 0.532  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d1               ; clk_50              ; 0.746  ; 0.476  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d2               ; clk_50              ; 0.644  ; 0.354  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_n              ; clk_50              ; 0.732  ; 0.055  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_p              ; clk_50              ; 0.735  ; 0.061  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; clk_50              ; 0.584  ; -0.101 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_p              ; clk_50              ; 0.765  ; 0.108  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_n              ; clk_50              ; 0.595  ; -0.093 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_p              ; clk_50              ; 0.691  ; 0.003  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; user_buttons[*]     ; clk_50              ; 0.405  ; -0.314 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[1]    ; clk_50              ; 0.405  ; -0.314 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; pcie_refclk         ; -0.393 ; -1.071 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd1_p              ; pcie_refclk         ; -0.666 ; -1.367 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_n              ; pcie_refclk         ; -0.405 ; -1.093 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_p              ; pcie_refclk         ; -0.655 ; -1.359 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; pcie_perstn         ; pcie_refclk         ; -1.274 ; -2.101 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                         ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                               ; altera_reserved_tck ; 7.188 ; 7.575 ; Fall       ; altera_reserved_tck                                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50              ; 2.838 ; 2.858 ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50              ; 2.724 ; 2.781 ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50              ; 4.406 ; 4.123 ; Rise       ; clk_50                                                                                            ;
; our_led[*]                                                                                                                                                                        ; pcie_refclk         ; 6.872 ; 7.215 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[0]                                                                                                                                                                       ; pcie_refclk         ; 6.085 ; 5.863 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[1]                                                                                                                                                                       ; pcie_refclk         ; 6.508 ; 6.815 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[3]                                                                                                                                                                       ; pcie_refclk         ; 6.872 ; 7.215 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_led[*]                                                                                                                                                                       ; pcie_refclk         ; 6.464 ; 6.212 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[0]                                                                                                                                                                      ; pcie_refclk         ; 5.171 ; 5.061 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[1]                                                                                                                                                                      ; pcie_refclk         ; 6.464 ; 6.212 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[2]                                                                                                                                                                      ; pcie_refclk         ; 6.398 ; 6.109 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[3]                                                                                                                                                                      ; pcie_refclk         ; 5.641 ; 5.452 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_refclk         ; 3.494 ; 3.431 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_refclk         ; 3.175 ; 3.263 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_refclk         ; 3.151 ; 3.234 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_refclk         ; 3.175 ; 3.263 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_refclk         ; 3.151 ; 3.234 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                         ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                               ; altera_reserved_tck ; 6.174 ; 6.565 ; Fall       ; altera_reserved_tck                                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50              ; 2.585 ; 2.622 ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50              ; 2.525 ; 2.581 ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50              ; 4.185 ; 3.924 ; Rise       ; clk_50                                                                                            ;
; our_led[*]                                                                                                                                                                        ; pcie_refclk         ; 5.853 ; 5.639 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[0]                                                                                                                                                                       ; pcie_refclk         ; 5.853 ; 5.639 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[1]                                                                                                                                                                       ; pcie_refclk         ; 6.258 ; 6.552 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[3]                                                                                                                                                                       ; pcie_refclk         ; 6.607 ; 6.936 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_led[*]                                                                                                                                                                       ; pcie_refclk         ; 4.973 ; 4.868 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[0]                                                                                                                                                                      ; pcie_refclk         ; 4.973 ; 4.868 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[1]                                                                                                                                                                      ; pcie_refclk         ; 6.215 ; 5.973 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[2]                                                                                                                                                                      ; pcie_refclk         ; 6.152 ; 5.874 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[3]                                                                                                                                                                      ; pcie_refclk         ; 5.424 ; 5.243 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_refclk         ; 3.341 ; 3.282 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_refclk         ; 3.036 ; 3.121 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_refclk         ; 3.013 ; 3.093 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_refclk         ; 3.036 ; 3.121 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_refclk         ; 3.013 ; 3.093 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Propagation Delay                                                                                                                                                                                                    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port  ; Output Port                                                                                                                                                                  ; RR    ; RF ; FR ; FF    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 3.704 ;    ;    ; 4.528 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 3.704 ;    ;    ; 4.528 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 3.704 ;    ;    ; 4.528 ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                                                                                                                                                            ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port  ; Output Port                                                                                                                                                                  ; RR    ; RF ; FR ; FF    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 3.564 ;    ;    ; 4.372 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 3.564 ;    ;    ; 4.372 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 3.564 ;    ;    ; 4.372 ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                             ;
+----------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                                                              ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                   ; 0.575  ; -0.037 ; 2.004    ; 0.478   ; 0.000               ;
;  altera_reserved_tck                                                                               ; 43.542 ; 0.179  ; 47.906   ; 0.690   ; 49.415              ;
;  clk_50                                                                                            ; 12.460 ; 0.180  ; N/A      ; N/A     ; 0.000               ;
;  clkpll|auto_generated|pll1|clk[0]                                                                 ; 1.996  ; 0.079  ; N/A      ; N/A     ; 3.634               ;
;  n/a                                                                                               ; 11.754 ; 2.525  ; N/A      ; N/A     ; N/A                 ;
;  pcie_refclk                                                                                       ; N/A    ; N/A    ; N/A      ; N/A     ; 4.570               ;
;  xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout     ; N/A    ; N/A    ; N/A      ; N/A     ; 2.000               ;
;  xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout        ; N/A    ; N/A    ; N/A      ; N/A     ; 2.000               ;
;  xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.575  ; -0.037 ; 2.004    ; 0.478   ; 3.537               ;
;  xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; N/A    ; N/A    ; N/A      ; N/A     ; 3.971               ;
; Design-wide TNS                                                                                    ; 0.0    ; -0.037 ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                                                                               ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  clk_50                                                                                            ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clkpll|auto_generated|pll1|clk[0]                                                                 ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  n/a                                                                                               ; 0.000  ; 0.000  ; N/A      ; N/A     ; N/A                 ;
;  pcie_refclk                                                                                       ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout     ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout        ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000  ; -0.037 ; 0.000    ; 0.000   ; 0.000               ;
;  xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                 ;
+---------------------+---------------------+--------+-------+------------+---------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                                                                   ;
+---------------------+---------------------+--------+-------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.435  ; 2.496 ; Rise       ; altera_reserved_tck                                                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 4.699  ; 4.759 ; Rise       ; altera_reserved_tck                                                                               ;
; hs_clk              ; clk_50              ; -0.225 ; 0.071 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d1               ; clk_50              ; 0.010  ; 0.365 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d2               ; clk_50              ; -0.044 ; 0.290 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_n              ; clk_50              ; -0.314 ; 0.376 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_p              ; clk_50              ; -0.313 ; 0.381 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; clk_50              ; -0.056 ; 0.541 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_p              ; clk_50              ; -0.151 ; 0.536 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_n              ; clk_50              ; -0.051 ; 0.531 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_p              ; clk_50              ; 0.288  ; 0.740 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; user_buttons[*]     ; clk_50              ; 0.640  ; 1.086 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[1]    ; clk_50              ; 0.640  ; 1.086 ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; pcie_refclk         ; 1.415  ; 1.867 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd1_p              ; pcie_refclk         ; 2.006  ; 2.417 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_n              ; pcie_refclk         ; 1.460  ; 1.914 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_p              ; pcie_refclk         ; 1.987  ; 2.392 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; pcie_perstn         ; pcie_refclk         ; 3.085  ; 3.674 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------+---------------------+--------+-------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.057  ; 0.973  ; Rise       ; altera_reserved_tck                                                                               ;
; altera_reserved_tms ; altera_reserved_tck ; 0.479  ; 0.247  ; Rise       ; altera_reserved_tck                                                                               ;
; hs_clk              ; clk_50              ; 1.617  ; 1.328  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d1               ; clk_50              ; 1.469  ; 1.200  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; hs_d2               ; clk_50              ; 1.222  ; 0.988  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_n              ; clk_50              ; 1.167  ; 0.745  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpck_p              ; clk_50              ; 1.183  ; 0.813  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; clk_50              ; 0.877  ; 0.505  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_p              ; clk_50              ; 1.231  ; 0.882  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_n              ; clk_50              ; 0.873  ; 0.505  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd2_p              ; clk_50              ; 1.091  ; 0.723  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; user_buttons[*]     ; clk_50              ; 0.551  ; 0.201  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
;  user_buttons[1]    ; clk_50              ; 0.551  ; 0.201  ; Rise       ; clkpll|auto_generated|pll1|clk[0]                                                                 ;
; lpd1_n              ; pcie_refclk         ; -0.393 ; -0.939 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd1_p              ; pcie_refclk         ; -0.666 ; -1.367 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_n              ; pcie_refclk         ; -0.405 ; -0.979 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; lpd2_p              ; pcie_refclk         ; -0.655 ; -1.359 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; pcie_perstn         ; pcie_refclk         ; -1.274 ; -2.101 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                         ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                               ; altera_reserved_tck ; 13.222 ; 13.852 ; Fall       ; altera_reserved_tck                                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50              ; 5.630  ; 5.526  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50              ; 5.376  ; 5.359  ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50              ; 8.246  ; 8.171  ; Rise       ; clk_50                                                                                            ;
; our_led[*]                                                                                                                                                                        ; pcie_refclk         ; 13.281 ; 13.236 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[0]                                                                                                                                                                       ; pcie_refclk         ; 11.236 ; 11.135 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[1]                                                                                                                                                                       ; pcie_refclk         ; 12.522 ; 12.521 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[3]                                                                                                                                                                       ; pcie_refclk         ; 13.281 ; 13.236 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_led[*]                                                                                                                                                                       ; pcie_refclk         ; 11.895 ; 12.002 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[0]                                                                                                                                                                      ; pcie_refclk         ; 9.649  ; 9.746  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[1]                                                                                                                                                                      ; pcie_refclk         ; 11.895 ; 12.002 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[2]                                                                                                                                                                      ; pcie_refclk         ; 11.733 ; 11.721 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[3]                                                                                                                                                                      ; pcie_refclk         ; 10.438 ; 10.397 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_refclk         ; 6.829  ; 6.812  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_refclk         ; 6.277  ; 6.274  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_refclk         ; 6.222  ; 6.220  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_refclk         ; 6.277  ; 6.274  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_refclk         ; 6.222  ; 6.220  ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                         ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+
; altera_reserved_tdo                                                                                                                                                               ; altera_reserved_tck ; 6.174 ; 6.565 ; Fall       ; altera_reserved_tck                                                                               ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE      ; clk_50              ; 2.585 ; 2.622 ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD         ; clk_50              ; 2.525 ; 2.581 ; Rise       ; clk_50                                                                                            ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; clk_50              ; 4.185 ; 3.924 ; Rise       ; clk_50                                                                                            ;
; our_led[*]                                                                                                                                                                        ; pcie_refclk         ; 5.853 ; 5.639 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[0]                                                                                                                                                                       ; pcie_refclk         ; 5.853 ; 5.639 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[1]                                                                                                                                                                       ; pcie_refclk         ; 6.258 ; 6.552 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  our_led[3]                                                                                                                                                                       ; pcie_refclk         ; 6.607 ; 6.936 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; user_led[*]                                                                                                                                                                       ; pcie_refclk         ; 4.973 ; 4.868 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[0]                                                                                                                                                                      ; pcie_refclk         ; 4.973 ; 4.868 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[1]                                                                                                                                                                      ; pcie_refclk         ; 6.215 ; 5.973 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[2]                                                                                                                                                                      ; pcie_refclk         ; 6.152 ; 5.874 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
;  user_led[3]                                                                                                                                                                      ; pcie_refclk         ; 5.424 ; 5.243 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_refclk         ; 3.341 ; 3.282 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_refclk         ; 3.036 ; 3.121 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_refclk         ; 3.013 ; 3.093 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_refclk         ; 3.036 ; 3.121 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_refclk         ; 3.013 ; 3.093 ; Rise       ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Progagation Delay                                                                                                                                                                                                    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port  ; Output Port                                                                                                                                                                  ; RR    ; RF ; FR ; FF    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 7.069 ;    ;    ; 7.672 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 7.069 ;    ;    ; 7.672 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 7.069 ;    ;    ; 7.672 ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Progagation Delay                                                                                                                                                                                            ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; Input Port  ; Output Port                                                                                                                                                                  ; RR    ; RF ; FR ; FF    ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET   ; 3.564 ;    ;    ; 4.372 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET  ; 3.564 ;    ;    ; 4.372 ;
; pcie_perstn ; xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET ; 3.564 ;    ;    ; 4.372 ;
+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; user_led[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; our_led[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; our_led[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; our_led[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; our_led[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_scl             ; 3.0-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_sda             ; 3.0-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; user_buttons[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i2c_scl             ; 3.0-V LVCMOS ; 2400 ps         ; 2400 ps         ;
; i2c_sda             ; 3.0-V LVCMOS ; 2400 ps         ; 2400 ps         ;
; hs_clk              ; LVDS         ; 2000 ps         ; 2000 ps         ;
; hs_d1               ; LVDS         ; 2000 ps         ; 2000 ps         ;
; hs_d2               ; LVDS         ; 2000 ps         ; 2000 ps         ;
; lpck_n              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lpck_p              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lpd1_n              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lpd1_p              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lpd2_n              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lpd2_p              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pcie_perstn         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_buttons[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; hs_clk(n)           ; LVDS         ; 2000 ps         ; 2000 ps         ;
; hs_d1(n)            ; LVDS         ; 2000 ps         ; 2000 ps         ;
; hs_d2(n)            ; LVDS         ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; user_led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; user_led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; user_led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; user_led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; our_led[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; our_led[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; our_led[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; our_led[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; i2c_scl             ; 3.0-V LVCMOS ; 0 s                 ; 0 s                 ; 2.8 V                        ; 7.55e-09 V                   ; 2.88 V              ; -0.0768 V           ; 0.284 V                              ; 0.121 V                              ; 3.05e-10 s                  ; 3.93e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 7.55e-09 V                  ; 2.88 V             ; -0.0768 V          ; 0.284 V                             ; 0.121 V                             ; 3.05e-10 s                 ; 3.93e-10 s                 ; No                        ; Yes                       ;
; i2c_sda             ; 3.0-V LVCMOS ; 0 s                 ; 0 s                 ; 2.8 V                        ; 7.55e-09 V                   ; 2.88 V              ; -0.0768 V           ; 0.284 V                              ; 0.121 V                              ; 3.05e-10 s                  ; 3.93e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 7.55e-09 V                  ; 2.88 V             ; -0.0768 V          ; 0.284 V                             ; 0.121 V                             ; 3.05e-10 s                 ; 3.93e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-08 V                   ; 2.33 V              ; -0.00397 V          ; 0.041 V                              ; 0.069 V                              ; 9.07e-10 s                  ; 1.98e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-08 V                  ; 2.33 V             ; -0.00397 V         ; 0.041 V                             ; 0.069 V                             ; 9.07e-10 s                 ; 1.98e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; user_led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; user_led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; user_led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; user_led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; our_led[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; our_led[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; our_led[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; our_led[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; i2c_scl             ; 3.0-V LVCMOS ; 0 s                 ; 0 s                 ; 2.8 V                        ; 1.06e-06 V                   ; 2.85 V              ; -0.0547 V           ; 0.14 V                               ; 0.19 V                               ; 4.53e-10 s                  ; 4.44e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 1.06e-06 V                  ; 2.85 V             ; -0.0547 V          ; 0.14 V                              ; 0.19 V                              ; 4.53e-10 s                 ; 4.44e-10 s                 ; Yes                       ; Yes                       ;
; i2c_sda             ; 3.0-V LVCMOS ; 0 s                 ; 0 s                 ; 2.8 V                        ; 1.06e-06 V                   ; 2.85 V              ; -0.0547 V           ; 0.14 V                               ; 0.19 V                               ; 4.53e-10 s                  ; 4.44e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 1.06e-06 V                  ; 2.85 V             ; -0.0547 V          ; 0.14 V                              ; 0.19 V                              ; 4.53e-10 s                 ; 4.44e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.68e-06 V                   ; 2.33 V              ; 4.68e-06 V          ; 0.017 V                              ; 0.041 V                              ; 1.12e-09 s                  ; 2.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.68e-06 V                  ; 2.33 V             ; 4.68e-06 V         ; 0.017 V                             ; 0.041 V                             ; 1.12e-09 s                 ; 2.59e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; user_led[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; user_led[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; user_led[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; user_led[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; our_led[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; our_led[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; our_led[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; our_led[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; i2c_scl             ; 3.0-V LVCMOS ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; i2c_sda             ; 3.0-V LVCMOS ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.62e-07 V                   ; 2.64 V              ; -0.00932 V          ; 0.196 V                              ; 0.19 V                               ; 6.78e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 2.62 V                      ; 2.62e-07 V                  ; 2.64 V             ; -0.00932 V         ; 0.196 V                             ; 0.19 V                              ; 6.78e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                        ; To Clock                                                                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                               ; altera_reserved_tck                                                                               ; 7392       ; 0        ; 64       ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; altera_reserved_tck                                                                               ; false path ; 0        ; 0        ; 0        ;
; clk_50                                                                                            ; clk_50                                                                                            ; 2470       ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; false path ; 0        ; 0        ; 0        ;
; clk_50                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; 0          ; 0        ; 1        ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; 6470       ; 0        ; 0        ; 1        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0]                                                                 ; 702        ; 0        ; 0        ; 0        ;
; clk_50                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1          ; 0        ; 0        ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 41         ; 0        ; 0        ; 0        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 282563     ; 0        ; 0        ; 0        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 23         ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                        ; To Clock                                                                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                               ; altera_reserved_tck                                                                               ; 7392       ; 0        ; 64       ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; altera_reserved_tck                                                                               ; false path ; 0        ; 0        ; 0        ;
; clk_50                                                                                            ; clk_50                                                                                            ; 2470       ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; false path ; 0        ; 0        ; 0        ;
; clk_50                                                                                            ; clkpll|auto_generated|pll1|clk[0]                                                                 ; 0          ; 0        ; 1        ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; clkpll|auto_generated|pll1|clk[0]                                                                 ; 6470       ; 0        ; 0        ; 1        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clkpll|auto_generated|pll1|clk[0]                                                                 ; 702        ; 0        ; 0        ; 0        ;
; clk_50                                                                                            ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1          ; 0        ; 0        ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 41         ; 0        ; 0        ; 0        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 282563     ; 0        ; 0        ; 0        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 23         ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                        ; To Clock                                                                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                               ; altera_reserved_tck                                                                               ; 694        ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; false path ; 0        ; 0        ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 2          ; 0        ; 0        ; 0        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 680        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                        ; To Clock                                                                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                               ; altera_reserved_tck                                                                               ; 694        ; 0        ; 1        ; 0        ;
; altera_reserved_tck                                                                               ; clkpll|auto_generated|pll1|clk[0]                                                                 ; false path ; 0        ; 0        ; 0        ;
; clkpll|auto_generated|pll1|clk[0]                                                                 ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 2          ; 0        ; 0        ; 0        ;
; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 680        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 87    ; 87   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Mar 02 12:50:35 2015
Info: Command: quartus_sta xillydemo -c xillydemo
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'src/xillydemo.sdc'
Warning (332174): Ignored filter at xillydemo.sdc(3): clk_125 could not be matched with a port
Warning (332049): Ignored create_clock at xillydemo.sdc(3): Argument <targets> is an empty collection
    Info (332050): create_clock -name "clk_125" -period 8.000ns [get_ports {clk_125}]
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|localrefclk} -duty_cycle 50.00 -name {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout} {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout}
    Info (332110): create_generated_clock -source {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout} -divide_by 2 -duty_cycle 50.00 -name {xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} {xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0}
    Info (332110): create_generated_clock -source {xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} -duty_cycle 50.00 -name {xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout} {xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout}
    Info (332110): create_generated_clock -source {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk} {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk}
    Info (332110): create_generated_clock -source {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0]} {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]} {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2]} {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {clkpll|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {clkpll|auto_generated|pll1|clk[0]} {clkpll|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|clk[1]} -duty_cycle 50.00 -name {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout} {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout}
    Info (332110): create_generated_clock -source {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1|icdrclk} -divide_by 5 -duty_cycle 50.00 -name {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pma0|clockout} {xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pma0|clockout}
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 20.000
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIOLOAD }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 20.000
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIODISABLE }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0~OBSERVABLEDPRIORESET }] 20.000
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: '../pcie_core/pcie_c4_1x.sdc'
Warning (332174): Ignored filter at pcie_c4_1x.sdc(3): refclk could not be matched with a port or pin or register or keeper or net
Warning (332049): Ignored create_clock at pcie_c4_1x.sdc(3): Argument <targets> is not an object ID
    Info (332050): create_clock -period "100 MHz" -name {refclk} {refclk}
Warning (332174): Ignored filter at pcie_c4_1x.sdc(4): fixedclk_serdes could not be matched with a port or pin or register or keeper or net
Warning (332049): Ignored create_clock at pcie_c4_1x.sdc(4): Argument <targets> is not an object ID
    Info (332050): create_clock -period "100 MHz" -name {fixedclk_serdes} {fixedclk_serdes}
Warning (332174): Ignored filter at pcie_c4_1x.sdc(6): *hssi_pcie_hip|testin[*] could not be matched with a pin
Warning (332049): Ignored set_false_path at pcie_c4_1x.sdc(6): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_pins -hierarchical {*hssi_pcie_hip|testin[*]} ]
Warning (332174): Ignored filter at pcie_c4_1x.sdc(8): *|pcie_c4_1x:*map|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at pcie_c4_1x.sdc(8): Argument <to> is not an object ID
    Info (332050): set_false_path -to {*|pcie_c4_1x:*map|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]}
Warning (332060): Node: svr_lt2:CSI|SVRAbIZo:SVRZTmsY|SVRSaoeO[1] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: hs_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: svr_lt2:CSI|SVRAbIZo:SVRImfZA|SVRSaoeO[1] was determined to be a clock but was found without an associated clock assignment.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0|dpclk  to: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout
    Info (332098): Cell: xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip
    Info (332098): From: xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.575
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.575         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     1.996         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):    11.754         0.000 n/a 
    Info (332119):    12.460         0.000 clk_50 
    Info (332119):    43.542         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.147
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.147         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.294         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     0.399         0.000 altera_reserved_tck 
    Info (332119):     0.399         0.000 clk_50 
    Info (332119):     5.002         0.000 n/a 
Info (332146): Worst-case recovery slack is 2.004
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.004         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    47.906         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.004
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.004         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     1.458         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.000         0.000 clk_50 
    Info (332119):     2.000         0.000 xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000         0.000 xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout 
    Info (332119):     3.594         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.640         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     3.977         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.826         0.000 pcie_refclk 
    Info (332119):    49.703         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: svr_lt2:CSI|SVRAbIZo:SVRZTmsY|SVRSaoeO[1] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: hs_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: svr_lt2:CSI|SVRAbIZo:SVRImfZA|SVRSaoeO[1] was determined to be a clock but was found without an associated clock assignment.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0|dpclk  to: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout
    Info (332098): Cell: xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip
    Info (332098): From: xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.226
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.226         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     2.114         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):    12.497         0.000 n/a 
    Info (332119):    13.125         0.000 clk_50 
    Info (332119):    44.022         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.096
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.096         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.303         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     0.350         0.000 altera_reserved_tck 
    Info (332119):     0.351         0.000 clk_50 
    Info (332119):     4.541         0.000 n/a 
Info (332146): Worst-case recovery slack is 2.502
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.502         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    48.093         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.912
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.912         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     1.340         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.000         0.000 clk_50 
    Info (332119):     2.000         0.000 xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000         0.000 xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout 
    Info (332119):     3.537         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.634         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     3.971         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.824         0.000 pcie_refclk 
    Info (332119):    49.705         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: svr_lt2:CSI|SVRAbIZo:SVRZTmsY|SVRSaoeO[1] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: hs_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: svr_lt2:CSI|SVRAbIZo:SVRImfZA|SVRSaoeO[1] was determined to be a clock but was found without an associated clock assignment.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|cent_unit0|dpclk  to: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|wire_cent_unit0_dprioout
    Info (332098): Cell: xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|tl_cfg_sts_wr_hip
    Info (332098): From: xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.909
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.909         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     3.414         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    15.472         0.000 n/a 
    Info (332119):    16.225         0.000 clk_50 
    Info (332119):    47.070         0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.037
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.037        -0.037 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.079         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     0.179         0.000 altera_reserved_tck 
    Info (332119):     0.180         0.000 clk_50 
    Info (332119):     2.525         0.000 n/a 
Info (332146): Worst-case recovery slack is 4.769
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.769         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    49.260         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.478
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.478         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.690         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 0.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.000         0.000 clk_50 
    Info (332119):     2.000         0.000 xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000         0.000 xillybus_ins|pcie|serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|transmit_pma0|clockout 
    Info (332119):     3.679         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.744         0.000 clkpll|auto_generated|pll1|clk[0] 
    Info (332119):     3.994         0.000 xillybus_ins|pcie|wrapper|altpcie_hip_pipen1b_inst|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.570         0.000 pcie_refclk 
    Info (332119):    49.415         0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 547 megabytes
    Info: Processing ended: Mon Mar 02 12:50:54 2015
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:22


