<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_ALU_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>ALU</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Feb 05 19:03:53 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:2aeefbd8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_ALU_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Mar 26 18:14:05 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:2aeefbd8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>A</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.n&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>B</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.n&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ALUOp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SHAMT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Zero</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Overflow</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>R</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.n&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>n</spirit:name>
        <spirit:displayName>N</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.n" spirit:minimum="0" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../../../Users/kenzm/FPGA/Lab_02/Lab_02.srcs/sources_1/new/arith_unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../Users/kenzm/FPGA/Lab_02/Lab_02.srcs/sources_1/new/comp_unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../Users/kenzm/FPGA/Lab_02/Lab_02.srcs/sources_1/new/logic_unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../Users/kenzm/FPGA/Lab_02/Lab_02.srcs/sources_1/new/shifter_unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../../Users/kenzm/FPGA/Lab_02/Lab_02.srcs/sources_1/new/ALU.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_ALU_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ALU_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>n</spirit:name>
      <spirit:displayName>N</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.n" spirit:minimum="0" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_ALU_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>ALU_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40eb4012_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40e0303d_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@303c0d84_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a2592be_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a235d07_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73bfd052_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c3f7f8a_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb32f02_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6925c5b5_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@389e6d9b_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cecfa80_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62b2f404_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57c1fb9b_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2db3aa8f_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7374f7f4_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d4050db_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e783752_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c7d7b5_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@904f462_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@480ac14f_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e6245a5_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@388c1488_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c250a99_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d9e0fcd_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@691b4179_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@730ba04c_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d0f1ef3_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@581566d7_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c7db73c_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@621beaeb_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c95ad5f_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e10de4a_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2edf844d_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fbedfe9_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62716189_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16cc9bd_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7a2980_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b87557c_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dbb42cd_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342a2153_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72d7bfd0_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a3f6344_ARCHIVE_LOCATION">c:/users/kenzm/fpga/lab_02</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="cb602bdd"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="ce5e99ed"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="0b8e5e2e"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="03a9ff97"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
