{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 03 15:52:01 2009 " "Info: Processing started: Sat Jan 03 15:52:01 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digicom -c digicom " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off digicom -c digicom" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addlogic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addlogic-addlogic_arch " "Info: Found design unit 1: addlogic-addlogic_arch" {  } { { "addlogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/addlogic.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 addlogic " "Info: Found entity 1: addlogic" {  } { { "addlogic.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/addlogic.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-control_arch " "Info: Found design unit 1: control-control_arch" {  } { { "control.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/control.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/control.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-decoder " "Info: Found design unit 1: decoder-decoder" {  } { { "decoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/decoder.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/decoder.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digicom.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file digicom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 digicom " "Info: Found entity 1: digicom" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inpoutp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file inpoutp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inpoutp-inpoutp_arch " "Info: Found design unit 1: inpoutp-inpoutp_arch" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 inpoutp " "Info: Found entity 1: inpoutp" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-regs_arch " "Info: Found design unit 1: reg-regs_arch" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regOut.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regOut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regOut-design " "Info: Found design unit 1: regOut-design" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/regOut.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 regOut " "Info: Found entity 1: regOut" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/regOut.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset-simplecom " "Info: Found design unit 1: reset-simplecom" {  } { { "reset.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reset.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 reset " "Info: Found entity 1: reset" {  } { { "reset.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reset.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scounter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file scounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scounter-simplecom " "Info: Found design unit 1: scounter-simplecom" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 scounter " "Info: Found entity 1: scounter" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "digicom " "Info: Elaborating entity \"digicom\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE ex1.mif " "Warning: Can't find a definition for parameter LPM_FILE -- assuming ex1.mif was intended to be a quoted string" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -152 808 936 -24 "inst6" "" } } } }  } 0 0 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inpoutp inpoutp:inst4 " "Info: Elaborating entity \"inpoutp\" for hierarchy \"inpoutp:inst4\"" {  } { { "digicom.bdf" "inst4" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -264 80 272 -8 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset reset:inst " "Info: Elaborating entity \"reset\" for hierarchy \"reset:inst\"" {  } { { "digicom.bdf" "inst" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -1000 120 256 -904 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scounter scounter:inst3 " "Info: Elaborating entity \"scounter\" for hierarchy \"scounter:inst3\"" {  } { { "digicom.bdf" "inst3" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -1000 368 568 -808 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst1 " "Info: Elaborating entity \"control\" for hierarchy \"control:inst1\"" {  } { { "digicom.bdf" "inst1" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -992 800 944 -416 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:inst5 " "Info: Elaborating entity \"reg\" for hierarchy \"reg:inst5\"" {  } { { "digicom.bdf" "inst5" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -1000 1168 1352 -648 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addlogic addlogic:inst2 " "Info: Elaborating entity \"addlogic\" for hierarchy \"addlogic:inst2\"" {  } { { "digicom.bdf" "inst2" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -616 1184 1344 -328 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst6 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst6\"" {  } { { "digicom.bdf" "inst6" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -152 808 936 -24 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst6 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst6\"" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -152 808 936 -24 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst6 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ex1.mif " "Info: Parameter \"LPM_FILE\" = \"ex1.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 4096 " "Info: Parameter \"LPM_NUMWORDS\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 12 " "Info: Parameter \"LPM_WIDTHAD\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -152 808 936 -24 "inst6" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst6\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst6\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices " "Warning: Assertion warning: altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices" {  } { { "altram.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -152 808 936 -24 "inst6" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst6\|altram:sram LPM_RAM_IO:inst6 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst6\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst6\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -152 808 936 -24 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst6\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst6\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst6\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst6 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst6\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst6\"" {  } { { "altram.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -152 808 936 -24 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2891.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2891 " "Info: Found entity 1: altsyncram_2891" {  } { { "db/altsyncram_2891.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/db/altsyncram_2891.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2891 LPM_RAM_IO:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated " "Info: Elaborating entity \"altsyncram_2891\" for hierarchy \"LPM_RAM_IO:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "3832 4096 0 1 1 " "Warning: 3832 out of 4096 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "264 4095 " "Warning: Addresses ranging from 264 to 4095 are not initialized" {  } { { "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/ex1.mif" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/ex1.mif" 1 -1 0 } }  } 0 0 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 0}  } { { "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/ex1.mif" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/ex1.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst9 " "Info: Elaborating entity \"decoder\" for hierarchy \"decoder:inst9\"" {  } { { "digicom.bdf" "inst9" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -144 1200 1360 -16 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regOut regOut:inst11 " "Info: Elaborating entity \"regOut\" for hierarchy \"regOut:inst11\"" {  } { { "digicom.bdf" "inst11" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -248 488 720 -24 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "register_led regOut.vhd(48) " "Warning (10631): VHDL Process Statement warning at regOut.vhd(48): inferring latch(es) for signal or variable \"register_led\", which holds its previous value in one or more paths through the process" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/regOut.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_led\[0\] regOut.vhd(48) " "Info (10041): Inferred latch for \"register_led\[0\]\" at regOut.vhd(48)" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/regOut.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_led\[1\] regOut.vhd(48) " "Info (10041): Inferred latch for \"register_led\[1\]\" at regOut.vhd(48)" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/regOut.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_led\[2\] regOut.vhd(48) " "Info (10041): Inferred latch for \"register_led\[2\]\" at regOut.vhd(48)" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/regOut.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_led\[3\] regOut.vhd(48) " "Info (10041): Inferred latch for \"register_led\[3\]\" at regOut.vhd(48)" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/regOut.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_led\[4\] regOut.vhd(48) " "Info (10041): Inferred latch for \"register_led\[4\]\" at regOut.vhd(48)" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/regOut.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_led\[5\] regOut.vhd(48) " "Info (10041): Inferred latch for \"register_led\[5\]\" at regOut.vhd(48)" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/regOut.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_led\[6\] regOut.vhd(48) " "Info (10041): Inferred latch for \"register_led\[6\]\" at regOut.vhd(48)" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/regOut.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_led\[7\] regOut.vhd(48) " "Info (10041): Inferred latch for \"register_led\[7\]\" at regOut.vhd(48)" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/regOut.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "scounter:inst3\|M_t_node\[0\] data_in GND " "Warning (14130): Reduced register \"scounter:inst3\|M_t_node\[0\]\" with stuck data_in port to stuck value GND" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 175 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "inpoutp:inst4\|input\[7\] data_in GND " "Warning (14130): Reduced register \"inpoutp:inst4\|input\[7\]\" with stuck data_in port to stuck value GND" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "inpoutp:inst4\|input\[6\] data_in GND " "Warning (14130): Reduced register \"inpoutp:inst4\|input\[6\]\" with stuck data_in port to stuck value GND" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "inpoutp:inst4\|input\[5\] data_in GND " "Warning (14130): Reduced register \"inpoutp:inst4\|input\[5\]\" with stuck data_in port to stuck value GND" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "inpoutp:inst4\|input\[4\] data_in GND " "Warning (14130): Reduced register \"inpoutp:inst4\|input\[4\]\" with stuck data_in port to stuck value GND" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[7\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[7\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[6\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[6\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[5\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[5\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[4\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[4\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[3\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[3\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[2\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[2\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[1\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[1\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[0\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[0\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[8\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[8\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[8\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[8\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[9\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[9\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[9\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[9\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[10\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[10\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[10\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[10\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[11\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[11\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[11\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[11\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[12\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[12\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[12\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[12\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[13\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[13\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[13\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[13\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[14\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[14\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[14\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[14\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[15\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[15\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[15\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[15\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "M_t\[0\] GND " "Warning (13410): Pin \"M_t\[0\]\" is stuck at GND" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 -16 160 -840 "M_t\[15..0\]" "" } { -968 568 651 -952 "M_t\[15..0\]" "" } { -864 -80 -16 -848 "M_t\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "inpr\[7\] GND " "Warning (13410): Pin \"inpr\[7\]\" is stuck at GND" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "inpr\[6\] GND " "Warning (13410): Pin \"inpr\[6\]\" is stuck at GND" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "inpr\[5\] GND " "Warning (13410): Pin \"inpr\[5\]\" is stuck at GND" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "inpr\[4\] GND " "Warning (13410): Pin \"inpr\[4\]\" is stuck at GND" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "segOut1\[0\] GND " "Warning (13410): Pin \"segOut1\[0\]\" is stuck at GND" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -528 400 576 -512 "segOut1\[7..0\]" "" } { -184 272 355 -168 "segOut1\[7..0\]" "" } { -536 336 419 -520 "segOut1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "segOut2\[0\] GND " "Warning (13410): Pin \"segOut2\[0\]\" is stuck at GND" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -512 400 576 -496 "segOut2\[7..0\]" "" } { -168 272 355 -152 "segOut2\[7..0\]" "" } { -520 336 419 -504 "segOut2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "state_mode_led\[2\] VCC " "Warning (13410): Pin \"state_mode_led\[2\]\" is stuck at VCC" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -776 384 582 -760 "state_mode_led\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "state_mode_led\[1\] GND " "Warning (13410): Pin \"state_mode_led\[1\]\" is stuck at GND" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -776 384 582 -760 "state_mode_led\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "state_mode_led\[0\] GND " "Warning (13410): Pin \"state_mode_led\[0\]\" is stuck at GND" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -776 384 582 -760 "state_mode_led\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 106 -1 0 } } { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 47 -1 0 } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 53 -1 0 } } { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/regOut.vhd" 23 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "989 " "Info: Implemented 989 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "203 " "Info: Implemented 203 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "750 " "Info: Implemented 750 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 03 15:52:20 2009 " "Info: Processing ended: Sat Jan 03 15:52:20 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 03 15:52:21 2009 " "Info: Processing started: Sat Jan 03 15:52:21 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off digicom -c digicom " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off digicom -c digicom" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "digicom EP1C4F324C7 " "Info: Selected device EP1C4F324C7 for design \"digicom\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock incremental compilation " "Warning: Feature LogicLock incremental compilation is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F324I7 " "Info: Device EP1C4F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12F324C7 " "Info: Device EP1C12F324C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12F324I7 " "Info: Device EP1C12F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C20F324C7 " "Info: Device EP1C20F324C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C20F324I7 " "Info: Device EP1C20F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ J1 " "Info: Pin ~nCSO~ is reserved at location J1" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ K6 " "Info: Pin ~ASDO~ is reserved at location K6" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "169 223 " "Warning: No exact pin location assignment(s) for 169 pins of 223 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sc_stop " "Info: Pin sc_stop not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { sc_stop } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -720 1560 1736 -704 "sc_stop" "" } { -944 944 1024 -928 "sc_stop" "" } { -968 304 368 -952 "sc_stop" "" } { -728 1504 1560 -712 "sc_stop" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sc_stop } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_t\[15\] " "Info: Pin M_t\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { M_t[15] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 -16 160 -840 "M_t\[15..0\]" "" } { -968 568 651 -952 "M_t\[15..0\]" "" } { -864 -80 -16 -848 "M_t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_t[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_t\[14\] " "Info: Pin M_t\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { M_t[14] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 -16 160 -840 "M_t\[15..0\]" "" } { -968 568 651 -952 "M_t\[15..0\]" "" } { -864 -80 -16 -848 "M_t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_t[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_t\[13\] " "Info: Pin M_t\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { M_t[13] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 -16 160 -840 "M_t\[15..0\]" "" } { -968 568 651 -952 "M_t\[15..0\]" "" } { -864 -80 -16 -848 "M_t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_t[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_t\[12\] " "Info: Pin M_t\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { M_t[12] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 -16 160 -840 "M_t\[15..0\]" "" } { -968 568 651 -952 "M_t\[15..0\]" "" } { -864 -80 -16 -848 "M_t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_t[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_t\[11\] " "Info: Pin M_t\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { M_t[11] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 -16 160 -840 "M_t\[15..0\]" "" } { -968 568 651 -952 "M_t\[15..0\]" "" } { -864 -80 -16 -848 "M_t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_t[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_t\[10\] " "Info: Pin M_t\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { M_t[10] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 -16 160 -840 "M_t\[15..0\]" "" } { -968 568 651 -952 "M_t\[15..0\]" "" } { -864 -80 -16 -848 "M_t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_t[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_t\[9\] " "Info: Pin M_t\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { M_t[9] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 -16 160 -840 "M_t\[15..0\]" "" } { -968 568 651 -952 "M_t\[15..0\]" "" } { -864 -80 -16 -848 "M_t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_t[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_t\[8\] " "Info: Pin M_t\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { M_t[8] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 -16 160 -840 "M_t\[15..0\]" "" } { -968 568 651 -952 "M_t\[15..0\]" "" } { -864 -80 -16 -848 "M_t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_t[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_t\[7\] " "Info: Pin M_t\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { M_t[7] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 -16 160 -840 "M_t\[15..0\]" "" } { -968 568 651 -952 "M_t\[15..0\]" "" } { -864 -80 -16 -848 "M_t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_t[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_t\[6\] " "Info: Pin M_t\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { M_t[6] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 -16 160 -840 "M_t\[15..0\]" "" } { -968 568 651 -952 "M_t\[15..0\]" "" } { -864 -80 -16 -848 "M_t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_t[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_t\[5\] " "Info: Pin M_t\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { M_t[5] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 -16 160 -840 "M_t\[15..0\]" "" } { -968 568 651 -952 "M_t\[15..0\]" "" } { -864 -80 -16 -848 "M_t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_t[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_t\[4\] " "Info: Pin M_t\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { M_t[4] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 -16 160 -840 "M_t\[15..0\]" "" } { -968 568 651 -952 "M_t\[15..0\]" "" } { -864 -80 -16 -848 "M_t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_t[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_t\[3\] " "Info: Pin M_t\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { M_t[3] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 -16 160 -840 "M_t\[15..0\]" "" } { -968 568 651 -952 "M_t\[15..0\]" "" } { -864 -80 -16 -848 "M_t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_t[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_t\[2\] " "Info: Pin M_t\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { M_t[2] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 -16 160 -840 "M_t\[15..0\]" "" } { -968 568 651 -952 "M_t\[15..0\]" "" } { -864 -80 -16 -848 "M_t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_t[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_t\[1\] " "Info: Pin M_t\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { M_t[1] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 -16 160 -840 "M_t\[15..0\]" "" } { -968 568 651 -952 "M_t\[15..0\]" "" } { -864 -80 -16 -848 "M_t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_t[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_t\[0\] " "Info: Pin M_t\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { M_t[0] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 -16 160 -840 "M_t\[15..0\]" "" } { -968 568 651 -952 "M_t\[15..0\]" "" } { -864 -80 -16 -848 "M_t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_t[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar_ld " "Info: Pin ar_ld not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar_ld } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -672 1560 1736 -656 "ar_ld" "" } { -936 1120 1168 -920 "ar_ld" "" } { -912 944 1024 -896 "ar_ld" "" } { -680 1504 1560 -664 "ar_ld" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar_ld } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar_inr " "Info: Pin ar_inr not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar_inr } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -648 1560 1736 -632 "ar_inr" "" } { -920 1120 1168 -904 "ar_inr" "" } { -896 944 1024 -880 "ar_inr" "" } { -656 1504 1560 -640 "ar_inr" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar_inr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar_clr " "Info: Pin ar_clr not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar_clr } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -624 1560 1736 -608 "ar_clr" "" } { -904 1120 1168 -888 "ar_clr" "" } { -880 944 1024 -864 "ar_clr" "" } { -632 1504 1560 -616 "ar_clr" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar_clr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_ld " "Info: Pin pc_ld not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc_ld } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -600 1560 1736 -584 "pc_ld" "" } { -888 1120 1168 -872 "pc_ld" "" } { -864 944 1024 -848 "pc_ld" "" } { -608 1504 1560 -592 "pc_ld" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_ld } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_inr " "Info: Pin pc_inr not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc_inr } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -576 1560 1736 -560 "pc_inr" "" } { -872 1120 1168 -856 "pc_inr" "" } { -848 944 1024 -832 "pc_inr" "" } { -584 1504 1560 -568 "pc_inr" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_inr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_clr " "Info: Pin pc_clr not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc_clr } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -552 1560 1736 -536 "pc_clr" "" } { -856 1120 1168 -840 "pc_clr" "" } { -832 944 1024 -816 "pc_clr" "" } { -560 1504 1560 -544 "pc_clr" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_clr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr_ld " "Info: Pin dr_ld not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr_ld } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -528 1560 1736 -512 "dr_ld" "" } { -840 1120 1168 -824 "dr_ld" "" } { -816 944 1024 -800 "dr_ld" "" } { -536 1504 1560 -520 "dr_ld" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr_ld } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr_inr " "Info: Pin dr_inr not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr_inr } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -504 1560 1736 -488 "dr_inr" "" } { -824 1120 1168 -808 "dr_inr" "" } { -800 944 1024 -784 "dr_inr" "" } { -512 1504 1560 -496 "dr_inr" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr_inr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac_ld " "Info: Pin ac_ld not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac_ld } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -480 1560 1736 -464 "ac_ld" "" } { -808 1120 1168 -792 "ac_ld" "" } { -784 944 1024 -768 "ac_ld" "" } { -488 1504 1560 -472 "ac_ld" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac_ld } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac_inr " "Info: Pin ac_inr not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac_inr } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -456 1560 1736 -440 "ac_inr" "" } { -792 1120 1168 -776 "ac_inr" "" } { -768 944 1024 -752 "ac_inr" "" } { -464 1504 1560 -448 "ac_inr" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac_inr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac_clr " "Info: Pin ac_clr not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac_clr } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -432 1560 1736 -416 "ac_clr" "" } { -776 1120 1168 -760 "ac_clr" "" } { -752 944 1024 -736 "ac_clr" "" } { -440 1504 1560 -424 "ac_clr" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac_clr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_ld " "Info: Pin ir_ld not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir_ld } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -408 1560 1736 -392 "ir_ld" "" } { -760 1120 1168 -744 "ir_ld" "" } { -736 944 1024 -720 "ir_ld" "" } { -416 1504 1560 -400 "ir_ld" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_ld } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr_ld " "Info: Pin tr_ld not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr_ld } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -696 1560 1736 -680 "tr_ld" "" } { -744 1120 1168 -728 "tr_ld" "" } { -928 944 1024 -912 "tr_ld" "" } { -704 1504 1560 -688 "tr_ld" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr_ld } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e_clr " "Info: Pin e_clr not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { e_clr } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -384 1560 1736 -368 "e_clr" "" } { -440 1136 1184 -424 "e_clr" "" } { -720 944 1024 -704 "e_clr" "" } { -392 1504 1560 -376 "e_clr" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_clr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e_cme " "Info: Pin e_cme not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { e_cme } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -360 1560 1736 -344 "e_cme" "" } { -424 1136 1184 -408 "e_cme" "" } { -704 944 1024 -688 "e_cme" "" } { -368 1504 1560 -352 "e_cme" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { e_cme } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[15\] " "Info: Pin dr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[15] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[14\] " "Info: Pin dr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[14] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[13\] " "Info: Pin dr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[13] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[12\] " "Info: Pin dr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[12] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[11\] " "Info: Pin dr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[11] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[10\] " "Info: Pin dr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[10] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[9\] " "Info: Pin dr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[9] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[8\] " "Info: Pin dr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[8] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[7\] " "Info: Pin dr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[7] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[6\] " "Info: Pin dr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[6] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[5\] " "Info: Pin dr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[5] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[4\] " "Info: Pin dr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[4] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[3\] " "Info: Pin dr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[3] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[2\] " "Info: Pin dr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[2] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[1\] " "Info: Pin dr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[1] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dr\[0\] " "Info: Pin dr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { dr[0] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 1552 1728 -960 "dr\[15..0\]" "" } { -800 728 800 -784 "dr\[15..0\]" "" } { -168 400 488 -152 "dr\[15..0\]" "" } { -392 1120 1184 -376 "dr\[15..0\]" "" } { -968 1352 1424 -952 "dr\[15..0\]" "" } { -984 1496 1552 -968 "dr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_en " "Info: Pin M_en not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { M_en } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -240 1560 1736 -224 "M_en" "" } { -64 736 808 -48 "M_en" "" } { -608 944 1024 -592 "M_en" "" } { -248 1488 1560 -232 "M_en" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_clk " "Info: Pin M_clk not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { M_clk } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -808 -16 160 -792 "M_clk" "" } { -128 736 808 -112 "M_clk" "" } { -920 568 656 -904 "M_clk" "" } { -816 -80 -16 -800 "M_clk" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_write " "Info: Pin M_write not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { M_write } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -288 1560 1736 -272 "M_write" "" } { -96 736 808 -80 "M_write" "" } { -624 944 1024 -608 "M_write" "" } { -296 1488 1560 -280 "M_write" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_write } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_read " "Info: Pin M_read not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { M_read } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -264 1560 1736 -248 "M_read" "" } { -80 736 808 -64 "M_read" "" } { -640 944 1024 -624 "M_read" "" } { -272 1488 1560 -256 "M_read" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_read } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[7\] " "Info: Pin x\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { x[7] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -768 1560 1736 -752 "x\[7..1\]" "" } { -728 1120 1168 -712 "x\[7..1\]" "" } { -656 944 1024 -640 "x\[7..1\]" "" } { -776 1504 1560 -760 "x\[7..1\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[6\] " "Info: Pin x\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { x[6] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -768 1560 1736 -752 "x\[7..1\]" "" } { -728 1120 1168 -712 "x\[7..1\]" "" } { -656 944 1024 -640 "x\[7..1\]" "" } { -776 1504 1560 -760 "x\[7..1\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[5\] " "Info: Pin x\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { x[5] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -768 1560 1736 -752 "x\[7..1\]" "" } { -728 1120 1168 -712 "x\[7..1\]" "" } { -656 944 1024 -640 "x\[7..1\]" "" } { -776 1504 1560 -760 "x\[7..1\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[4\] " "Info: Pin x\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { x[4] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -768 1560 1736 -752 "x\[7..1\]" "" } { -728 1120 1168 -712 "x\[7..1\]" "" } { -656 944 1024 -640 "x\[7..1\]" "" } { -776 1504 1560 -760 "x\[7..1\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[3\] " "Info: Pin x\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { x[3] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -768 1560 1736 -752 "x\[7..1\]" "" } { -728 1120 1168 -712 "x\[7..1\]" "" } { -656 944 1024 -640 "x\[7..1\]" "" } { -776 1504 1560 -760 "x\[7..1\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[2\] " "Info: Pin x\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { x[2] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -768 1560 1736 -752 "x\[7..1\]" "" } { -728 1120 1168 -712 "x\[7..1\]" "" } { -656 944 1024 -640 "x\[7..1\]" "" } { -776 1504 1560 -760 "x\[7..1\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[1\] " "Info: Pin x\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { x[1] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -768 1560 1736 -752 "x\[7..1\]" "" } { -728 1120 1168 -712 "x\[7..1\]" "" } { -656 944 1024 -640 "x\[7..1\]" "" } { -776 1504 1560 -760 "x\[7..1\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[15\] " "Info: Pin ir\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[15] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[14\] " "Info: Pin ir\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[14] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[13\] " "Info: Pin ir\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[13] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[12\] " "Info: Pin ir\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[12] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[11\] " "Info: Pin ir\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[11] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[10\] " "Info: Pin ir\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[10] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[9\] " "Info: Pin ir\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[9] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[8\] " "Info: Pin ir\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[8] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[7\] " "Info: Pin ir\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[7] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[6\] " "Info: Pin ir\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[6] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[5\] " "Info: Pin ir\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[5] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[4\] " "Info: Pin ir\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[4] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[3\] " "Info: Pin ir\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[3] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[2\] " "Info: Pin ir\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[2] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[1\] " "Info: Pin ir\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[1] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir\[0\] " "Info: Pin ir\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ir[0] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -928 1552 1728 -912 "ir\[15..0\]" "" } { -920 1352 1424 -904 "ir\[15..0\]" "" } { -152 400 488 -136 "ir\[15..0\]" "" } { -784 728 800 -768 "ir\[11..0\]" "" } { -936 1496 1552 -920 "ir\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[15\] " "Info: Pin t\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[15] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[14\] " "Info: Pin t\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[14] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[13\] " "Info: Pin t\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[13] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[12\] " "Info: Pin t\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[12] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[11\] " "Info: Pin t\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[11] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[10\] " "Info: Pin t\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[10] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[9\] " "Info: Pin t\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[9] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[8\] " "Info: Pin t\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[8] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[7\] " "Info: Pin t\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[7] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[6\] " "Info: Pin t\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[6] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[5\] " "Info: Pin t\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[5] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[4\] " "Info: Pin t\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[4] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[3\] " "Info: Pin t\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[3] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[2\] " "Info: Pin t\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[2] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[1\] " "Info: Pin t\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[1] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t\[0\] " "Info: Pin t\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { t[0] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 -16 160 -864 "t\[15..0\]" "" } { -976 736 800 -960 "t\[6..0\]" "" } { -120 -8 80 -104 "t\[2..0\]" "" } { -984 568 648 -968 "t\[15..0\]" "" } { -888 -80 -16 -872 "t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sc_clr " "Info: Pin sc_clr not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { sc_clr } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -744 1560 1736 -728 "sc_clr" "" } { -960 944 1024 -944 "sc_clr" "" } { -936 304 368 -920 "sc_clr" "" } { -752 1504 1560 -736 "sc_clr" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sc_clr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk20000 " "Info: Pin clk20000 not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { clk20000 } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -776 -16 160 -760 "clk20000" "" } { -216 400 488 -200 "clk20000" "" } { -200 -8 80 -184 "clk20000" "" } { -952 568 648 -936 "clk20000" "" } { -784 -80 -16 -768 "clk20000" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk20000 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inp_rd " "Info: Pin inp_rd not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { inp_rd } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -336 1560 1736 -320 "inp_rd" "" } { -184 -8 80 -168 "inp_rd" "" } { -688 944 1024 -672 "inp_rd" "" } { -344 1504 1560 -328 "inp_rd" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inp_rd } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_ld " "Info: Pin out_ld not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { out_ld } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -312 1560 1736 -296 "out_ld" "" } { -672 944 1024 -656 "out_ld" "" } { -168 -8 80 -152 "out_ld" "" } { -320 1504 1560 -304 "out_ld" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_ld } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk2 " "Info: Pin clk2 not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { clk2 } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 -16 160 -816 "clk2" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "keyClk " "Info: Pin keyClk not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { keyClk } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -744 -16 160 -728 "keyClk" "" } { -120 272 336 -104 "keyClk" "" } { -752 -80 -16 -736 "keyClk" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyClk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[15\] " "Info: Pin ac\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[15] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[14\] " "Info: Pin ac\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[14] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[13\] " "Info: Pin ac\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[13] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[12\] " "Info: Pin ac\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[12] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[11\] " "Info: Pin ac\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[11] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[10\] " "Info: Pin ac\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[10] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[9\] " "Info: Pin ac\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[9] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[8\] " "Info: Pin ac\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[8] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[7\] " "Info: Pin ac\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[7] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[6\] " "Info: Pin ac\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[6] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[5\] " "Info: Pin ac\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[5] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[4\] " "Info: Pin ac\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[4] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[3\] " "Info: Pin ac\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[3] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[2\] " "Info: Pin ac\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[2] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[1\] " "Info: Pin ac\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[1] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ac\[0\] " "Info: Pin ac\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ac[0] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -880 1552 1728 -864 "ac\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[11\] " "Info: Pin ar\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar[11] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -952 1552 1728 -936 "ar\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[10\] " "Info: Pin ar\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar[10] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -952 1552 1728 -936 "ar\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[9\] " "Info: Pin ar\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar[9] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -952 1552 1728 -936 "ar\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[8\] " "Info: Pin ar\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar[8] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -952 1552 1728 -936 "ar\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[7\] " "Info: Pin ar\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar[7] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -952 1552 1728 -936 "ar\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[6\] " "Info: Pin ar\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar[6] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -952 1552 1728 -936 "ar\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[5\] " "Info: Pin ar\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar[5] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -952 1552 1728 -936 "ar\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[4\] " "Info: Pin ar\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar[4] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -952 1552 1728 -936 "ar\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[3\] " "Info: Pin ar\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar[3] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -952 1552 1728 -936 "ar\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[2\] " "Info: Pin ar\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar[2] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -952 1552 1728 -936 "ar\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[1\] " "Info: Pin ar\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar[1] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -952 1552 1728 -936 "ar\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ar\[0\] " "Info: Pin ar\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { ar[0] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -952 1552 1728 -936 "ar\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ar[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inpr\[7\] " "Info: Pin inpr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { inpr[7] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpr[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inpr\[6\] " "Info: Pin inpr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { inpr[6] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpr[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inpr\[5\] " "Info: Pin inpr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { inpr[5] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpr[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inpr\[4\] " "Info: Pin inpr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { inpr[4] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpr[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inpr\[3\] " "Info: Pin inpr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { inpr[3] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inpr\[2\] " "Info: Pin inpr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { inpr[2] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inpr\[1\] " "Info: Pin inpr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { inpr[1] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inpr\[0\] " "Info: Pin inpr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { inpr[0] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outr\[7\] " "Info: Pin outr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { outr[7] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -808 1552 1728 -792 "outr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { outr[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outr\[6\] " "Info: Pin outr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { outr[6] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -808 1552 1728 -792 "outr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { outr[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outr\[5\] " "Info: Pin outr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { outr[5] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -808 1552 1728 -792 "outr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { outr[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outr\[4\] " "Info: Pin outr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { outr[4] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -808 1552 1728 -792 "outr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { outr[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outr\[3\] " "Info: Pin outr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { outr[3] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -808 1552 1728 -792 "outr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { outr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outr\[2\] " "Info: Pin outr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { outr[2] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -808 1552 1728 -792 "outr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { outr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outr\[1\] " "Info: Pin outr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { outr[1] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -808 1552 1728 -792 "outr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { outr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outr\[0\] " "Info: Pin outr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { outr[0] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -808 1552 1728 -792 "outr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { outr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[11\] " "Info: Pin pc\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc[11] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -904 1552 1728 -888 "pc\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[10\] " "Info: Pin pc\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc[10] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -904 1552 1728 -888 "pc\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[9\] " "Info: Pin pc\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc[9] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -904 1552 1728 -888 "pc\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[8\] " "Info: Pin pc\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc[8] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -904 1552 1728 -888 "pc\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[7\] " "Info: Pin pc\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc[7] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -904 1552 1728 -888 "pc\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[6\] " "Info: Pin pc\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc[6] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -904 1552 1728 -888 "pc\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[5\] " "Info: Pin pc\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc[5] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -904 1552 1728 -888 "pc\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[4\] " "Info: Pin pc\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc[4] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -904 1552 1728 -888 "pc\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[3\] " "Info: Pin pc\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc[3] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -904 1552 1728 -888 "pc\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[2\] " "Info: Pin pc\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc[2] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -904 1552 1728 -888 "pc\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[1\] " "Info: Pin pc\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc[1] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -904 1552 1728 -888 "pc\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[0\] " "Info: Pin pc\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { pc[0] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -904 1552 1728 -888 "pc\[11..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[15\] " "Info: Pin tr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[15] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[14\] " "Info: Pin tr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[14] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[13\] " "Info: Pin tr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[13] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[12\] " "Info: Pin tr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[12] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[11\] " "Info: Pin tr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[11] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[10\] " "Info: Pin tr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[10] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[9\] " "Info: Pin tr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[9] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[8\] " "Info: Pin tr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[8] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[7\] " "Info: Pin tr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[7] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[6\] " "Info: Pin tr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[6] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[5\] " "Info: Pin tr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[5] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[4\] " "Info: Pin tr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[4] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[3\] " "Info: Pin tr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[3] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[2\] " "Info: Pin tr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[2] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[1\] " "Info: Pin tr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[1] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tr\[0\] " "Info: Pin tr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { tr[0] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 1552 1728 -840 "tr\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { tr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk Global clock in PIN J3 " "Info: Automatically promoted some destinations of signal \"clk\" to use Global clock in PIN J3" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "M_clk " "Info: Destination \"M_clk\" may be non-global or may not use global clock" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -808 -16 160 -792 "M_clk" "" } { -128 736 808 -112 "M_clk" "" } { -920 568 656 -904 "M_clk" "" } { -816 -80 -16 -800 "M_clk" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "scounter:inst3\|clk2 Global clock " "Info: Automatically promoted some destinations of signal \"scounter:inst3\|clk2\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scounter:inst3\|M_t_node\[1\] " "Info: Destination \"scounter:inst3\|M_t_node\[1\]\" may be non-global or may not use global clock" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 175 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scounter:inst3\|M_t_node\[2\] " "Info: Destination \"scounter:inst3\|M_t_node\[2\]\" may be non-global or may not use global clock" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 175 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scounter:inst3\|M_t_node\[3\] " "Info: Destination \"scounter:inst3\|M_t_node\[3\]\" may be non-global or may not use global clock" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 175 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scounter:inst3\|M_t_node\[4\] " "Info: Destination \"scounter:inst3\|M_t_node\[4\]\" may be non-global or may not use global clock" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 175 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scounter:inst3\|M_t_node\[5\] " "Info: Destination \"scounter:inst3\|M_t_node\[5\]\" may be non-global or may not use global clock" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 175 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scounter:inst3\|M_t_node\[6\] " "Info: Destination \"scounter:inst3\|M_t_node\[6\]\" may be non-global or may not use global clock" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 175 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scounter:inst3\|M_t_node\[7\] " "Info: Destination \"scounter:inst3\|M_t_node\[7\]\" may be non-global or may not use global clock" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 175 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scounter:inst3\|M_t_node\[8\] " "Info: Destination \"scounter:inst3\|M_t_node\[8\]\" may be non-global or may not use global clock" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 175 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scounter:inst3\|M_t_node\[9\] " "Info: Destination \"scounter:inst3\|M_t_node\[9\]\" may be non-global or may not use global clock" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 175 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scounter:inst3\|M_t_node\[10\] " "Info: Destination \"scounter:inst3\|M_t_node\[10\]\" may be non-global or may not use global clock" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 175 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 0}  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 72 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "scounter:inst3\|clk20000 Global clock " "Info: Automatically promoted some destinations of signal \"scounter:inst3\|clk20000\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scounter:inst3\|clk20000 " "Info: Destination \"scounter:inst3\|clk20000\" may be non-global or may not use global clock" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 84 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk20000 " "Info: Destination \"clk20000\" may be non-global or may not use global clock" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -776 -16 160 -760 "clk20000" "" } { -216 400 488 -200 "clk20000" "" } { -200 -8 80 -184 "clk20000" "" } { -952 568 648 -936 "clk20000" "" } { -784 -80 -16 -768 "clk20000" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 84 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset:inst\|reset_out Global clock " "Info: Automatically promoted some destinations of signal \"reset:inst\|reset_out\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "reg:inst5\|i " "Info: Destination \"reg:inst5\|i\" may be non-global or may not use global clock" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 47 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scounter:inst3\|cnt\[0\]~0 " "Info: Destination \"scounter:inst3\|cnt\[0\]~0\" may be non-global or may not use global clock" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 137 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "reset.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reset.vhd" 12 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "inpoutp:inst4\|keyClk Global clock " "Info: Automatically promoted some destinations of signal \"inpoutp:inst4\|keyClk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "keyClk " "Info: Destination \"keyClk\" may be non-global or may not use global clock" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -744 -16 160 -728 "keyClk" "" } { -120 272 336 -104 "keyClk" "" } { -752 -80 -16 -736 "keyClk" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 0}  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "scounter:inst3\|sc_clk Global clock " "Info: Automatically promoted signal \"scounter:inst3\|sc_clk\" to use Global clock" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 29 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "regOut:inst11\|select_node Global clock " "Info: Automatically promoted signal \"regOut:inst11\|select_node\" to use Global clock" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/regOut.vhd" 23 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "scounter:inst3\|cnt\[0\]~0 Global clock " "Info: Automatically promoted signal \"scounter:inst3\|cnt\[0\]~0\" to use Global clock" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 137 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "169 unused 3.3V 0 169 0 " "Info: Number of I/O pins in group: 169 (unused VREF, 3.3V VCCIO, 0 input, 169 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 60 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  60 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 16 45 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 21 43 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 16 45 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[0\] " "Warning: Node \"selected_reg\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[10\] " "Warning: Node \"selected_reg\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[11\] " "Warning: Node \"selected_reg\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[12\] " "Warning: Node \"selected_reg\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[13\] " "Warning: Node \"selected_reg\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[14\] " "Warning: Node \"selected_reg\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[15\] " "Warning: Node \"selected_reg\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[16\] " "Warning: Node \"selected_reg\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[17\] " "Warning: Node \"selected_reg\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[18\] " "Warning: Node \"selected_reg\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[19\] " "Warning: Node \"selected_reg\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[1\] " "Warning: Node \"selected_reg\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[20\] " "Warning: Node \"selected_reg\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[21\] " "Warning: Node \"selected_reg\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[22\] " "Warning: Node \"selected_reg\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[23\] " "Warning: Node \"selected_reg\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[24\] " "Warning: Node \"selected_reg\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[25\] " "Warning: Node \"selected_reg\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[26\] " "Warning: Node \"selected_reg\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[27\] " "Warning: Node \"selected_reg\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[28\] " "Warning: Node \"selected_reg\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[29\] " "Warning: Node \"selected_reg\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[2\] " "Warning: Node \"selected_reg\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[30\] " "Warning: Node \"selected_reg\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[31\] " "Warning: Node \"selected_reg\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[3\] " "Warning: Node \"selected_reg\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[4\] " "Warning: Node \"selected_reg\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[5\] " "Warning: Node \"selected_reg\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[6\] " "Warning: Node \"selected_reg\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[7\] " "Warning: Node \"selected_reg\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[8\] " "Warning: Node \"selected_reg\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "selected_reg\[9\] " "Warning: Node \"selected_reg\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "selected_reg\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.840 ns register memory " "Info: Estimated most critical path is register to memory delay of 9.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scounter:inst3\|cnt\[3\] 1 REG LAB_X20_Y9 30 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X20_Y9; Fanout = 30; REG Node = 'scounter:inst3\|cnt\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { scounter:inst3|cnt[3] } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.101 ns) 0.845 ns scounter:inst3\|Mux14~170 2 COMB LAB_X19_Y9 16 " "Info: 2: + IC(0.744 ns) + CELL(0.101 ns) = 0.845 ns; Loc. = LAB_X19_Y9; Fanout = 16; COMB Node = 'scounter:inst3\|Mux14~170'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { scounter:inst3|cnt[3] scounter:inst3|Mux14~170 } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(0.522 ns) 2.109 ns control:inst1\|p_buf 3 COMB LAB_X20_Y12 4 " "Info: 3: + IC(0.742 ns) + CELL(0.522 ns) = 2.109 ns; Loc. = LAB_X20_Y12; Fanout = 4; COMB Node = 'control:inst1\|p_buf'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { scounter:inst3|Mux14~170 control:inst1|p_buf } "NODE_NAME" } } { "control.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/control.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.390 ns) 3.326 ns control:inst1\|x\[4\] 4 COMB LAB_X19_Y9 21 " "Info: 4: + IC(0.827 ns) + CELL(0.390 ns) = 3.326 ns; Loc. = LAB_X19_Y9; Fanout = 21; COMB Node = 'control:inst1\|x\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { control:inst1|p_buf control:inst1|x[4] } "NODE_NAME" } } { "control.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/control.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.258 ns) 4.103 ns reg:inst5\|Mux1~602 5 COMB LAB_X18_Y9 28 " "Info: 5: + IC(0.519 ns) + CELL(0.258 ns) = 4.103 ns; Loc. = LAB_X18_Y9; Fanout = 28; COMB Node = 'reg:inst5\|Mux1~602'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { control:inst1|x[4] reg:inst5|Mux1~602 } "NODE_NAME" } } { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.570 ns) 7.673 ns lpm_ram_io:inst6\|datatri\[13\]~1918 6 COMB LOOP LAB_X18_Y8 3 " "Info: 6: + IC(0.000 ns) + CELL(3.570 ns) = 7.673 ns; Loc. = LAB_X18_Y8; Fanout = 3; COMB LOOP Node = 'lpm_ram_io:inst6\|datatri\[13\]~1918'" { { "Info" "ITDB_PART_OF_SCC" "reg:inst5\|Mux2~371 LAB_X18_Y8 " "Info: Loc. = LAB_X18_Y8; Node \"reg:inst5\|Mux2~371\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst5|Mux2~371 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "reg:inst5\|Mux2~372 LAB_X18_Y8 " "Info: Loc. = LAB_X18_Y8; Node \"reg:inst5\|Mux2~372\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst5|Mux2~372 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "lpm_ram_io:inst6\|datatri\[13\]~1918 LAB_X18_Y8 " "Info: Loc. = LAB_X18_Y8; Node \"lpm_ram_io:inst6\|datatri\[13\]~1918\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst6|datatri[13]~1918 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "reg:inst5\|Mux2~370 LAB_X18_Y8 " "Info: Loc. = LAB_X18_Y8; Node \"reg:inst5\|Mux2~370\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst5|Mux2~370 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst5|Mux2~371 } "NODE_NAME" } } { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst5|Mux2~372 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst6|datatri[13]~1918 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst5|Mux2~370 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.570 ns" { reg:inst5|Mux1~602 lpm_ram_io:inst6|datatri[13]~1918 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.852 ns) + CELL(0.315 ns) 9.840 ns lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a13~porta_datain_reg0 7 MEM M4K_X15_Y16 1 " "Info: 7: + IC(1.852 ns) + CELL(0.315 ns) = 9.840 ns; Loc. = M4K_X15_Y16; Fanout = 1; MEM Node = 'lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a13~porta_datain_reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.167 ns" { lpm_ram_io:inst6|datatri[13]~1918 lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a13~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_2891.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/db/altsyncram_2891.tdf" 309 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.156 ns ( 52.40 % ) " "Info: Total cell delay = 5.156 ns ( 52.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.684 ns ( 47.60 % ) " "Info: Total interconnect delay = 4.684 ns ( 47.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.840 ns" { scounter:inst3|cnt[3] scounter:inst3|Mux14~170 control:inst1|p_buf control:inst1|x[4] reg:inst5|Mux1~602 lpm_ram_io:inst6|datatri[13]~1918 lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a13~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Info: Average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X10_Y9 X19_Y18 " "Info: Peak interconnect usage is 16% of the available device resources in the region that extends from location X10_Y9 to location X19_Y18" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "10 " "Warning: Following 10 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M_t\[0\] GND " "Info: Pin M_t\[0\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { M_t[0] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -856 -16 160 -840 "M_t\[15..0\]" "" } { -968 568 651 -952 "M_t\[15..0\]" "" } { -864 -80 -16 -848 "M_t\[15..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_t[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inpr\[7\] GND " "Info: Pin inpr\[7\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { inpr[7] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpr[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inpr\[6\] GND " "Info: Pin inpr\[6\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { inpr[6] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpr[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inpr\[5\] GND " "Info: Pin inpr\[5\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { inpr[5] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpr[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inpr\[4\] GND " "Info: Pin inpr\[4\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { inpr[4] } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpr[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "segOut1\[0\] GND " "Info: Pin segOut1\[0\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { segOut1[0] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "segOut1\[0\]" } } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -528 400 576 -512 "segOut1\[7..0\]" "" } { -184 272 355 -168 "segOut1\[7..0\]" "" } { -536 336 419 -520 "segOut1\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "segOut2\[0\] GND " "Info: Pin segOut2\[0\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { segOut2[0] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "segOut2\[0\]" } } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -512 400 576 -496 "segOut2\[7..0\]" "" } { -168 272 355 -152 "segOut2\[7..0\]" "" } { -520 336 419 -504 "segOut2\[7..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { segOut2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "state_mode_led\[2\] VCC " "Info: Pin state_mode_led\[2\] has VCC driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { state_mode_led[2] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_mode_led\[2\]" } } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -776 384 582 -760 "state_mode_led\[2..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_mode_led[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "state_mode_led\[1\] GND " "Info: Pin state_mode_led\[1\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { state_mode_led[1] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_mode_led\[1\]" } } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -776 384 582 -760 "state_mode_led\[2..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_mode_led[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "state_mode_led\[0\] GND " "Info: Pin state_mode_led\[0\] has GND driving its datain port" {  } { { "c:/altera/80sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80sp1/quartus/bin/pin_planner.ppl" { state_mode_led[0] } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_mode_led\[0\]" } } } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -776 384 582 -760 "state_mode_led\[2..0\]" "" } } } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { state_mode_led[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 37 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 03 15:52:36 2009 " "Info: Processing ended: Sat Jan 03 15:52:36 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 03 15:52:37 2009 " "Info: Processing started: Sat Jan 03 15:52:37 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off digicom -c digicom " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off digicom -c digicom" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "143 " "Info: Peak virtual memory: 143 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 03 15:52:40 2009 " "Info: Processing ended: Sat Jan 03 15:52:40 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 03 15:52:41 2009 " "Info: Processing started: Sat Jan 03 15:52:41 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off digicom -c digicom --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off digicom -c digicom --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "regOut:inst11\|register_led\[7\] " "Warning: Node \"regOut:inst11\|register_led\[7\]\" is a latch" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/regOut.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "regOut:inst11\|register_led\[6\] " "Warning: Node \"regOut:inst11\|register_led\[6\]\" is a latch" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/regOut.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "regOut:inst11\|register_led\[5\] " "Warning: Node \"regOut:inst11\|register_led\[5\]\" is a latch" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/regOut.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "regOut:inst11\|register_led\[4\] " "Warning: Node \"regOut:inst11\|register_led\[4\]\" is a latch" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/regOut.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "regOut:inst11\|register_led\[3\] " "Warning: Node \"regOut:inst11\|register_led\[3\]\" is a latch" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/regOut.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "regOut:inst11\|register_led\[2\] " "Warning: Node \"regOut:inst11\|register_led\[2\]\" is a latch" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/regOut.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "regOut:inst11\|register_led\[1\] " "Warning: Node \"regOut:inst11\|register_led\[1\]\" is a latch" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/regOut.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "regOut:inst11\|register_led\[0\] " "Warning: Node \"regOut:inst11\|register_led\[0\]\" is a latch" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/regOut.vhd" 48 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux0~372 " "Warning: Node \"reg:inst5\|Mux0~372\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[15\]~1916 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[15\]~1916\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux0~370 " "Warning: Node \"reg:inst5\|Mux0~370\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux0~371 " "Warning: Node \"reg:inst5\|Mux0~371\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux1~601 " "Warning: Node \"reg:inst5\|Mux1~601\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[14\]~1917 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[14\]~1917\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux1~599 " "Warning: Node \"reg:inst5\|Mux1~599\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux1~600 " "Warning: Node \"reg:inst5\|Mux1~600\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux2~372 " "Warning: Node \"reg:inst5\|Mux2~372\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[13\]~1918 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[13\]~1918\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux2~370 " "Warning: Node \"reg:inst5\|Mux2~370\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux2~371 " "Warning: Node \"reg:inst5\|Mux2~371\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux3~402 " "Warning: Node \"reg:inst5\|Mux3~402\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[12\]~1919 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[12\]~1919\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux3~399 " "Warning: Node \"reg:inst5\|Mux3~399\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux3~400 " "Warning: Node \"reg:inst5\|Mux3~400\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux4~313 " "Warning: Node \"reg:inst5\|Mux4~313\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[11\]~1913 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[11\]~1913\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux4~309 " "Warning: Node \"reg:inst5\|Mux4~309\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux5~300 " "Warning: Node \"reg:inst5\|Mux5~300\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[10\]~1915 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[10\]~1915\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux5~296 " "Warning: Node \"reg:inst5\|Mux5~296\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux6~300 " "Warning: Node \"reg:inst5\|Mux6~300\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[9\]~1906 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[9\]~1906\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux6~296 " "Warning: Node \"reg:inst5\|Mux6~296\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux7~300 " "Warning: Node \"reg:inst5\|Mux7~300\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[8\]~1905 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[8\]~1905\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux7~296 " "Warning: Node \"reg:inst5\|Mux7~296\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux8~300 " "Warning: Node \"reg:inst5\|Mux8~300\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[7\]~1912 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[7\]~1912\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux8~296 " "Warning: Node \"reg:inst5\|Mux8~296\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux9~300 " "Warning: Node \"reg:inst5\|Mux9~300\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[6\]~1911 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[6\]~1911\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux9~296 " "Warning: Node \"reg:inst5\|Mux9~296\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux10~300 " "Warning: Node \"reg:inst5\|Mux10~300\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[5\]~1914 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[5\]~1914\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux10~296 " "Warning: Node \"reg:inst5\|Mux10~296\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux11~757 " "Warning: Node \"reg:inst5\|Mux11~757\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[4\]~1909 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[4\]~1909\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux11~753 " "Warning: Node \"reg:inst5\|Mux11~753\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux12~300 " "Warning: Node \"reg:inst5\|Mux12~300\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[3\]~1907 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[3\]~1907\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux12~296 " "Warning: Node \"reg:inst5\|Mux12~296\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux13~300 " "Warning: Node \"reg:inst5\|Mux13~300\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[2\]~1910 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[2\]~1910\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux13~296 " "Warning: Node \"reg:inst5\|Mux13~296\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux14~300 " "Warning: Node \"reg:inst5\|Mux14~300\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[1\]~1908 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[1\]~1908\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux14~296 " "Warning: Node \"reg:inst5\|Mux14~296\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux15~330 " "Warning: Node \"reg:inst5\|Mux15~330\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "lpm_ram_io:inst6\|datatri\[0\]~1920 " "Warning: Node \"lpm_ram_io:inst6\|datatri\[0\]~1920\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WTAN_SCC_NODE" "reg:inst5\|Mux15~326 " "Warning: Node \"reg:inst5\|Mux15~326\"" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset_in " "Info: Assuming node \"reset_in\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -960 -80 88 -944 "reset_in" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "27 " "Warning: Found 27 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "regOut:inst11\|select_node " "Info: Detected ripple clock \"regOut:inst11\|select_node\" as buffer" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/regOut.vhd" 23 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "regOut:inst11\|select_node" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[0\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[0\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[1\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[1\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[2\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[2\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[3\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[3\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[4\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[4\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[5\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[5\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[6\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[6\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[7\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[7\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[8\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[8\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[9\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[9\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[10\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[10\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[11\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[11\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[12\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[12\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[13\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[13\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[14\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[14\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inpoutp:inst4\|keyIn_node\[15\] " "Info: Detected ripple clock \"inpoutp:inst4\|keyIn_node\[15\]\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyIn_node\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inpoutp:inst4\|keyClk~109 " "Info: Detected gated clock \"inpoutp:inst4\|keyClk~109\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyClk~109" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inpoutp:inst4\|keyClk~108 " "Info: Detected gated clock \"inpoutp:inst4\|keyClk~108\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyClk~108" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inpoutp:inst4\|keyClk~107 " "Info: Detected gated clock \"inpoutp:inst4\|keyClk~107\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyClk~107" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inpoutp:inst4\|keyClk~106 " "Info: Detected gated clock \"inpoutp:inst4\|keyClk~106\" as buffer" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "inpoutp:inst4\|keyClk~106" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "scounter:inst3\|clk20000 " "Info: Detected ripple clock \"scounter:inst3\|clk20000\" as buffer" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 84 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "scounter:inst3\|clk20000" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "reset:inst\|reset_node " "Info: Detected ripple clock \"reset:inst\|reset_node\" as buffer" {  } { { "reset.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reset.vhd" 18 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset:inst\|reset_node" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "reset:inst\|reset_out " "Info: Detected gated clock \"reset:inst\|reset_out\" as buffer" {  } { { "reset.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reset.vhd" 12 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset:inst\|reset_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "scounter:inst3\|hlt_stop " "Info: Detected ripple clock \"scounter:inst3\|hlt_stop\" as buffer" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 106 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "scounter:inst3\|hlt_stop" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "scounter:inst3\|clk2 " "Info: Detected ripple clock \"scounter:inst3\|clk2\" as buffer" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 72 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "scounter:inst3\|clk2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "scounter:inst3\|sc_clk " "Info: Detected gated clock \"scounter:inst3\|sc_clk\" as buffer" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 29 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "scounter:inst3\|sc_clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register scounter:inst3\|cnt\[1\] memory lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a11~porta_datain_reg0 25.08 MHz 39.876 ns Internal " "Info: Clock \"clk\" has Internal fmax of 25.08 MHz between source register \"scounter:inst3\|cnt\[1\]\" and destination memory \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a11~porta_datain_reg0\" (period= 39.876 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.562 ns + Longest register memory " "Info: + Longest register to memory delay is 12.562 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scounter:inst3\|cnt\[1\] 1 REG LC_X20_Y9_N1 30 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y9_N1; Fanout = 30; REG Node = 'scounter:inst3\|cnt\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { scounter:inst3|cnt[1] } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.522 ns) 1.280 ns scounter:inst3\|Mux14~170 2 COMB LC_X19_Y9_N6 16 " "Info: 2: + IC(0.758 ns) + CELL(0.522 ns) = 1.280 ns; Loc. = LC_X19_Y9_N6; Fanout = 16; COMB Node = 'scounter:inst3\|Mux14~170'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { scounter:inst3|cnt[1] scounter:inst3|Mux14~170 } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 1.542 ns control:inst1\|ar_ld~66 3 COMB LC_X19_Y9_N7 2 " "Info: 3: + IC(0.161 ns) + CELL(0.101 ns) = 1.542 ns; Loc. = LC_X19_Y9_N7; Fanout = 2; COMB Node = 'control:inst1\|ar_ld~66'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { scounter:inst3|Mux14~170 control:inst1|ar_ld~66 } "NODE_NAME" } } { "control.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/control.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.101 ns) 2.619 ns control:inst1\|x\[7\]~159 4 COMB LC_X19_Y9_N2 41 " "Info: 4: + IC(0.976 ns) + CELL(0.101 ns) = 2.619 ns; Loc. = LC_X19_Y9_N2; Fanout = 41; COMB Node = 'control:inst1\|x\[7\]~159'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { control:inst1|ar_ld~66 control:inst1|x[7]~159 } "NODE_NAME" } } { "control.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/control.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.258 ns) 3.275 ns reg:inst5\|Mux4~304 5 COMB LC_X19_Y9_N3 15 " "Info: 5: + IC(0.398 ns) + CELL(0.258 ns) = 3.275 ns; Loc. = LC_X19_Y9_N3; Fanout = 15; COMB Node = 'reg:inst5\|Mux4~304'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { control:inst1|x[7]~159 reg:inst5|Mux4~304 } "NODE_NAME" } } { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.738 ns) + CELL(0.101 ns) 6.114 ns reg:inst5\|Mux4~311 6 COMB LC_X20_Y10_N8 1 " "Info: 6: + IC(2.738 ns) + CELL(0.101 ns) = 6.114 ns; Loc. = LC_X20_Y10_N8; Fanout = 1; COMB Node = 'reg:inst5\|Mux4~311'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { reg:inst5|Mux4~304 reg:inst5|Mux4~311 } "NODE_NAME" } } { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 6.376 ns reg:inst5\|Mux4~312 7 COMB LC_X20_Y10_N9 3 " "Info: 7: + IC(0.161 ns) + CELL(0.101 ns) = 6.376 ns; Loc. = LC_X20_Y10_N9; Fanout = 3; COMB Node = 'reg:inst5\|Mux4~312'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { reg:inst5|Mux4~311 reg:inst5|Mux4~312 } "NODE_NAME" } } { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.119 ns) 10.495 ns lpm_ram_io:inst6\|datatri\[11\]~1913 8 COMB LOOP LC_X17_Y10_N8 3 " "Info: 8: + IC(0.000 ns) + CELL(4.119 ns) = 10.495 ns; Loc. = LC_X17_Y10_N8; Fanout = 3; COMB LOOP Node = 'lpm_ram_io:inst6\|datatri\[11\]~1913'" { { "Info" "ITDB_PART_OF_SCC" "reg:inst5\|Mux4~313 LC_X18_Y10_N1 " "Info: Loc. = LC_X18_Y10_N1; Node \"reg:inst5\|Mux4~313\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst5|Mux4~313 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "lpm_ram_io:inst6\|datatri\[11\]~1913 LC_X17_Y10_N8 " "Info: Loc. = LC_X17_Y10_N8; Node \"lpm_ram_io:inst6\|datatri\[11\]~1913\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst6|datatri[11]~1913 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0} { "Info" "ITDB_PART_OF_SCC" "reg:inst5\|Mux4~309 LC_X18_Y10_N9 " "Info: Loc. = LC_X18_Y10_N9; Node \"reg:inst5\|Mux4~309\"" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst5|Mux4~309 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst5|Mux4~313 } "NODE_NAME" } } { "reg.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/reg.vhd" 106 -1 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst6|datatri[11]~1913 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst5|Mux4~309 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.119 ns" { reg:inst5|Mux4~312 lpm_ram_io:inst6|datatri[11]~1913 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.752 ns) + CELL(0.315 ns) 12.562 ns lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a11~porta_datain_reg0 9 MEM M4K_X15_Y14 1 " "Info: 9: + IC(1.752 ns) + CELL(0.315 ns) = 12.562 ns; Loc. = M4K_X15_Y14; Fanout = 1; MEM Node = 'lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a11~porta_datain_reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { lpm_ram_io:inst6|datatri[11]~1913 lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_2891.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/db/altsyncram_2891.tdf" 267 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.618 ns ( 44.72 % ) " "Info: Total cell delay = 5.618 ns ( 44.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.944 ns ( 55.28 % ) " "Info: Total interconnect delay = 6.944 ns ( 55.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.562 ns" { scounter:inst3|cnt[1] scounter:inst3|Mux14~170 control:inst1|ar_ld~66 control:inst1|x[7]~159 reg:inst5|Mux4~304 reg:inst5|Mux4~311 reg:inst5|Mux4~312 lpm_ram_io:inst6|datatri[11]~1913 lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.562 ns" { scounter:inst3|cnt[1] {} scounter:inst3|Mux14~170 {} control:inst1|ar_ld~66 {} control:inst1|x[7]~159 {} reg:inst5|Mux4~304 {} reg:inst5|Mux4~311 {} reg:inst5|Mux4~312 {} lpm_ram_io:inst6|datatri[11]~1913 {} lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 {} } { 0.000ns 0.758ns 0.161ns 0.976ns 0.398ns 2.738ns 0.161ns 0.000ns 1.752ns } { 0.000ns 0.522ns 0.101ns 0.101ns 0.258ns 0.101ns 0.101ns 4.119ns 0.315ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.096 ns - Smallest " "Info: - Smallest clock skew is -7.096 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.826 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 337 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 337; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.639 ns) 2.826 ns lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a11~porta_datain_reg0 2 MEM M4K_X15_Y14 1 " "Info: 2: + IC(0.888 ns) + CELL(0.639 ns) = 2.826 ns; Loc. = M4K_X15_Y14; Fanout = 1; MEM Node = 'lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|ram_block1a11~porta_datain_reg0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { clk lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_2891.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/db/altsyncram_2891.tdf" 267 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.938 ns ( 68.58 % ) " "Info: Total cell delay = 1.938 ns ( 68.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.888 ns ( 31.42 % ) " "Info: Total interconnect delay = 0.888 ns ( 31.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { clk lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.826 ns" { clk {} clk~out0 {} lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.639ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.922 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 337 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 337; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns scounter:inst3\|clk2 2 REG LC_X8_Y8_N5 138 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X8_Y8_N5; Fanout = 138; REG Node = 'scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk scounter:inst3|clk2 } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.136 ns) + CELL(0.390 ns) 5.510 ns scounter:inst3\|sc_clk 3 COMB LC_X20_Y11_N5 5 " "Info: 3: + IC(2.136 ns) + CELL(0.390 ns) = 5.510 ns; Loc. = LC_X20_Y11_N5; Fanout = 5; COMB Node = 'scounter:inst3\|sc_clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { scounter:inst3|clk2 scounter:inst3|sc_clk } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.783 ns) + CELL(0.629 ns) 9.922 ns scounter:inst3\|cnt\[1\] 4 REG LC_X20_Y9_N1 30 " "Info: 4: + IC(3.783 ns) + CELL(0.629 ns) = 9.922 ns; Loc. = LC_X20_Y9_N1; Fanout = 30; REG Node = 'scounter:inst3\|cnt\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.412 ns" { scounter:inst3|sc_clk scounter:inst3|cnt[1] } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.145 ns ( 31.70 % ) " "Info: Total cell delay = 3.145 ns ( 31.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.777 ns ( 68.30 % ) " "Info: Total interconnect delay = 6.777 ns ( 68.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.922 ns" { clk scounter:inst3|clk2 scounter:inst3|sc_clk scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.922 ns" { clk {} clk~out0 {} scounter:inst3|clk2 {} scounter:inst3|sc_clk {} scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 0.858ns 2.136ns 3.783ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { clk lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.826 ns" { clk {} clk~out0 {} lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.639ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.922 ns" { clk scounter:inst3|clk2 scounter:inst3|sc_clk scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.922 ns" { clk {} clk~out0 {} scounter:inst3|clk2 {} scounter:inst3|sc_clk {} scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 0.858ns 2.136ns 3.783ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 137 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.082 ns + " "Info: + Micro setup delay of destination is 0.082 ns" {  } { { "db/altsyncram_2891.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/db/altsyncram_2891.tdf" 267 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 137 -1 0 } } { "db/altsyncram_2891.tdf" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/db/altsyncram_2891.tdf" 267 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.562 ns" { scounter:inst3|cnt[1] scounter:inst3|Mux14~170 control:inst1|ar_ld~66 control:inst1|x[7]~159 reg:inst5|Mux4~304 reg:inst5|Mux4~311 reg:inst5|Mux4~312 lpm_ram_io:inst6|datatri[11]~1913 lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.562 ns" { scounter:inst3|cnt[1] {} scounter:inst3|Mux14~170 {} control:inst1|ar_ld~66 {} control:inst1|x[7]~159 {} reg:inst5|Mux4~304 {} reg:inst5|Mux4~311 {} reg:inst5|Mux4~312 {} lpm_ram_io:inst6|datatri[11]~1913 {} lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 {} } { 0.000ns 0.758ns 0.161ns 0.976ns 0.398ns 2.738ns 0.161ns 0.000ns 1.752ns } { 0.000ns 0.522ns 0.101ns 0.101ns 0.258ns 0.101ns 0.101ns 4.119ns 0.315ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { clk lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.826 ns" { clk {} clk~out0 {} lpm_ram_io:inst6|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.639ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.922 ns" { clk scounter:inst3|clk2 scounter:inst3|sc_clk scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.922 ns" { clk {} clk~out0 {} scounter:inst3|clk2 {} scounter:inst3|sc_clk {} scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 0.858ns 2.136ns 3.783ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 89 " "Warning: Circuit may not operate. Detected 89 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "scounter:inst3\|sc_clr_delay scounter:inst3\|cnt\[0\] clk 4.334 ns " "Info: Found hold time violation between source  pin or register \"scounter:inst3\|sc_clr_delay\" and destination pin or register \"scounter:inst3\|cnt\[0\]\" for clock \"clk\" (Hold time is 4.334 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.106 ns + Largest " "Info: + Largest clock skew is 7.106 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.922 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 337 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 337; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns scounter:inst3\|clk2 2 REG LC_X8_Y8_N5 138 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X8_Y8_N5; Fanout = 138; REG Node = 'scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk scounter:inst3|clk2 } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.136 ns) + CELL(0.390 ns) 5.510 ns scounter:inst3\|sc_clk 3 COMB LC_X20_Y11_N5 5 " "Info: 3: + IC(2.136 ns) + CELL(0.390 ns) = 5.510 ns; Loc. = LC_X20_Y11_N5; Fanout = 5; COMB Node = 'scounter:inst3\|sc_clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { scounter:inst3|clk2 scounter:inst3|sc_clk } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.783 ns) + CELL(0.629 ns) 9.922 ns scounter:inst3\|cnt\[0\] 4 REG LC_X20_Y9_N0 31 " "Info: 4: + IC(3.783 ns) + CELL(0.629 ns) = 9.922 ns; Loc. = LC_X20_Y9_N0; Fanout = 31; REG Node = 'scounter:inst3\|cnt\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.412 ns" { scounter:inst3|sc_clk scounter:inst3|cnt[0] } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.145 ns ( 31.70 % ) " "Info: Total cell delay = 3.145 ns ( 31.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.777 ns ( 68.30 % ) " "Info: Total interconnect delay = 6.777 ns ( 68.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.922 ns" { clk scounter:inst3|clk2 scounter:inst3|sc_clk scounter:inst3|cnt[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.922 ns" { clk {} clk~out0 {} scounter:inst3|clk2 {} scounter:inst3|sc_clk {} scounter:inst3|cnt[0] {} } { 0.000ns 0.000ns 0.858ns 2.136ns 3.783ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.816 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 337 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 337; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.629 ns) 2.816 ns scounter:inst3\|sc_clr_delay 2 REG LC_X22_Y11_N3 5 " "Info: 2: + IC(0.888 ns) + CELL(0.629 ns) = 2.816 ns; Loc. = LC_X22_Y11_N3; Fanout = 5; REG Node = 'scounter:inst3\|sc_clr_delay'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { clk scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 68.47 % ) " "Info: Total cell delay = 1.928 ns ( 68.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.888 ns ( 31.53 % ) " "Info: Total interconnect delay = 0.888 ns ( 31.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~out0 {} scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.922 ns" { clk scounter:inst3|clk2 scounter:inst3|sc_clk scounter:inst3|cnt[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.922 ns" { clk {} clk~out0 {} scounter:inst3|clk2 {} scounter:inst3|sc_clk {} scounter:inst3|cnt[0] {} } { 0.000ns 0.000ns 0.858ns 2.136ns 3.783ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~out0 {} scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.587 ns - Shortest register register " "Info: - Shortest register to register delay is 2.587 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scounter:inst3\|sc_clr_delay 1 REG LC_X22_Y11_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y11_N3; Fanout = 5; REG Node = 'scounter:inst3\|sc_clr_delay'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.503 ns) + CELL(1.084 ns) 2.587 ns scounter:inst3\|cnt\[0\] 2 REG LC_X20_Y9_N0 31 " "Info: 2: + IC(1.503 ns) + CELL(1.084 ns) = 2.587 ns; Loc. = LC_X20_Y9_N0; Fanout = 31; REG Node = 'scounter:inst3\|cnt\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.587 ns" { scounter:inst3|sc_clr_delay scounter:inst3|cnt[0] } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.084 ns ( 41.90 % ) " "Info: Total cell delay = 1.084 ns ( 41.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.503 ns ( 58.10 % ) " "Info: Total interconnect delay = 1.503 ns ( 58.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.587 ns" { scounter:inst3|sc_clr_delay scounter:inst3|cnt[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.587 ns" { scounter:inst3|sc_clr_delay {} scounter:inst3|cnt[0] {} } { 0.000ns 1.503ns } { 0.000ns 1.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 137 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.922 ns" { clk scounter:inst3|clk2 scounter:inst3|sc_clk scounter:inst3|cnt[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.922 ns" { clk {} clk~out0 {} scounter:inst3|clk2 {} scounter:inst3|sc_clk {} scounter:inst3|cnt[0] {} } { 0.000ns 0.000ns 0.858ns 2.136ns 3.783ns } { 0.000ns 1.299ns 0.827ns 0.390ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.816 ns" { clk scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.816 ns" { clk {} clk~out0 {} scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 0.888ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.587 ns" { scounter:inst3|sc_clr_delay scounter:inst3|cnt[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.587 ns" { scounter:inst3|sc_clr_delay {} scounter:inst3|cnt[0] {} } { 0.000ns 1.503ns } { 0.000ns 1.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inpoutp:inst4\|input\[0\] keyIn\[6\] clk 5.889 ns register " "Info: tsu for register \"inpoutp:inst4\|input\[0\]\" (data pin = \"keyIn\[6\]\", clock pin = \"clk\") is 5.889 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.272 ns + Longest pin register " "Info: + Longest pin to register delay is 19.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns keyIn\[6\] 1 PIN PIN_D16 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_D16; Fanout = 5; PIN Node = 'keyIn\[6\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[6] } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -552 320 488 -536 "keyIn\[15..0\]" "" } { -88 -8 80 -72 "keyIn\[15..0\]" "" } { -560 488 576 -544 "keyIn\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.065 ns) + CELL(0.390 ns) 6.754 ns inpoutp:inst4\|Equal4~70 2 COMB LC_X26_Y14_N4 4 " "Info: 2: + IC(5.065 ns) + CELL(0.390 ns) = 6.754 ns; Loc. = LC_X26_Y14_N4; Fanout = 4; COMB Node = 'inpoutp:inst4\|Equal4~70'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.455 ns" { keyIn[6] inpoutp:inst4|Equal4~70 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.123 ns) + CELL(0.258 ns) 8.135 ns inpoutp:inst4\|Equal1~77 3 COMB LC_X26_Y13_N1 4 " "Info: 3: + IC(1.123 ns) + CELL(0.258 ns) = 8.135 ns; Loc. = LC_X26_Y13_N1; Fanout = 4; COMB Node = 'inpoutp:inst4\|Equal1~77'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { inpoutp:inst4|Equal4~70 inpoutp:inst4|Equal1~77 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.101 ns) 8.895 ns inpoutp:inst4\|Equal10~74 4 COMB LC_X27_Y13_N2 3 " "Info: 4: + IC(0.659 ns) + CELL(0.101 ns) = 8.895 ns; Loc. = LC_X27_Y13_N2; Fanout = 3; COMB Node = 'inpoutp:inst4\|Equal10~74'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.760 ns" { inpoutp:inst4|Equal1~77 inpoutp:inst4|Equal10~74 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.594 ns) + CELL(0.390 ns) 9.879 ns inpoutp:inst4\|Equal12~77 5 COMB LC_X28_Y13_N5 3 " "Info: 5: + IC(0.594 ns) + CELL(0.390 ns) = 9.879 ns; Loc. = LC_X28_Y13_N5; Fanout = 3; COMB Node = 'inpoutp:inst4\|Equal12~77'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { inpoutp:inst4|Equal10~74 inpoutp:inst4|Equal12~77 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.390 ns) 10.649 ns inpoutp:inst4\|Equal13~82 6 COMB LC_X28_Y13_N1 3 " "Info: 6: + IC(0.380 ns) + CELL(0.390 ns) = 10.649 ns; Loc. = LC_X28_Y13_N1; Fanout = 3; COMB Node = 'inpoutp:inst4\|Equal13~82'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { inpoutp:inst4|Equal12~77 inpoutp:inst4|Equal13~82 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.522 ns) 12.237 ns inpoutp:inst4\|Equal11~79 7 COMB LC_X28_Y14_N2 2 " "Info: 7: + IC(1.066 ns) + CELL(0.522 ns) = 12.237 ns; Loc. = LC_X28_Y14_N2; Fanout = 2; COMB Node = 'inpoutp:inst4\|Equal11~79'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { inpoutp:inst4|Equal13~82 inpoutp:inst4|Equal11~79 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.101 ns) 13.693 ns inpoutp:inst4\|Selector2~29 8 COMB LC_X24_Y13_N0 3 " "Info: 8: + IC(1.355 ns) + CELL(0.101 ns) = 13.693 ns; Loc. = LC_X24_Y13_N0; Fanout = 3; COMB Node = 'inpoutp:inst4\|Selector2~29'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.456 ns" { inpoutp:inst4|Equal11~79 inpoutp:inst4|Selector2~29 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.017 ns) + CELL(0.522 ns) 16.232 ns inpoutp:inst4\|WideNor0 9 COMB LC_X12_Y11_N2 5 " "Info: 9: + IC(2.017 ns) + CELL(0.522 ns) = 16.232 ns; Loc. = LC_X12_Y11_N2; Fanout = 5; COMB Node = 'inpoutp:inst4\|WideNor0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { inpoutp:inst4|Selector2~29 inpoutp:inst4|WideNor0 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.387 ns) + CELL(0.653 ns) 19.272 ns inpoutp:inst4\|input\[0\] 10 REG LC_X24_Y13_N3 3 " "Info: 10: + IC(2.387 ns) + CELL(0.653 ns) = 19.272 ns; Loc. = LC_X24_Y13_N3; Fanout = 3; REG Node = 'inpoutp:inst4\|input\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.040 ns" { inpoutp:inst4|WideNor0 inpoutp:inst4|input[0] } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.626 ns ( 24.00 % ) " "Info: Total cell delay = 4.626 ns ( 24.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.646 ns ( 76.00 % ) " "Info: Total interconnect delay = 14.646 ns ( 76.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.272 ns" { keyIn[6] inpoutp:inst4|Equal4~70 inpoutp:inst4|Equal1~77 inpoutp:inst4|Equal10~74 inpoutp:inst4|Equal12~77 inpoutp:inst4|Equal13~82 inpoutp:inst4|Equal11~79 inpoutp:inst4|Selector2~29 inpoutp:inst4|WideNor0 inpoutp:inst4|input[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "19.272 ns" { keyIn[6] {} keyIn[6]~out0 {} inpoutp:inst4|Equal4~70 {} inpoutp:inst4|Equal1~77 {} inpoutp:inst4|Equal10~74 {} inpoutp:inst4|Equal12~77 {} inpoutp:inst4|Equal13~82 {} inpoutp:inst4|Equal11~79 {} inpoutp:inst4|Selector2~29 {} inpoutp:inst4|WideNor0 {} inpoutp:inst4|input[0] {} } { 0.000ns 0.000ns 5.065ns 1.123ns 0.659ns 0.594ns 0.380ns 1.066ns 1.355ns 2.017ns 2.387ns } { 0.000ns 1.299ns 0.390ns 0.258ns 0.101ns 0.390ns 0.390ns 0.522ns 0.101ns 0.522ns 0.653ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.416 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 13.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 337 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 337; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns scounter:inst3\|clk20000 2 REG LC_X9_Y8_N2 20 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X9_Y8_N2; Fanout = 20; REG Node = 'scounter:inst3\|clk20000'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk scounter:inst3|clk20000 } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.443 ns) + CELL(0.827 ns) 7.254 ns inpoutp:inst4\|keyIn_node\[3\] 3 REG LC_X27_Y14_N1 1 " "Info: 3: + IC(3.443 ns) + CELL(0.827 ns) = 7.254 ns; Loc. = LC_X27_Y14_N1; Fanout = 1; REG Node = 'inpoutp:inst4\|keyIn_node\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.270 ns" { scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[3] } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.101 ns) 7.817 ns inpoutp:inst4\|keyClk~109 4 COMB LC_X27_Y14_N3 1 " "Info: 4: + IC(0.462 ns) + CELL(0.101 ns) = 7.817 ns; Loc. = LC_X27_Y14_N3; Fanout = 1; COMB Node = 'inpoutp:inst4\|keyClk~109'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { inpoutp:inst4|keyIn_node[3] inpoutp:inst4|keyClk~109 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.101 ns) 8.298 ns inpoutp:inst4\|keyClk 5 COMB LC_X27_Y14_N8 6 " "Info: 5: + IC(0.380 ns) + CELL(0.101 ns) = 8.298 ns; Loc. = LC_X27_Y14_N8; Fanout = 6; COMB Node = 'inpoutp:inst4\|keyClk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { inpoutp:inst4|keyClk~109 inpoutp:inst4|keyClk } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.489 ns) + CELL(0.629 ns) 13.416 ns inpoutp:inst4\|input\[0\] 6 REG LC_X24_Y13_N3 3 " "Info: 6: + IC(4.489 ns) + CELL(0.629 ns) = 13.416 ns; Loc. = LC_X24_Y13_N3; Fanout = 3; REG Node = 'inpoutp:inst4\|input\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.118 ns" { inpoutp:inst4|keyClk inpoutp:inst4|input[0] } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.784 ns ( 28.21 % ) " "Info: Total cell delay = 3.784 ns ( 28.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.632 ns ( 71.79 % ) " "Info: Total interconnect delay = 9.632 ns ( 71.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.416 ns" { clk scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[3] inpoutp:inst4|keyClk~109 inpoutp:inst4|keyClk inpoutp:inst4|input[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.416 ns" { clk {} clk~out0 {} scounter:inst3|clk20000 {} inpoutp:inst4|keyIn_node[3] {} inpoutp:inst4|keyClk~109 {} inpoutp:inst4|keyClk {} inpoutp:inst4|input[0] {} } { 0.000ns 0.000ns 0.858ns 3.443ns 0.462ns 0.380ns 4.489ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.101ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "19.272 ns" { keyIn[6] inpoutp:inst4|Equal4~70 inpoutp:inst4|Equal1~77 inpoutp:inst4|Equal10~74 inpoutp:inst4|Equal12~77 inpoutp:inst4|Equal13~82 inpoutp:inst4|Equal11~79 inpoutp:inst4|Selector2~29 inpoutp:inst4|WideNor0 inpoutp:inst4|input[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "19.272 ns" { keyIn[6] {} keyIn[6]~out0 {} inpoutp:inst4|Equal4~70 {} inpoutp:inst4|Equal1~77 {} inpoutp:inst4|Equal10~74 {} inpoutp:inst4|Equal12~77 {} inpoutp:inst4|Equal13~82 {} inpoutp:inst4|Equal11~79 {} inpoutp:inst4|Selector2~29 {} inpoutp:inst4|WideNor0 {} inpoutp:inst4|input[0] {} } { 0.000ns 0.000ns 5.065ns 1.123ns 0.659ns 0.594ns 0.380ns 1.066ns 1.355ns 2.017ns 2.387ns } { 0.000ns 1.299ns 0.390ns 0.258ns 0.101ns 0.390ns 0.390ns 0.522ns 0.101ns 0.522ns 0.653ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.416 ns" { clk scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[3] inpoutp:inst4|keyClk~109 inpoutp:inst4|keyClk inpoutp:inst4|input[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.416 ns" { clk {} clk~out0 {} scounter:inst3|clk20000 {} inpoutp:inst4|keyIn_node[3] {} inpoutp:inst4|keyClk~109 {} inpoutp:inst4|keyClk {} inpoutp:inst4|input[0] {} } { 0.000ns 0.000ns 0.858ns 3.443ns 0.462ns 0.380ns 4.489ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.101ns 0.101ns 0.629ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk pc_inr inpoutp:inst4\|fgi 22.142 ns register " "Info: tco from clock \"clk\" to destination pin \"pc_inr\" through register \"inpoutp:inst4\|fgi\" is 22.142 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.490 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 14.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 337 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 337; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns scounter:inst3\|clk20000 2 REG LC_X9_Y8_N2 20 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X9_Y8_N2; Fanout = 20; REG Node = 'scounter:inst3\|clk20000'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk scounter:inst3|clk20000 } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.439 ns) + CELL(0.827 ns) 7.250 ns inpoutp:inst4\|keyIn_node\[1\] 3 REG LC_X27_Y15_N4 1 " "Info: 3: + IC(3.439 ns) + CELL(0.827 ns) = 7.250 ns; Loc. = LC_X27_Y15_N4; Fanout = 1; REG Node = 'inpoutp:inst4\|keyIn_node\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.266 ns" { scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[1] } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.522 ns) 8.898 ns inpoutp:inst4\|keyClk~109 4 COMB LC_X27_Y14_N3 1 " "Info: 4: + IC(1.126 ns) + CELL(0.522 ns) = 8.898 ns; Loc. = LC_X27_Y14_N3; Fanout = 1; COMB Node = 'inpoutp:inst4\|keyClk~109'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { inpoutp:inst4|keyIn_node[1] inpoutp:inst4|keyClk~109 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.101 ns) 9.379 ns inpoutp:inst4\|keyClk 5 COMB LC_X27_Y14_N8 6 " "Info: 5: + IC(0.380 ns) + CELL(0.101 ns) = 9.379 ns; Loc. = LC_X27_Y14_N8; Fanout = 6; COMB Node = 'inpoutp:inst4\|keyClk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { inpoutp:inst4|keyClk~109 inpoutp:inst4|keyClk } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.482 ns) + CELL(0.629 ns) 14.490 ns inpoutp:inst4\|fgi 6 REG LC_X12_Y11_N3 4 " "Info: 6: + IC(4.482 ns) + CELL(0.629 ns) = 14.490 ns; Loc. = LC_X12_Y11_N3; Fanout = 4; REG Node = 'inpoutp:inst4\|fgi'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.111 ns" { inpoutp:inst4|keyClk inpoutp:inst4|fgi } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.205 ns ( 29.02 % ) " "Info: Total cell delay = 4.205 ns ( 29.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.285 ns ( 70.98 % ) " "Info: Total interconnect delay = 10.285 ns ( 70.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.490 ns" { clk scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[1] inpoutp:inst4|keyClk~109 inpoutp:inst4|keyClk inpoutp:inst4|fgi } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.490 ns" { clk {} clk~out0 {} scounter:inst3|clk20000 {} inpoutp:inst4|keyIn_node[1] {} inpoutp:inst4|keyClk~109 {} inpoutp:inst4|keyClk {} inpoutp:inst4|fgi {} } { 0.000ns 0.000ns 0.858ns 3.439ns 1.126ns 0.380ns 4.482ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.522ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.454 ns + Longest register pin " "Info: + Longest register to pin delay is 7.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inpoutp:inst4\|fgi 1 REG LC_X12_Y11_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y11_N3; Fanout = 4; REG Node = 'inpoutp:inst4\|fgi'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inpoutp:inst4|fgi } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.101 ns) 0.597 ns control:inst1\|pc_inr~608 2 COMB LC_X12_Y11_N1 1 " "Info: 2: + IC(0.496 ns) + CELL(0.101 ns) = 0.597 ns; Loc. = LC_X12_Y11_N1; Fanout = 1; COMB Node = 'control:inst1\|pc_inr~608'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { inpoutp:inst4|fgi control:inst1|pc_inr~608 } "NODE_NAME" } } { "control.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/control.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.038 ns) + CELL(0.101 ns) 2.736 ns control:inst1\|pc_inr~609 3 COMB LC_X20_Y7_N2 1 " "Info: 3: + IC(2.038 ns) + CELL(0.101 ns) = 2.736 ns; Loc. = LC_X20_Y7_N2; Fanout = 1; COMB Node = 'control:inst1\|pc_inr~609'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { control:inst1|pc_inr~608 control:inst1|pc_inr~609 } "NODE_NAME" } } { "control.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/control.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 2.998 ns control:inst1\|pc_inr~617 4 COMB LC_X20_Y7_N3 14 " "Info: 4: + IC(0.161 ns) + CELL(0.101 ns) = 2.998 ns; Loc. = LC_X20_Y7_N3; Fanout = 14; COMB Node = 'control:inst1\|pc_inr~617'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { control:inst1|pc_inr~609 control:inst1|pc_inr~617 } "NODE_NAME" } } { "control.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/control.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.591 ns) + CELL(1.865 ns) 7.454 ns pc_inr 5 PIN PIN_T10 0 " "Info: 5: + IC(2.591 ns) + CELL(1.865 ns) = 7.454 ns; Loc. = PIN_T10; Fanout = 0; PIN Node = 'pc_inr'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.456 ns" { control:inst1|pc_inr~617 pc_inr } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -576 1560 1736 -560 "pc_inr" "" } { -872 1120 1168 -856 "pc_inr" "" } { -848 944 1024 -832 "pc_inr" "" } { -584 1504 1560 -568 "pc_inr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.168 ns ( 29.09 % ) " "Info: Total cell delay = 2.168 ns ( 29.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.286 ns ( 70.91 % ) " "Info: Total interconnect delay = 5.286 ns ( 70.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.454 ns" { inpoutp:inst4|fgi control:inst1|pc_inr~608 control:inst1|pc_inr~609 control:inst1|pc_inr~617 pc_inr } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.454 ns" { inpoutp:inst4|fgi {} control:inst1|pc_inr~608 {} control:inst1|pc_inr~609 {} control:inst1|pc_inr~617 {} pc_inr {} } { 0.000ns 0.496ns 2.038ns 0.161ns 2.591ns } { 0.000ns 0.101ns 0.101ns 0.101ns 1.865ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.490 ns" { clk scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[1] inpoutp:inst4|keyClk~109 inpoutp:inst4|keyClk inpoutp:inst4|fgi } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.490 ns" { clk {} clk~out0 {} scounter:inst3|clk20000 {} inpoutp:inst4|keyIn_node[1] {} inpoutp:inst4|keyClk~109 {} inpoutp:inst4|keyClk {} inpoutp:inst4|fgi {} } { 0.000ns 0.000ns 0.858ns 3.439ns 1.126ns 0.380ns 4.482ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.522ns 0.101ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.454 ns" { inpoutp:inst4|fgi control:inst1|pc_inr~608 control:inst1|pc_inr~609 control:inst1|pc_inr~617 pc_inr } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.454 ns" { inpoutp:inst4|fgi {} control:inst1|pc_inr~608 {} control:inst1|pc_inr~609 {} control:inst1|pc_inr~617 {} pc_inr {} } { 0.000ns 0.496ns 2.038ns 0.161ns 2.591ns } { 0.000ns 0.101ns 0.101ns 0.101ns 1.865ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk M_clk 4.766 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"M_clk\" is 4.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 337 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 337; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.588 ns) + CELL(1.879 ns) 4.766 ns M_clk 2 PIN PIN_N3 0 " "Info: 2: + IC(1.588 ns) + CELL(1.879 ns) = 4.766 ns; Loc. = PIN_N3; Fanout = 0; PIN Node = 'M_clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.467 ns" { clk M_clk } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -808 -16 160 -792 "M_clk" "" } { -128 736 808 -112 "M_clk" "" } { -920 568 656 -904 "M_clk" "" } { -816 -80 -16 -800 "M_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.178 ns ( 66.68 % ) " "Info: Total cell delay = 3.178 ns ( 66.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.588 ns ( 33.32 % ) " "Info: Total interconnect delay = 1.588 ns ( 33.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.766 ns" { clk M_clk } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.766 ns" { clk {} clk~out0 {} M_clk {} } { 0.000ns 0.000ns 1.588ns } { 0.000ns 1.299ns 1.879ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inpoutp:inst4\|input\[3\] keyIn\[10\] clk 6.940 ns register " "Info: th for register \"inpoutp:inst4\|input\[3\]\" (data pin = \"keyIn\[10\]\", clock pin = \"clk\") is 6.940 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 14.497 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 14.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clk 1 CLK PIN_J3 337 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 337; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -976 -80 88 -960 "clk" "" } { -968 1120 1168 -952 "clk" "" } { -584 1136 1184 -568 "clk" "" } { -952 304 368 -936 "clk" "" } { -232 -8 80 -216 "clk" "" } { -984 88 120 -968 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.827 ns) 2.984 ns scounter:inst3\|clk20000 2 REG LC_X9_Y8_N2 20 " "Info: 2: + IC(0.858 ns) + CELL(0.827 ns) = 2.984 ns; Loc. = LC_X9_Y8_N2; Fanout = 20; REG Node = 'scounter:inst3\|clk20000'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk scounter:inst3|clk20000 } "NODE_NAME" } } { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/scounter.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.439 ns) + CELL(0.827 ns) 7.250 ns inpoutp:inst4\|keyIn_node\[1\] 3 REG LC_X27_Y15_N4 1 " "Info: 3: + IC(3.439 ns) + CELL(0.827 ns) = 7.250 ns; Loc. = LC_X27_Y15_N4; Fanout = 1; REG Node = 'inpoutp:inst4\|keyIn_node\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.266 ns" { scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[1] } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.522 ns) 8.898 ns inpoutp:inst4\|keyClk~109 4 COMB LC_X27_Y14_N3 1 " "Info: 4: + IC(1.126 ns) + CELL(0.522 ns) = 8.898 ns; Loc. = LC_X27_Y14_N3; Fanout = 1; COMB Node = 'inpoutp:inst4\|keyClk~109'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { inpoutp:inst4|keyIn_node[1] inpoutp:inst4|keyClk~109 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.101 ns) 9.379 ns inpoutp:inst4\|keyClk 5 COMB LC_X27_Y14_N8 6 " "Info: 5: + IC(0.380 ns) + CELL(0.101 ns) = 9.379 ns; Loc. = LC_X27_Y14_N8; Fanout = 6; COMB Node = 'inpoutp:inst4\|keyClk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { inpoutp:inst4|keyClk~109 inpoutp:inst4|keyClk } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.489 ns) + CELL(0.629 ns) 14.497 ns inpoutp:inst4\|input\[3\] 6 REG LC_X23_Y13_N2 3 " "Info: 6: + IC(4.489 ns) + CELL(0.629 ns) = 14.497 ns; Loc. = LC_X23_Y13_N2; Fanout = 3; REG Node = 'inpoutp:inst4\|input\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.118 ns" { inpoutp:inst4|keyClk inpoutp:inst4|input[3] } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.205 ns ( 29.01 % ) " "Info: Total cell delay = 4.205 ns ( 29.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.292 ns ( 70.99 % ) " "Info: Total interconnect delay = 10.292 ns ( 70.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.497 ns" { clk scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[1] inpoutp:inst4|keyClk~109 inpoutp:inst4|keyClk inpoutp:inst4|input[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.497 ns" { clk {} clk~out0 {} scounter:inst3|clk20000 {} inpoutp:inst4|keyIn_node[1] {} inpoutp:inst4|keyClk~109 {} inpoutp:inst4|keyClk {} inpoutp:inst4|input[3] {} } { 0.000ns 0.000ns 0.858ns 3.439ns 1.126ns 0.380ns 4.489ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.522ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.570 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns keyIn\[10\] 1 PIN PIN_H17 7 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_H17; Fanout = 7; PIN Node = 'keyIn\[10\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyIn[10] } "NODE_NAME" } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/digicom.bdf" { { -552 320 488 -536 "keyIn\[15..0\]" "" } { -88 -8 80 -72 "keyIn\[15..0\]" "" } { -560 488 576 -544 "keyIn\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.494 ns) + CELL(0.258 ns) 6.051 ns inpoutp:inst4\|Equal10~75 2 COMB LC_X27_Y13_N8 2 " "Info: 2: + IC(4.494 ns) + CELL(0.258 ns) = 6.051 ns; Loc. = LC_X27_Y13_N8; Fanout = 2; COMB Node = 'inpoutp:inst4\|Equal10~75'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.752 ns" { keyIn[10] inpoutp:inst4|Equal10~75 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 6.313 ns inpoutp:inst4\|Selector0~31 3 COMB LC_X27_Y13_N9 1 " "Info: 3: + IC(0.161 ns) + CELL(0.101 ns) = 6.313 ns; Loc. = LC_X27_Y13_N9; Fanout = 1; COMB Node = 'inpoutp:inst4\|Selector0~31'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { inpoutp:inst4|Equal10~75 inpoutp:inst4|Selector0~31 } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.273 ns) 7.570 ns inpoutp:inst4\|input\[3\] 4 REG LC_X23_Y13_N2 3 " "Info: 4: + IC(0.984 ns) + CELL(0.273 ns) = 7.570 ns; Loc. = LC_X23_Y13_N2; Fanout = 3; REG Node = 'inpoutp:inst4\|input\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { inpoutp:inst4|Selector0~31 inpoutp:inst4|input[3] } "NODE_NAME" } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/compArch/자료모음/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.931 ns ( 25.51 % ) " "Info: Total cell delay = 1.931 ns ( 25.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.639 ns ( 74.49 % ) " "Info: Total interconnect delay = 5.639 ns ( 74.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.570 ns" { keyIn[10] inpoutp:inst4|Equal10~75 inpoutp:inst4|Selector0~31 inpoutp:inst4|input[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.570 ns" { keyIn[10] {} keyIn[10]~out0 {} inpoutp:inst4|Equal10~75 {} inpoutp:inst4|Selector0~31 {} inpoutp:inst4|input[3] {} } { 0.000ns 0.000ns 4.494ns 0.161ns 0.984ns } { 0.000ns 1.299ns 0.258ns 0.101ns 0.273ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.497 ns" { clk scounter:inst3|clk20000 inpoutp:inst4|keyIn_node[1] inpoutp:inst4|keyClk~109 inpoutp:inst4|keyClk inpoutp:inst4|input[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "14.497 ns" { clk {} clk~out0 {} scounter:inst3|clk20000 {} inpoutp:inst4|keyIn_node[1] {} inpoutp:inst4|keyClk~109 {} inpoutp:inst4|keyClk {} inpoutp:inst4|input[3] {} } { 0.000ns 0.000ns 0.858ns 3.439ns 1.126ns 0.380ns 4.489ns } { 0.000ns 1.299ns 0.827ns 0.827ns 0.522ns 0.101ns 0.629ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.570 ns" { keyIn[10] inpoutp:inst4|Equal10~75 inpoutp:inst4|Selector0~31 inpoutp:inst4|input[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.570 ns" { keyIn[10] {} keyIn[10]~out0 {} inpoutp:inst4|Equal10~75 {} inpoutp:inst4|Selector0~31 {} inpoutp:inst4|input[3] {} } { 0.000ns 0.000ns 4.494ns 0.161ns 0.984ns } { 0.000ns 1.299ns 0.258ns 0.101ns 0.273ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 80 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "126 " "Info: Peak virtual memory: 126 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 03 15:52:45 2009 " "Info: Processing ended: Sat Jan 03 15:52:45 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 155 s " "Info: Quartus II Full Compilation was successful. 0 errors, 155 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
