
*** Running vivado
    with args -log design_1_s00_mmu_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_s00_mmu_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_s00_mmu_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 343.219 ; gain = 133.223
INFO: [Synth 8-638] synthesizing module 'design_1_s00_mmu_0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.srcs/sources_1/bd/design_1/ip/design_1_s00_mmu_0/synth/design_1_s00_mmu_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_8_top' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.srcs/sources_1/bd/design_1/ipshared/661f/hdl/axi_mmu_v2_1_vl_rfs.v:557]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_8_addr_decoder' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.srcs/sources_1/bd/design_1/ipshared/661f/hdl/axi_mmu_v2_1_vl_rfs.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_8_addr_decoder' (1#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.srcs/sources_1/bd/design_1/ipshared/661f/hdl/axi_mmu_v2_1_vl_rfs.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_mmu_v2_1_8_decerr_slave' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.srcs/sources_1/bd/design_1/ipshared/661f/hdl/axi_mmu_v2_1_vl_rfs.v:201]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_8_decerr_slave' (2#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.srcs/sources_1/bd/design_1/ipshared/661f/hdl/axi_mmu_v2_1_vl_rfs.v:201]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (3#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice' (4#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized0' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized0' (4#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized1' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized1' (4#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized2' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axic_register_slice__parameterized2' (4#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (5#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_10_axi_register_slice' (6#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.srcs/sources_1/bd/design_1/ipshared/7efe/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_mmu_v2_1_8_top' (7#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.srcs/sources_1/bd/design_1/ipshared/661f/hdl/axi_mmu_v2_1_vl_rfs.v:557]
INFO: [Synth 8-256] done synthesizing module 'design_1_s00_mmu_0' (8#1) [a:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_readalloc/prefetch_readalloc.srcs/sources_1/bd/design_1/ip/design_1_s00_mmu_0/synth/design_1_s00_mmu_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 380.441 ; gain = 170.445
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 380.441 ; gain = 170.445
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 702.738 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 702.738 ; gain = 492.742
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 702.738 ; gain = 492.742
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 702.738 ; gain = 492.742
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 702.738 ; gain = 492.742
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 702.738 ; gain = 492.742
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 702.738 ; gain = 492.742
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 702.738 ; gain = 492.742
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 702.738 ; gain = 492.742
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 702.738 ; gain = 492.742
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 702.738 ; gain = 492.742
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 702.738 ; gain = 492.742
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 702.738 ; gain = 492.742
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 702.738 ; gain = 492.742
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 702.738 ; gain = 492.742

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     6|
|2     |LUT2 |    11|
|3     |LUT3 |    52|
|4     |LUT4 |    24|
|5     |LUT5 |    16|
|6     |LUT6 |    42|
|7     |FDRE |   165|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 702.738 ; gain = 492.742
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 702.738 ; gain = 442.953
