<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ParqueaderoUTP.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="LIB_LCD4BITS_INTESC_REVB.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="LIB_LCD4BITS_INTESC_REVB.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="LIB_LCD4BITS_INTESC_REVB.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LIB_LCD4BITS_INTESC_REVB.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="LIB_LCD4BITS_INTESC_REVB.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="LIB_LCD4BITS_INTESC_REVB.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="LIB_LCD4BITS_INTESC_REVB.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="LIB_LCD4BITS_INTESC_REVB.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="LIB_LCD4BITS_INTESC_REVB.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="LIB_LCD4BITS_INTESC_REVB.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LIB_LCD4BITS_INTESC_REVB.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="LIB_LCD4BITS_INTESC_REVB.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="LIB_LCD4BITS_INTESC_REVB.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="LIB_LCD4BITS_INTESC_REVB.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="LIB_LCD4BITS_INTESC_REVB.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="LIB_LCD4BITS_INTESC_REVB.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="LIB_LCD4BITS_INTESC_REVB.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="LIB_LCD4BITS_INTESC_REVB.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="LIB_LCD4BITS_INTESC_REVB.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="LIB_LCD4BITS_INTESC_REVB.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LIB_LCD4BITS_INTESC_REVB_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="LIB_LCD4BITS_INTESC_REVB_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LIB_LCD4BITS_INTESC_REVB_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LIB_LCD4BITS_INTESC_REVB_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LIB_LCD4BITS_INTESC_REVB_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="LIB_LCD4BITS_INTESC_REVB_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LIB_LCD4BITS_INTESC_REVB_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LIB_LCD4BITS_INTESC_REVB_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="LIB_LCD4BITS_INTESC_REVB_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="LIB_LCD4BITS_INTESC_REVB_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LIB_LCD4BITS_INTESC_REVB_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LIB_LCD4BITS_INTESC_REVB_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="LIB_LCD4BITS_INTESC_REVB_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="LIB_LCD4BITS_INTESC_REVB_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LIB_LCD4BITS_INTESC_REVB_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LIB_LCD4BITS_INTESC_REVB_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lib_lcd4bits_intesc_revb.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lib_lcd4bits_intesc_revb.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lib_lcd4bits_intesc_revb.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1528051441" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1528051441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528051441" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2002395651918827719" xil_pn:start_ts="1528051441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528051441" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5160862299989620307" xil_pn:start_ts="1528051441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528051441" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1528051441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528051441" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="462599644104878597" xil_pn:start_ts="1528051441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528051441" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1528051441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528051441" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4356463326089919433" xil_pn:start_ts="1528051441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528052012" xil_pn:in_ck="-5451756811244325532" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-1488350379543932962" xil_pn:start_ts="1528051987">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB.lso"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB.ngc"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB.ngr"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB.prj"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB.stx"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB.syr"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB.xst"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB_vhdl.prj"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1528052012" xil_pn:in_ck="-7329066248326466802" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3525599210365604198" xil_pn:start_ts="1528052012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528052024" xil_pn:in_ck="8883046340645733590" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7291955220059617286" xil_pn:start_ts="1528052012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB.bld"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB.ngd"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1528052037" xil_pn:in_ck="4782946786813784151" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1528052024">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB.pcf"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB_map.map"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB_map.mrp"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB_map.ncd"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB_map.ngm"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB_map.xrpt"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB_summary.xml"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1528052189" xil_pn:in_ck="-5370921792371585936" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1528052037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB.ncd"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB.pad"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB.par"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB.ptwx"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB.unroutes"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB.xpi"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB_pad.csv"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB_pad.txt"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1528052206" xil_pn:in_ck="-7329066248326474427" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1528052189">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lib_lcd4bits_intesc_revb.bgn"/>
      <outfile xil_pn:name="lib_lcd4bits_intesc_revb.bit"/>
      <outfile xil_pn:name="lib_lcd4bits_intesc_revb.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1528052189" xil_pn:in_ck="-7406234318655438381" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1528052182">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB.twr"/>
      <outfile xil_pn:name="LIB_LCD4BITS_INTESC_REVB.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
