// Seed: 2011037979
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  always @(negedge 1'h0) id_2 = 1;
  reg id_3, id_4, id_5, id_6;
  id_7 :
  assert property (@(posedge 1) id_3)
  else $display(id_6);
  wire module_0;
  assign id_5 = 1 - 1;
  always @(posedge 1)
    if (id_6 - (id_1)) begin : LABEL_0
      if (1)
        #1 begin : LABEL_0
          id_5 <= id_3;
          $display(1);
        end
      else if (((1 == 1))) assert (id_6);
    end
  assign id_4 = 1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign {(1), id_1} = id_1;
  module_0 modCall_1 (
      id_1,
      id_12
  );
  assign modCall_1.id_2 = 0;
endmodule
