<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Other?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Other/?><?path2project ..\?><?path2project-uri ../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="Overview_4iuaf0gcw" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Overview_4iuaf0gcw.xml" xtrc="topic:1;2:112">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Overview_4iuaf0gcw.xml" xtrc="title:1;3:10">Overview</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Overview_4iuaf0gcw.xml" xtrc="body:1;5:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Overview_4iuaf0gcw.xml" xtrc="p:1;6:8">The DSIS integrates any port to any port lane mapping between the
    high-speed SERDES and the subsystems. Four (4) consecutive SERDES lanes
    are defined as a quad-SERDES group called SHI (SERDES High-level
    Interface). SERDES Banks A, B and C each consist of 24-lanes of SERDES or
    6x SHI. The lane mapping routes groups of SERDES to/from subsystems. All
    SERDES within a SHI group must be routed to the same protocol subsystem
    (e.g. Ethernet, OTN). It also routes the loss of signal indication
    (SERDES_LOS) from device pins towards the subsystems, and it routes the
    SERDES digital LOS (DLOS) from SERDES instances towards the
    subsystems.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Overview_4iuaf0gcw.xml" xtrc="p:2;17:8">It supports directing RX SERDES port to TX SERDES port to support the
    “retimer” application. There is a direct one-to-one mapping between each
    Bank A port and each Bank B port. In retimer mode, the device connects
    Bank A SERDES with Bank B SERDES so that data is passed through the device
    transparently with no processing and no monitoring.</p>

    <fig id="Retimer_function_5iuaf0gcw" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Overview_4iuaf0gcw.xml" xtrc="fig:1;23:42">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Overview_4iuaf0gcw.xml" xtrc="title:2;24:14">Retimer Function</title>

      <image href="retimer.svg" placement="break" width="2.5in" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Overview_4iuaf0gcw.xml" xtrc="image:1;26:66"/>
    </fig>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Overview_4iuaf0gcw.xml" xtrc="p:3;29:8">The following sections provide additional detail on the flexibility and
    limitations that the DSIS provides for connecting SERDES pins to the
    device subsystems. The flexibility differs for connections to the
    Ethernet, Interlaken, and OTN (line or system) subsystems. The rules for
    selecting the SERDES pins to connect to a given subsystem will be clearly
    defined in bullet points. </p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Overview_4iuaf0gcw.xml" xtrc="p:4;36:8">In addition, the channelized Ethernet PHY within the Ethernet subsystem
    has fixed rules for allocating the Ethernet PHY channels to Ethernet
    clients of different types (10GE, 25GE, 50GE, 200GE, 400GE and FlexE
    PHYs). The fixed rules create blocking scenarios that may require a
    previously provisioned Ethernet client to be de-provisioned to allow a
    higher rate Ethernet client to be provisioned since the higher rate client
    may require use of the Ethernet PHY channels that are in use by the lower
    rate Ethernet client. </p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Overview_4iuaf0gcw.xml" xtrc="p:5;45:8">The device SDK offers two methods for assigning Ethernet PHY channels
    to Ethernet clients to manage the blocking scenarios, a SDK managed method
    and a network management system (NMS) managed method. The device software
    assigns the Ethernet PHY channels without system software involvement when
    using the SDK managed method . System software is responsible for
    assigning the Ethernet PHY channel to Ethernet clients when using the NMS
    managed method. The two methods are described with examples.</p>
  </body>
</topic>