/**
 * @file    psl_deadline_receiver.idl
 * @author  Marcel Smit
 *
 * @copyright Copyright (c) Remedy IT Expertise BV
 */
#ifndef PSL_DEADLINE_RECEIVER_IDL_
#define PSL_DEADLINE_RECEIVER_IDL_

#include "commonSE.idl"
#include <ccm_timed_trigger.idl>

module PSL_DeadlineTest
{
  component Receiver
  {
    port CommonTestConnector::DDS_Get    info_get;
    port CommonTestConnector::DDS_Listen info_out;

    uses CCM_TT::TT_Scheduler tt_scheduler;
  };
};

#endif /* PSL_DEADLINE_RECEIVER_IDL_ */
