
virtlab-user-fmc-tester.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f264  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d4  0800f414  0800f414  00010414  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f7e8  0800f7e8  00011158  2**0
                  CONTENTS
  4 .ARM          00000008  0800f7e8  0800f7e8  000107e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f7f0  0800f7f0  00011158  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f7f0  0800f7f0  000107f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f7f4  0800f7f4  000107f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000158  20000000  0800f7f8  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006b0c  20000158  0800f950  00011158  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20006c64  0800f950  00011c64  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00011158  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e9cc  00000000  00000000  00011188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000708c  00000000  00000000  0003fb54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000027b8  00000000  00000000  00046be0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001e3b  00000000  00000000  00049398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003560a  00000000  00000000  0004b1d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002f3d8  00000000  00000000  000807dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001394e8  00000000  00000000  000afbb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001e909d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000aa6c  00000000  00000000  001e90e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000089  00000000  00000000  001f3b4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000158 	.word	0x20000158
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800f3fc 	.word	0x0800f3fc

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000015c 	.word	0x2000015c
 80001ec:	0800f3fc 	.word	0x0800f3fc

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b082      	sub	sp, #8
 80002a4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80002a6:	2300      	movs	r3, #0
 80002a8:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80002aa:	2003      	movs	r0, #3
 80002ac:	f001 fabd 	bl	800182a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80002b0:	200f      	movs	r0, #15
 80002b2:	f00d fa77 	bl	800d7a4 <HAL_InitTick>
 80002b6:	4603      	mov	r3, r0
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d002      	beq.n	80002c2 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80002bc:	2301      	movs	r3, #1
 80002be:	71fb      	strb	r3, [r7, #7]
 80002c0:	e001      	b.n	80002c6 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80002c2:	f00c ff83 	bl	800d1cc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80002c6:	79fb      	ldrb	r3, [r7, #7]
}
 80002c8:	4618      	mov	r0, r3
 80002ca:	3708      	adds	r7, #8
 80002cc:	46bd      	mov	sp, r7
 80002ce:	bd80      	pop	{r7, pc}

080002d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80002d0:	b480      	push	{r7}
 80002d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80002d4:	4b06      	ldr	r3, [pc, #24]	@ (80002f0 <HAL_IncTick+0x20>)
 80002d6:	781b      	ldrb	r3, [r3, #0]
 80002d8:	461a      	mov	r2, r3
 80002da:	4b06      	ldr	r3, [pc, #24]	@ (80002f4 <HAL_IncTick+0x24>)
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	4413      	add	r3, r2
 80002e0:	4a04      	ldr	r2, [pc, #16]	@ (80002f4 <HAL_IncTick+0x24>)
 80002e2:	6013      	str	r3, [r2, #0]
}
 80002e4:	bf00      	nop
 80002e6:	46bd      	mov	sp, r7
 80002e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop
 80002f0:	20000004 	.word	0x20000004
 80002f4:	20000174 	.word	0x20000174

080002f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80002f8:	b480      	push	{r7}
 80002fa:	af00      	add	r7, sp, #0
  return uwTick;
 80002fc:	4b03      	ldr	r3, [pc, #12]	@ (800030c <HAL_GetTick+0x14>)
 80002fe:	681b      	ldr	r3, [r3, #0]
}
 8000300:	4618      	mov	r0, r3
 8000302:	46bd      	mov	sp, r7
 8000304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000308:	4770      	bx	lr
 800030a:	bf00      	nop
 800030c:	20000174 	.word	0x20000174

08000310 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	b084      	sub	sp, #16
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000318:	f7ff ffee 	bl	80002f8 <HAL_GetTick>
 800031c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000322:	68fb      	ldr	r3, [r7, #12]
 8000324:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000328:	d005      	beq.n	8000336 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800032a:	4b0a      	ldr	r3, [pc, #40]	@ (8000354 <HAL_Delay+0x44>)
 800032c:	781b      	ldrb	r3, [r3, #0]
 800032e:	461a      	mov	r2, r3
 8000330:	68fb      	ldr	r3, [r7, #12]
 8000332:	4413      	add	r3, r2
 8000334:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000336:	bf00      	nop
 8000338:	f7ff ffde 	bl	80002f8 <HAL_GetTick>
 800033c:	4602      	mov	r2, r0
 800033e:	68bb      	ldr	r3, [r7, #8]
 8000340:	1ad3      	subs	r3, r2, r3
 8000342:	68fa      	ldr	r2, [r7, #12]
 8000344:	429a      	cmp	r2, r3
 8000346:	d8f7      	bhi.n	8000338 <HAL_Delay+0x28>
  {
  }
}
 8000348:	bf00      	nop
 800034a:	bf00      	nop
 800034c:	3710      	adds	r7, #16
 800034e:	46bd      	mov	sp, r7
 8000350:	bd80      	pop	{r7, pc}
 8000352:	bf00      	nop
 8000354:	20000004 	.word	0x20000004

08000358 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *            @arg SYSCFG_VREFBUF_VOLTAGE_SCALE1: VREF_OUT2 around 2.5 V.
  *                                                This requires VDDA equal to or higher than 2.8 V.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
 8000358:	b480      	push	{r7}
 800035a:	b083      	sub	sp, #12
 800035c:	af00      	add	r7, sp, #0
 800035e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8000360:	4b06      	ldr	r3, [pc, #24]	@ (800037c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	f023 0204 	bic.w	r2, r3, #4
 8000368:	4904      	ldr	r1, [pc, #16]	@ (800037c <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	4313      	orrs	r3, r2
 800036e:	600b      	str	r3, [r1, #0]
}
 8000370:	bf00      	nop
 8000372:	370c      	adds	r7, #12
 8000374:	46bd      	mov	sp, r7
 8000376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037a:	4770      	bx	lr
 800037c:	40010030 	.word	0x40010030

08000380 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 8000380:	b480      	push	{r7}
 8000382:	b083      	sub	sp, #12
 8000384:	af00      	add	r7, sp, #0
 8000386:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8000388:	4b06      	ldr	r3, [pc, #24]	@ (80003a4 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	f023 0202 	bic.w	r2, r3, #2
 8000390:	4904      	ldr	r1, [pc, #16]	@ (80003a4 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	4313      	orrs	r3, r2
 8000396:	600b      	str	r3, [r1, #0]
}
 8000398:	bf00      	nop
 800039a:	370c      	adds	r7, #12
 800039c:	46bd      	mov	sp, r7
 800039e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a2:	4770      	bx	lr
 80003a4:	40010030 	.word	0x40010030

080003a8 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b082      	sub	sp, #8
 80003ac:	af00      	add	r7, sp, #0
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 80003ae:	4b0f      	ldr	r3, [pc, #60]	@ (80003ec <HAL_SYSCFG_EnableVREFBUF+0x44>)
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	4a0e      	ldr	r2, [pc, #56]	@ (80003ec <HAL_SYSCFG_EnableVREFBUF+0x44>)
 80003b4:	f043 0301 	orr.w	r3, r3, #1
 80003b8:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80003ba:	f7ff ff9d 	bl	80002f8 <HAL_GetTick>
 80003be:	6078      	str	r0, [r7, #4]

  /* Wait for VRR bit  */
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0U)
 80003c0:	e008      	b.n	80003d4 <HAL_SYSCFG_EnableVREFBUF+0x2c>
  {
    if((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 80003c2:	f7ff ff99 	bl	80002f8 <HAL_GetTick>
 80003c6:	4602      	mov	r2, r0
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	1ad3      	subs	r3, r2, r3
 80003cc:	2b0a      	cmp	r3, #10
 80003ce:	d901      	bls.n	80003d4 <HAL_SYSCFG_EnableVREFBUF+0x2c>
    {
      return HAL_TIMEOUT;
 80003d0:	2303      	movs	r3, #3
 80003d2:	e006      	b.n	80003e2 <HAL_SYSCFG_EnableVREFBUF+0x3a>
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0U)
 80003d4:	4b05      	ldr	r3, [pc, #20]	@ (80003ec <HAL_SYSCFG_EnableVREFBUF+0x44>)
 80003d6:	681b      	ldr	r3, [r3, #0]
 80003d8:	f003 0308 	and.w	r3, r3, #8
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d0f0      	beq.n	80003c2 <HAL_SYSCFG_EnableVREFBUF+0x1a>
    }
  }

  return HAL_OK;
 80003e0:	2300      	movs	r3, #0
}
 80003e2:	4618      	mov	r0, r3
 80003e4:	3708      	adds	r7, #8
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bd80      	pop	{r7, pc}
 80003ea:	bf00      	nop
 80003ec:	40010030 	.word	0x40010030

080003f0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80003f0:	b480      	push	{r7}
 80003f2:	b083      	sub	sp, #12
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	6078      	str	r0, [r7, #4]
 80003f8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	689b      	ldr	r3, [r3, #8]
 80003fe:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000402:	683b      	ldr	r3, [r7, #0]
 8000404:	431a      	orrs	r2, r3
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	609a      	str	r2, [r3, #8]
}
 800040a:	bf00      	nop
 800040c:	370c      	adds	r7, #12
 800040e:	46bd      	mov	sp, r7
 8000410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000414:	4770      	bx	lr

08000416 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000416:	b480      	push	{r7}
 8000418:	b083      	sub	sp, #12
 800041a:	af00      	add	r7, sp, #0
 800041c:	6078      	str	r0, [r7, #4]
 800041e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	689b      	ldr	r3, [r3, #8]
 8000424:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8000428:	683b      	ldr	r3, [r7, #0]
 800042a:	431a      	orrs	r2, r3
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	609a      	str	r2, [r3, #8]
}
 8000430:	bf00      	nop
 8000432:	370c      	adds	r7, #12
 8000434:	46bd      	mov	sp, r7
 8000436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043a:	4770      	bx	lr

0800043c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800043c:	b480      	push	{r7}
 800043e:	b083      	sub	sp, #12
 8000440:	af00      	add	r7, sp, #0
 8000442:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	689b      	ldr	r3, [r3, #8]
 8000448:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800044c:	4618      	mov	r0, r3
 800044e:	370c      	adds	r7, #12
 8000450:	46bd      	mov	sp, r7
 8000452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000456:	4770      	bx	lr

08000458 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000458:	b480      	push	{r7}
 800045a:	b087      	sub	sp, #28
 800045c:	af00      	add	r7, sp, #0
 800045e:	60f8      	str	r0, [r7, #12]
 8000460:	60b9      	str	r1, [r7, #8]
 8000462:	607a      	str	r2, [r7, #4]
 8000464:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000466:	68fb      	ldr	r3, [r7, #12]
 8000468:	3360      	adds	r3, #96	@ 0x60
 800046a:	461a      	mov	r2, r3
 800046c:	68bb      	ldr	r3, [r7, #8]
 800046e:	009b      	lsls	r3, r3, #2
 8000470:	4413      	add	r3, r2
 8000472:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000474:	697b      	ldr	r3, [r7, #20]
 8000476:	681a      	ldr	r2, [r3, #0]
 8000478:	4b08      	ldr	r3, [pc, #32]	@ (800049c <LL_ADC_SetOffset+0x44>)
 800047a:	4013      	ands	r3, r2
 800047c:	687a      	ldr	r2, [r7, #4]
 800047e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8000482:	683a      	ldr	r2, [r7, #0]
 8000484:	430a      	orrs	r2, r1
 8000486:	4313      	orrs	r3, r2
 8000488:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800048c:	697b      	ldr	r3, [r7, #20]
 800048e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000490:	bf00      	nop
 8000492:	371c      	adds	r7, #28
 8000494:	46bd      	mov	sp, r7
 8000496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800049a:	4770      	bx	lr
 800049c:	03fff000 	.word	0x03fff000

080004a0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80004a0:	b480      	push	{r7}
 80004a2:	b085      	sub	sp, #20
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	6078      	str	r0, [r7, #4]
 80004a8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	3360      	adds	r3, #96	@ 0x60
 80004ae:	461a      	mov	r2, r3
 80004b0:	683b      	ldr	r3, [r7, #0]
 80004b2:	009b      	lsls	r3, r3, #2
 80004b4:	4413      	add	r3, r2
 80004b6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80004b8:	68fb      	ldr	r3, [r7, #12]
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80004c0:	4618      	mov	r0, r3
 80004c2:	3714      	adds	r7, #20
 80004c4:	46bd      	mov	sp, r7
 80004c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ca:	4770      	bx	lr

080004cc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80004cc:	b480      	push	{r7}
 80004ce:	b087      	sub	sp, #28
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	60f8      	str	r0, [r7, #12]
 80004d4:	60b9      	str	r1, [r7, #8]
 80004d6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80004d8:	68fb      	ldr	r3, [r7, #12]
 80004da:	3360      	adds	r3, #96	@ 0x60
 80004dc:	461a      	mov	r2, r3
 80004de:	68bb      	ldr	r3, [r7, #8]
 80004e0:	009b      	lsls	r3, r3, #2
 80004e2:	4413      	add	r3, r2
 80004e4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80004e6:	697b      	ldr	r3, [r7, #20]
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	431a      	orrs	r2, r3
 80004f2:	697b      	ldr	r3, [r7, #20]
 80004f4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80004f6:	bf00      	nop
 80004f8:	371c      	adds	r7, #28
 80004fa:	46bd      	mov	sp, r7
 80004fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000500:	4770      	bx	lr

08000502 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8000502:	b480      	push	{r7}
 8000504:	b083      	sub	sp, #12
 8000506:	af00      	add	r7, sp, #0
 8000508:	6078      	str	r0, [r7, #4]
 800050a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	695b      	ldr	r3, [r3, #20]
 8000510:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000514:	683b      	ldr	r3, [r7, #0]
 8000516:	431a      	orrs	r2, r3
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	615a      	str	r2, [r3, #20]
}
 800051c:	bf00      	nop
 800051e:	370c      	adds	r7, #12
 8000520:	46bd      	mov	sp, r7
 8000522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000526:	4770      	bx	lr

08000528 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000528:	b480      	push	{r7}
 800052a:	b087      	sub	sp, #28
 800052c:	af00      	add	r7, sp, #0
 800052e:	60f8      	str	r0, [r7, #12]
 8000530:	60b9      	str	r1, [r7, #8]
 8000532:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8000534:	68fb      	ldr	r3, [r7, #12]
 8000536:	3330      	adds	r3, #48	@ 0x30
 8000538:	461a      	mov	r2, r3
 800053a:	68bb      	ldr	r3, [r7, #8]
 800053c:	0a1b      	lsrs	r3, r3, #8
 800053e:	009b      	lsls	r3, r3, #2
 8000540:	f003 030c 	and.w	r3, r3, #12
 8000544:	4413      	add	r3, r2
 8000546:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000548:	697b      	ldr	r3, [r7, #20]
 800054a:	681a      	ldr	r2, [r3, #0]
 800054c:	68bb      	ldr	r3, [r7, #8]
 800054e:	f003 031f 	and.w	r3, r3, #31
 8000552:	211f      	movs	r1, #31
 8000554:	fa01 f303 	lsl.w	r3, r1, r3
 8000558:	43db      	mvns	r3, r3
 800055a:	401a      	ands	r2, r3
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	0e9b      	lsrs	r3, r3, #26
 8000560:	f003 011f 	and.w	r1, r3, #31
 8000564:	68bb      	ldr	r3, [r7, #8]
 8000566:	f003 031f 	and.w	r3, r3, #31
 800056a:	fa01 f303 	lsl.w	r3, r1, r3
 800056e:	431a      	orrs	r2, r3
 8000570:	697b      	ldr	r3, [r7, #20]
 8000572:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000574:	bf00      	nop
 8000576:	371c      	adds	r7, #28
 8000578:	46bd      	mov	sp, r7
 800057a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057e:	4770      	bx	lr

08000580 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000580:	b480      	push	{r7}
 8000582:	b087      	sub	sp, #28
 8000584:	af00      	add	r7, sp, #0
 8000586:	60f8      	str	r0, [r7, #12]
 8000588:	60b9      	str	r1, [r7, #8]
 800058a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	3314      	adds	r3, #20
 8000590:	461a      	mov	r2, r3
 8000592:	68bb      	ldr	r3, [r7, #8]
 8000594:	0e5b      	lsrs	r3, r3, #25
 8000596:	009b      	lsls	r3, r3, #2
 8000598:	f003 0304 	and.w	r3, r3, #4
 800059c:	4413      	add	r3, r2
 800059e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80005a0:	697b      	ldr	r3, [r7, #20]
 80005a2:	681a      	ldr	r2, [r3, #0]
 80005a4:	68bb      	ldr	r3, [r7, #8]
 80005a6:	0d1b      	lsrs	r3, r3, #20
 80005a8:	f003 031f 	and.w	r3, r3, #31
 80005ac:	2107      	movs	r1, #7
 80005ae:	fa01 f303 	lsl.w	r3, r1, r3
 80005b2:	43db      	mvns	r3, r3
 80005b4:	401a      	ands	r2, r3
 80005b6:	68bb      	ldr	r3, [r7, #8]
 80005b8:	0d1b      	lsrs	r3, r3, #20
 80005ba:	f003 031f 	and.w	r3, r3, #31
 80005be:	6879      	ldr	r1, [r7, #4]
 80005c0:	fa01 f303 	lsl.w	r3, r1, r3
 80005c4:	431a      	orrs	r2, r3
 80005c6:	697b      	ldr	r3, [r7, #20]
 80005c8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80005ca:	bf00      	nop
 80005cc:	371c      	adds	r7, #28
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
	...

080005d8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80005d8:	b480      	push	{r7}
 80005da:	b085      	sub	sp, #20
 80005dc:	af00      	add	r7, sp, #0
 80005de:	60f8      	str	r0, [r7, #12]
 80005e0:	60b9      	str	r1, [r7, #8]
 80005e2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80005e4:	68fb      	ldr	r3, [r7, #12]
 80005e6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80005ea:	68bb      	ldr	r3, [r7, #8]
 80005ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80005f0:	43db      	mvns	r3, r3
 80005f2:	401a      	ands	r2, r3
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	f003 0318 	and.w	r3, r3, #24
 80005fa:	4908      	ldr	r1, [pc, #32]	@ (800061c <LL_ADC_SetChannelSingleDiff+0x44>)
 80005fc:	40d9      	lsrs	r1, r3
 80005fe:	68bb      	ldr	r3, [r7, #8]
 8000600:	400b      	ands	r3, r1
 8000602:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000606:	431a      	orrs	r2, r3
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800060e:	bf00      	nop
 8000610:	3714      	adds	r7, #20
 8000612:	46bd      	mov	sp, r7
 8000614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop
 800061c:	0007ffff 	.word	0x0007ffff

08000620 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000620:	b480      	push	{r7}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	689b      	ldr	r3, [r3, #8]
 800062c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8000630:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000634:	687a      	ldr	r2, [r7, #4]
 8000636:	6093      	str	r3, [r2, #8]
}
 8000638:	bf00      	nop
 800063a:	370c      	adds	r7, #12
 800063c:	46bd      	mov	sp, r7
 800063e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000642:	4770      	bx	lr

08000644 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8000644:	b480      	push	{r7}
 8000646:	b083      	sub	sp, #12
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	689b      	ldr	r3, [r3, #8]
 8000650:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000654:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000658:	d101      	bne.n	800065e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800065a:	2301      	movs	r3, #1
 800065c:	e000      	b.n	8000660 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800065e:	2300      	movs	r3, #0
}
 8000660:	4618      	mov	r0, r3
 8000662:	370c      	adds	r7, #12
 8000664:	46bd      	mov	sp, r7
 8000666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066a:	4770      	bx	lr

0800066c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800066c:	b480      	push	{r7}
 800066e:	b083      	sub	sp, #12
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	689b      	ldr	r3, [r3, #8]
 8000678:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800067c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000680:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000688:	bf00      	nop
 800068a:	370c      	adds	r7, #12
 800068c:	46bd      	mov	sp, r7
 800068e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000692:	4770      	bx	lr

08000694 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8000694:	b480      	push	{r7}
 8000696:	b083      	sub	sp, #12
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	689b      	ldr	r3, [r3, #8]
 80006a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80006a8:	d101      	bne.n	80006ae <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80006aa:	2301      	movs	r3, #1
 80006ac:	e000      	b.n	80006b0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80006ae:	2300      	movs	r3, #0
}
 80006b0:	4618      	mov	r0, r3
 80006b2:	370c      	adds	r7, #12
 80006b4:	46bd      	mov	sp, r7
 80006b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ba:	4770      	bx	lr

080006bc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	689b      	ldr	r3, [r3, #8]
 80006c8:	f003 0301 	and.w	r3, r3, #1
 80006cc:	2b01      	cmp	r3, #1
 80006ce:	d101      	bne.n	80006d4 <LL_ADC_IsEnabled+0x18>
 80006d0:	2301      	movs	r3, #1
 80006d2:	e000      	b.n	80006d6 <LL_ADC_IsEnabled+0x1a>
 80006d4:	2300      	movs	r3, #0
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	370c      	adds	r7, #12
 80006da:	46bd      	mov	sp, r7
 80006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e0:	4770      	bx	lr

080006e2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80006e2:	b480      	push	{r7}
 80006e4:	b083      	sub	sp, #12
 80006e6:	af00      	add	r7, sp, #0
 80006e8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	689b      	ldr	r3, [r3, #8]
 80006ee:	f003 0304 	and.w	r3, r3, #4
 80006f2:	2b04      	cmp	r3, #4
 80006f4:	d101      	bne.n	80006fa <LL_ADC_REG_IsConversionOngoing+0x18>
 80006f6:	2301      	movs	r3, #1
 80006f8:	e000      	b.n	80006fc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80006fa:	2300      	movs	r3, #0
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	370c      	adds	r7, #12
 8000700:	46bd      	mov	sp, r7
 8000702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000706:	4770      	bx	lr

08000708 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000708:	b480      	push	{r7}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	689b      	ldr	r3, [r3, #8]
 8000714:	f003 0308 	and.w	r3, r3, #8
 8000718:	2b08      	cmp	r3, #8
 800071a:	d101      	bne.n	8000720 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800071c:	2301      	movs	r3, #1
 800071e:	e000      	b.n	8000722 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8000720:	2300      	movs	r3, #0
}
 8000722:	4618      	mov	r0, r3
 8000724:	370c      	adds	r7, #12
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
	...

08000730 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000730:	b590      	push	{r4, r7, lr}
 8000732:	b089      	sub	sp, #36	@ 0x24
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000738:	2300      	movs	r3, #0
 800073a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800073c:	2300      	movs	r3, #0
 800073e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	2b00      	cmp	r3, #0
 8000744:	d101      	bne.n	800074a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8000746:	2301      	movs	r3, #1
 8000748:	e133      	b.n	80009b2 <HAL_ADC_Init+0x282>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	691b      	ldr	r3, [r3, #16]
 800074e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000754:	2b00      	cmp	r3, #0
 8000756:	d109      	bne.n	800076c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000758:	6878      	ldr	r0, [r7, #4]
 800075a:	f00c fd67 	bl	800d22c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	2200      	movs	r2, #0
 8000762:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	2200      	movs	r2, #0
 8000768:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	4618      	mov	r0, r3
 8000772:	f7ff ff67 	bl	8000644 <LL_ADC_IsDeepPowerDownEnabled>
 8000776:	4603      	mov	r3, r0
 8000778:	2b00      	cmp	r3, #0
 800077a:	d004      	beq.n	8000786 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	4618      	mov	r0, r3
 8000782:	f7ff ff4d 	bl	8000620 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	4618      	mov	r0, r3
 800078c:	f7ff ff82 	bl	8000694 <LL_ADC_IsInternalRegulatorEnabled>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d115      	bne.n	80007c2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	4618      	mov	r0, r3
 800079c:	f7ff ff66 	bl	800066c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80007a0:	4b86      	ldr	r3, [pc, #536]	@ (80009bc <HAL_ADC_Init+0x28c>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	099b      	lsrs	r3, r3, #6
 80007a6:	4a86      	ldr	r2, [pc, #536]	@ (80009c0 <HAL_ADC_Init+0x290>)
 80007a8:	fba2 2303 	umull	r2, r3, r2, r3
 80007ac:	099b      	lsrs	r3, r3, #6
 80007ae:	3301      	adds	r3, #1
 80007b0:	005b      	lsls	r3, r3, #1
 80007b2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80007b4:	e002      	b.n	80007bc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	3b01      	subs	r3, #1
 80007ba:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d1f9      	bne.n	80007b6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	4618      	mov	r0, r3
 80007c8:	f7ff ff64 	bl	8000694 <LL_ADC_IsInternalRegulatorEnabled>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d10d      	bne.n	80007ee <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007d6:	f043 0210 	orr.w	r2, r3, #16
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80007e2:	f043 0201 	orr.w	r2, r3, #1
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80007ea:	2301      	movs	r3, #1
 80007ec:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	4618      	mov	r0, r3
 80007f4:	f7ff ff75 	bl	80006e2 <LL_ADC_REG_IsConversionOngoing>
 80007f8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007fe:	f003 0310 	and.w	r3, r3, #16
 8000802:	2b00      	cmp	r3, #0
 8000804:	f040 80cc 	bne.w	80009a0 <HAL_ADC_Init+0x270>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8000808:	697b      	ldr	r3, [r7, #20]
 800080a:	2b00      	cmp	r3, #0
 800080c:	f040 80c8 	bne.w	80009a0 <HAL_ADC_Init+0x270>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000814:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8000818:	f043 0202 	orr.w	r2, r3, #2
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	4618      	mov	r0, r3
 8000826:	f7ff ff49 	bl	80006bc <LL_ADC_IsEnabled>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d115      	bne.n	800085c <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000830:	4864      	ldr	r0, [pc, #400]	@ (80009c4 <HAL_ADC_Init+0x294>)
 8000832:	f7ff ff43 	bl	80006bc <LL_ADC_IsEnabled>
 8000836:	4604      	mov	r4, r0
 8000838:	4863      	ldr	r0, [pc, #396]	@ (80009c8 <HAL_ADC_Init+0x298>)
 800083a:	f7ff ff3f 	bl	80006bc <LL_ADC_IsEnabled>
 800083e:	4603      	mov	r3, r0
 8000840:	431c      	orrs	r4, r3
 8000842:	4862      	ldr	r0, [pc, #392]	@ (80009cc <HAL_ADC_Init+0x29c>)
 8000844:	f7ff ff3a 	bl	80006bc <LL_ADC_IsEnabled>
 8000848:	4603      	mov	r3, r0
 800084a:	4323      	orrs	r3, r4
 800084c:	2b00      	cmp	r3, #0
 800084e:	d105      	bne.n	800085c <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	685b      	ldr	r3, [r3, #4]
 8000854:	4619      	mov	r1, r3
 8000856:	485e      	ldr	r0, [pc, #376]	@ (80009d0 <HAL_ADC_Init+0x2a0>)
 8000858:	f7ff fdca 	bl	80003f0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	7e5b      	ldrb	r3, [r3, #25]
 8000860:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000866:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800086c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8000872:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	f893 3020 	ldrb.w	r3, [r3, #32]
 800087a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800087c:	4313      	orrs	r3, r2
 800087e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000886:	2b01      	cmp	r3, #1
 8000888:	d106      	bne.n	8000898 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800088e:	3b01      	subs	r3, #1
 8000890:	045b      	lsls	r3, r3, #17
 8000892:	69ba      	ldr	r2, [r7, #24]
 8000894:	4313      	orrs	r3, r2
 8000896:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800089c:	2b00      	cmp	r3, #0
 800089e:	d009      	beq.n	80008b4 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80008a4:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008ac:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80008ae:	69ba      	ldr	r2, [r7, #24]
 80008b0:	4313      	orrs	r3, r2
 80008b2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	68da      	ldr	r2, [r3, #12]
 80008ba:	4b46      	ldr	r3, [pc, #280]	@ (80009d4 <HAL_ADC_Init+0x2a4>)
 80008bc:	4013      	ands	r3, r2
 80008be:	687a      	ldr	r2, [r7, #4]
 80008c0:	6812      	ldr	r2, [r2, #0]
 80008c2:	69b9      	ldr	r1, [r7, #24]
 80008c4:	430b      	orrs	r3, r1
 80008c6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4618      	mov	r0, r3
 80008ce:	f7ff ff1b 	bl	8000708 <LL_ADC_INJ_IsConversionOngoing>
 80008d2:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80008d4:	697b      	ldr	r3, [r7, #20]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d140      	bne.n	800095c <HAL_ADC_Init+0x22c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80008da:	693b      	ldr	r3, [r7, #16]
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d13d      	bne.n	800095c <HAL_ADC_Init+0x22c>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	7e1b      	ldrb	r3, [r3, #24]
 80008e8:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80008ea:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80008f2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80008f4:	4313      	orrs	r3, r2
 80008f6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	68db      	ldr	r3, [r3, #12]
 80008fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000902:	f023 0306 	bic.w	r3, r3, #6
 8000906:	687a      	ldr	r2, [r7, #4]
 8000908:	6812      	ldr	r2, [r2, #0]
 800090a:	69b9      	ldr	r1, [r7, #24]
 800090c:	430b      	orrs	r3, r1
 800090e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8000916:	2b01      	cmp	r3, #1
 8000918:	d118      	bne.n	800094c <HAL_ADC_Init+0x21c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	691b      	ldr	r3, [r3, #16]
 8000920:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8000924:	f023 0304 	bic.w	r3, r3, #4
 8000928:	687a      	ldr	r2, [r7, #4]
 800092a:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800092c:	687a      	ldr	r2, [r7, #4]
 800092e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8000930:	4311      	orrs	r1, r2
 8000932:	687a      	ldr	r2, [r7, #4]
 8000934:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8000936:	4311      	orrs	r1, r2
 8000938:	687a      	ldr	r2, [r7, #4]
 800093a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800093c:	430a      	orrs	r2, r1
 800093e:	431a      	orrs	r2, r3
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	f042 0201 	orr.w	r2, r2, #1
 8000948:	611a      	str	r2, [r3, #16]
 800094a:	e007      	b.n	800095c <HAL_ADC_Init+0x22c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	691a      	ldr	r2, [r3, #16]
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	f022 0201 	bic.w	r2, r2, #1
 800095a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	691b      	ldr	r3, [r3, #16]
 8000960:	2b01      	cmp	r3, #1
 8000962:	d10c      	bne.n	800097e <HAL_ADC_Init+0x24e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096a:	f023 010f 	bic.w	r1, r3, #15
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	69db      	ldr	r3, [r3, #28]
 8000972:	1e5a      	subs	r2, r3, #1
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	430a      	orrs	r2, r1
 800097a:	631a      	str	r2, [r3, #48]	@ 0x30
 800097c:	e007      	b.n	800098e <HAL_ADC_Init+0x25e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	f022 020f 	bic.w	r2, r2, #15
 800098c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000992:	f023 0303 	bic.w	r3, r3, #3
 8000996:	f043 0201 	orr.w	r2, r3, #1
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	659a      	str	r2, [r3, #88]	@ 0x58
 800099e:	e007      	b.n	80009b0 <HAL_ADC_Init+0x280>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009a4:	f043 0210 	orr.w	r2, r3, #16
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80009ac:	2301      	movs	r3, #1
 80009ae:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80009b0:	7ffb      	ldrb	r3, [r7, #31]
}
 80009b2:	4618      	mov	r0, r3
 80009b4:	3724      	adds	r7, #36	@ 0x24
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd90      	pop	{r4, r7, pc}
 80009ba:	bf00      	nop
 80009bc:	20000098 	.word	0x20000098
 80009c0:	053e2d63 	.word	0x053e2d63
 80009c4:	50040000 	.word	0x50040000
 80009c8:	50040100 	.word	0x50040100
 80009cc:	50040200 	.word	0x50040200
 80009d0:	50040300 	.word	0x50040300
 80009d4:	fff0c007 	.word	0xfff0c007

080009d8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b0b6      	sub	sp, #216	@ 0xd8
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
 80009e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80009e2:	2300      	movs	r3, #0
 80009e4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80009e8:	2300      	movs	r3, #0
 80009ea:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80009f2:	2b01      	cmp	r3, #1
 80009f4:	d101      	bne.n	80009fa <HAL_ADC_ConfigChannel+0x22>
 80009f6:	2302      	movs	r3, #2
 80009f8:	e3e3      	b.n	80011c2 <HAL_ADC_ConfigChannel+0x7ea>
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	2201      	movs	r2, #1
 80009fe:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	4618      	mov	r0, r3
 8000a08:	f7ff fe6b 	bl	80006e2 <LL_ADC_REG_IsConversionOngoing>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	f040 83c4 	bne.w	800119c <HAL_ADC_ConfigChannel+0x7c4>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	685b      	ldr	r3, [r3, #4]
 8000a18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	685b      	ldr	r3, [r3, #4]
 8000a20:	2b05      	cmp	r3, #5
 8000a22:	d824      	bhi.n	8000a6e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8000a24:	683b      	ldr	r3, [r7, #0]
 8000a26:	685b      	ldr	r3, [r3, #4]
 8000a28:	3b02      	subs	r3, #2
 8000a2a:	2b03      	cmp	r3, #3
 8000a2c:	d81b      	bhi.n	8000a66 <HAL_ADC_ConfigChannel+0x8e>
 8000a2e:	a201      	add	r2, pc, #4	@ (adr r2, 8000a34 <HAL_ADC_ConfigChannel+0x5c>)
 8000a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a34:	08000a45 	.word	0x08000a45
 8000a38:	08000a4d 	.word	0x08000a4d
 8000a3c:	08000a55 	.word	0x08000a55
 8000a40:	08000a5d 	.word	0x08000a5d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8000a44:	230c      	movs	r3, #12
 8000a46:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8000a4a:	e010      	b.n	8000a6e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8000a4c:	2312      	movs	r3, #18
 8000a4e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8000a52:	e00c      	b.n	8000a6e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8000a54:	2318      	movs	r3, #24
 8000a56:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8000a5a:	e008      	b.n	8000a6e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8000a5c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8000a64:	e003      	b.n	8000a6e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8000a66:	2306      	movs	r3, #6
 8000a68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8000a6c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	6818      	ldr	r0, [r3, #0]
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	461a      	mov	r2, r3
 8000a78:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8000a7c:	f7ff fd54 	bl	8000528 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	4618      	mov	r0, r3
 8000a86:	f7ff fe2c 	bl	80006e2 <LL_ADC_REG_IsConversionOngoing>
 8000a8a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	4618      	mov	r0, r3
 8000a94:	f7ff fe38 	bl	8000708 <LL_ADC_INJ_IsConversionOngoing>
 8000a98:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8000a9c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	f040 81bf 	bne.w	8000e24 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8000aa6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	f040 81ba 	bne.w	8000e24 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	689b      	ldr	r3, [r3, #8]
 8000ab4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000ab8:	d10f      	bne.n	8000ada <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	6818      	ldr	r0, [r3, #0]
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	f7ff fd5b 	bl	8000580 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f7ff fd15 	bl	8000502 <LL_ADC_SetSamplingTimeCommonConfig>
 8000ad8:	e00e      	b.n	8000af8 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	6818      	ldr	r0, [r3, #0]
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	6819      	ldr	r1, [r3, #0]
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	689b      	ldr	r3, [r3, #8]
 8000ae6:	461a      	mov	r2, r3
 8000ae8:	f7ff fd4a 	bl	8000580 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	2100      	movs	r1, #0
 8000af2:	4618      	mov	r0, r3
 8000af4:	f7ff fd05 	bl	8000502 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8000af8:	683b      	ldr	r3, [r7, #0]
 8000afa:	695a      	ldr	r2, [r3, #20]
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	68db      	ldr	r3, [r3, #12]
 8000b02:	08db      	lsrs	r3, r3, #3
 8000b04:	f003 0303 	and.w	r3, r3, #3
 8000b08:	005b      	lsls	r3, r3, #1
 8000b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b0e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	691b      	ldr	r3, [r3, #16]
 8000b16:	2b04      	cmp	r3, #4
 8000b18:	d00a      	beq.n	8000b30 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	6818      	ldr	r0, [r3, #0]
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	6919      	ldr	r1, [r3, #16]
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	681a      	ldr	r2, [r3, #0]
 8000b26:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8000b2a:	f7ff fc95 	bl	8000458 <LL_ADC_SetOffset>
 8000b2e:	e179      	b.n	8000e24 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	2100      	movs	r1, #0
 8000b36:	4618      	mov	r0, r3
 8000b38:	f7ff fcb2 	bl	80004a0 <LL_ADC_GetOffsetChannel>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d10a      	bne.n	8000b5c <HAL_ADC_ConfigChannel+0x184>
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f7ff fca7 	bl	80004a0 <LL_ADC_GetOffsetChannel>
 8000b52:	4603      	mov	r3, r0
 8000b54:	0e9b      	lsrs	r3, r3, #26
 8000b56:	f003 021f 	and.w	r2, r3, #31
 8000b5a:	e01e      	b.n	8000b9a <HAL_ADC_ConfigChannel+0x1c2>
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	2100      	movs	r1, #0
 8000b62:	4618      	mov	r0, r3
 8000b64:	f7ff fc9c 	bl	80004a0 <LL_ADC_GetOffsetChannel>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b6e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8000b72:	fa93 f3a3 	rbit	r3, r3
 8000b76:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000b7a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000b7e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000b82:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d101      	bne.n	8000b8e <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8000b8a:	2320      	movs	r3, #32
 8000b8c:	e004      	b.n	8000b98 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8000b8e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8000b92:	fab3 f383 	clz	r3, r3
 8000b96:	b2db      	uxtb	r3, r3
 8000b98:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d105      	bne.n	8000bb2 <HAL_ADC_ConfigChannel+0x1da>
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	0e9b      	lsrs	r3, r3, #26
 8000bac:	f003 031f 	and.w	r3, r3, #31
 8000bb0:	e018      	b.n	8000be4 <HAL_ADC_ConfigChannel+0x20c>
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8000bbe:	fa93 f3a3 	rbit	r3, r3
 8000bc2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8000bc6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8000bca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8000bce:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d101      	bne.n	8000bda <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8000bd6:	2320      	movs	r3, #32
 8000bd8:	e004      	b.n	8000be4 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8000bda:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8000bde:	fab3 f383 	clz	r3, r3
 8000be2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8000be4:	429a      	cmp	r2, r3
 8000be6:	d106      	bne.n	8000bf6 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	2200      	movs	r2, #0
 8000bee:	2100      	movs	r1, #0
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f7ff fc6b 	bl	80004cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	2101      	movs	r1, #1
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f7ff fc4f 	bl	80004a0 <LL_ADC_GetOffsetChannel>
 8000c02:	4603      	mov	r3, r0
 8000c04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d10a      	bne.n	8000c22 <HAL_ADC_ConfigChannel+0x24a>
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	2101      	movs	r1, #1
 8000c12:	4618      	mov	r0, r3
 8000c14:	f7ff fc44 	bl	80004a0 <LL_ADC_GetOffsetChannel>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	0e9b      	lsrs	r3, r3, #26
 8000c1c:	f003 021f 	and.w	r2, r3, #31
 8000c20:	e01e      	b.n	8000c60 <HAL_ADC_ConfigChannel+0x288>
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	2101      	movs	r1, #1
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f7ff fc39 	bl	80004a0 <LL_ADC_GetOffsetChannel>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c34:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8000c38:	fa93 f3a3 	rbit	r3, r3
 8000c3c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8000c40:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8000c44:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8000c48:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d101      	bne.n	8000c54 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8000c50:	2320      	movs	r3, #32
 8000c52:	e004      	b.n	8000c5e <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8000c54:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8000c58:	fab3 f383 	clz	r3, r3
 8000c5c:	b2db      	uxtb	r3, r3
 8000c5e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d105      	bne.n	8000c78 <HAL_ADC_ConfigChannel+0x2a0>
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	0e9b      	lsrs	r3, r3, #26
 8000c72:	f003 031f 	and.w	r3, r3, #31
 8000c76:	e018      	b.n	8000caa <HAL_ADC_ConfigChannel+0x2d2>
 8000c78:	683b      	ldr	r3, [r7, #0]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c80:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000c84:	fa93 f3a3 	rbit	r3, r3
 8000c88:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8000c8c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000c90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8000c94:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d101      	bne.n	8000ca0 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8000c9c:	2320      	movs	r3, #32
 8000c9e:	e004      	b.n	8000caa <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8000ca0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8000ca4:	fab3 f383 	clz	r3, r3
 8000ca8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8000caa:	429a      	cmp	r2, r3
 8000cac:	d106      	bne.n	8000cbc <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	2101      	movs	r1, #1
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f7ff fc08 	bl	80004cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	2102      	movs	r1, #2
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f7ff fbec 	bl	80004a0 <LL_ADC_GetOffsetChannel>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d10a      	bne.n	8000ce8 <HAL_ADC_ConfigChannel+0x310>
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	2102      	movs	r1, #2
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f7ff fbe1 	bl	80004a0 <LL_ADC_GetOffsetChannel>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	0e9b      	lsrs	r3, r3, #26
 8000ce2:	f003 021f 	and.w	r2, r3, #31
 8000ce6:	e01e      	b.n	8000d26 <HAL_ADC_ConfigChannel+0x34e>
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	2102      	movs	r1, #2
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f7ff fbd6 	bl	80004a0 <LL_ADC_GetOffsetChannel>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cfa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000cfe:	fa93 f3a3 	rbit	r3, r3
 8000d02:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8000d06:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000d0a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8000d0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d101      	bne.n	8000d1a <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8000d16:	2320      	movs	r3, #32
 8000d18:	e004      	b.n	8000d24 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8000d1a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000d1e:	fab3 f383 	clz	r3, r3
 8000d22:	b2db      	uxtb	r3, r3
 8000d24:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d105      	bne.n	8000d3e <HAL_ADC_ConfigChannel+0x366>
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	0e9b      	lsrs	r3, r3, #26
 8000d38:	f003 031f 	and.w	r3, r3, #31
 8000d3c:	e014      	b.n	8000d68 <HAL_ADC_ConfigChannel+0x390>
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d44:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000d46:	fa93 f3a3 	rbit	r3, r3
 8000d4a:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8000d4c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000d4e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8000d52:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d101      	bne.n	8000d5e <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8000d5a:	2320      	movs	r3, #32
 8000d5c:	e004      	b.n	8000d68 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8000d5e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000d62:	fab3 f383 	clz	r3, r3
 8000d66:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8000d68:	429a      	cmp	r2, r3
 8000d6a:	d106      	bne.n	8000d7a <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	2200      	movs	r2, #0
 8000d72:	2102      	movs	r1, #2
 8000d74:	4618      	mov	r0, r3
 8000d76:	f7ff fba9 	bl	80004cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	2103      	movs	r1, #3
 8000d80:	4618      	mov	r0, r3
 8000d82:	f7ff fb8d 	bl	80004a0 <LL_ADC_GetOffsetChannel>
 8000d86:	4603      	mov	r3, r0
 8000d88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d10a      	bne.n	8000da6 <HAL_ADC_ConfigChannel+0x3ce>
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	2103      	movs	r1, #3
 8000d96:	4618      	mov	r0, r3
 8000d98:	f7ff fb82 	bl	80004a0 <LL_ADC_GetOffsetChannel>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	0e9b      	lsrs	r3, r3, #26
 8000da0:	f003 021f 	and.w	r2, r3, #31
 8000da4:	e017      	b.n	8000dd6 <HAL_ADC_ConfigChannel+0x3fe>
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	2103      	movs	r1, #3
 8000dac:	4618      	mov	r0, r3
 8000dae:	f7ff fb77 	bl	80004a0 <LL_ADC_GetOffsetChannel>
 8000db2:	4603      	mov	r3, r0
 8000db4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000db6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000db8:	fa93 f3a3 	rbit	r3, r3
 8000dbc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8000dbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000dc0:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8000dc2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d101      	bne.n	8000dcc <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8000dc8:	2320      	movs	r3, #32
 8000dca:	e003      	b.n	8000dd4 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8000dcc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000dce:	fab3 f383 	clz	r3, r3
 8000dd2:	b2db      	uxtb	r3, r3
 8000dd4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d105      	bne.n	8000dee <HAL_ADC_ConfigChannel+0x416>
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	0e9b      	lsrs	r3, r3, #26
 8000de8:	f003 031f 	and.w	r3, r3, #31
 8000dec:	e011      	b.n	8000e12 <HAL_ADC_ConfigChannel+0x43a>
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000df4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000df6:	fa93 f3a3 	rbit	r3, r3
 8000dfa:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8000dfc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000dfe:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8000e00:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d101      	bne.n	8000e0a <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8000e06:	2320      	movs	r3, #32
 8000e08:	e003      	b.n	8000e12 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8000e0a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000e0c:	fab3 f383 	clz	r3, r3
 8000e10:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8000e12:	429a      	cmp	r2, r3
 8000e14:	d106      	bne.n	8000e24 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	2103      	movs	r1, #3
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f7ff fb54 	bl	80004cc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f7ff fc47 	bl	80006bc <LL_ADC_IsEnabled>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	f040 813f 	bne.w	80010b4 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	6818      	ldr	r0, [r3, #0]
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	6819      	ldr	r1, [r3, #0]
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	68db      	ldr	r3, [r3, #12]
 8000e42:	461a      	mov	r2, r3
 8000e44:	f7ff fbc8 	bl	80005d8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	68db      	ldr	r3, [r3, #12]
 8000e4c:	4a8e      	ldr	r2, [pc, #568]	@ (8001088 <HAL_ADC_ConfigChannel+0x6b0>)
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	f040 8130 	bne.w	80010b4 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d10b      	bne.n	8000e7c <HAL_ADC_ConfigChannel+0x4a4>
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	0e9b      	lsrs	r3, r3, #26
 8000e6a:	3301      	adds	r3, #1
 8000e6c:	f003 031f 	and.w	r3, r3, #31
 8000e70:	2b09      	cmp	r3, #9
 8000e72:	bf94      	ite	ls
 8000e74:	2301      	movls	r3, #1
 8000e76:	2300      	movhi	r3, #0
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	e019      	b.n	8000eb0 <HAL_ADC_ConfigChannel+0x4d8>
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e82:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000e84:	fa93 f3a3 	rbit	r3, r3
 8000e88:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8000e8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000e8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8000e8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d101      	bne.n	8000e98 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8000e94:	2320      	movs	r3, #32
 8000e96:	e003      	b.n	8000ea0 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8000e98:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000e9a:	fab3 f383 	clz	r3, r3
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	3301      	adds	r3, #1
 8000ea2:	f003 031f 	and.w	r3, r3, #31
 8000ea6:	2b09      	cmp	r3, #9
 8000ea8:	bf94      	ite	ls
 8000eaa:	2301      	movls	r3, #1
 8000eac:	2300      	movhi	r3, #0
 8000eae:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d079      	beq.n	8000fa8 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d107      	bne.n	8000ed0 <HAL_ADC_ConfigChannel+0x4f8>
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	0e9b      	lsrs	r3, r3, #26
 8000ec6:	3301      	adds	r3, #1
 8000ec8:	069b      	lsls	r3, r3, #26
 8000eca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8000ece:	e015      	b.n	8000efc <HAL_ADC_ConfigChannel+0x524>
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ed6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000ed8:	fa93 f3a3 	rbit	r3, r3
 8000edc:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8000ede:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ee0:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8000ee2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d101      	bne.n	8000eec <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8000ee8:	2320      	movs	r3, #32
 8000eea:	e003      	b.n	8000ef4 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8000eec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000eee:	fab3 f383 	clz	r3, r3
 8000ef2:	b2db      	uxtb	r3, r3
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	069b      	lsls	r3, r3, #26
 8000ef8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d109      	bne.n	8000f1c <HAL_ADC_ConfigChannel+0x544>
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	0e9b      	lsrs	r3, r3, #26
 8000f0e:	3301      	adds	r3, #1
 8000f10:	f003 031f 	and.w	r3, r3, #31
 8000f14:	2101      	movs	r1, #1
 8000f16:	fa01 f303 	lsl.w	r3, r1, r3
 8000f1a:	e017      	b.n	8000f4c <HAL_ADC_ConfigChannel+0x574>
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f24:	fa93 f3a3 	rbit	r3, r3
 8000f28:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8000f2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000f2c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8000f2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d101      	bne.n	8000f38 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8000f34:	2320      	movs	r3, #32
 8000f36:	e003      	b.n	8000f40 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8000f38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000f3a:	fab3 f383 	clz	r3, r3
 8000f3e:	b2db      	uxtb	r3, r3
 8000f40:	3301      	adds	r3, #1
 8000f42:	f003 031f 	and.w	r3, r3, #31
 8000f46:	2101      	movs	r1, #1
 8000f48:	fa01 f303 	lsl.w	r3, r1, r3
 8000f4c:	ea42 0103 	orr.w	r1, r2, r3
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d10a      	bne.n	8000f72 <HAL_ADC_ConfigChannel+0x59a>
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	0e9b      	lsrs	r3, r3, #26
 8000f62:	3301      	adds	r3, #1
 8000f64:	f003 021f 	and.w	r2, r3, #31
 8000f68:	4613      	mov	r3, r2
 8000f6a:	005b      	lsls	r3, r3, #1
 8000f6c:	4413      	add	r3, r2
 8000f6e:	051b      	lsls	r3, r3, #20
 8000f70:	e018      	b.n	8000fa4 <HAL_ADC_ConfigChannel+0x5cc>
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f7a:	fa93 f3a3 	rbit	r3, r3
 8000f7e:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8000f80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f82:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8000f84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d101      	bne.n	8000f8e <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8000f8a:	2320      	movs	r3, #32
 8000f8c:	e003      	b.n	8000f96 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8000f8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000f90:	fab3 f383 	clz	r3, r3
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	3301      	adds	r3, #1
 8000f98:	f003 021f 	and.w	r2, r3, #31
 8000f9c:	4613      	mov	r3, r2
 8000f9e:	005b      	lsls	r3, r3, #1
 8000fa0:	4413      	add	r3, r2
 8000fa2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8000fa4:	430b      	orrs	r3, r1
 8000fa6:	e080      	b.n	80010aa <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d107      	bne.n	8000fc4 <HAL_ADC_ConfigChannel+0x5ec>
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	0e9b      	lsrs	r3, r3, #26
 8000fba:	3301      	adds	r3, #1
 8000fbc:	069b      	lsls	r3, r3, #26
 8000fbe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8000fc2:	e015      	b.n	8000ff0 <HAL_ADC_ConfigChannel+0x618>
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fcc:	fa93 f3a3 	rbit	r3, r3
 8000fd0:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8000fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8000fd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d101      	bne.n	8000fe0 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8000fdc:	2320      	movs	r3, #32
 8000fde:	e003      	b.n	8000fe8 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8000fe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fe2:	fab3 f383 	clz	r3, r3
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	3301      	adds	r3, #1
 8000fea:	069b      	lsls	r3, r3, #26
 8000fec:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d109      	bne.n	8001010 <HAL_ADC_ConfigChannel+0x638>
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	0e9b      	lsrs	r3, r3, #26
 8001002:	3301      	adds	r3, #1
 8001004:	f003 031f 	and.w	r3, r3, #31
 8001008:	2101      	movs	r1, #1
 800100a:	fa01 f303 	lsl.w	r3, r1, r3
 800100e:	e017      	b.n	8001040 <HAL_ADC_ConfigChannel+0x668>
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001016:	69fb      	ldr	r3, [r7, #28]
 8001018:	fa93 f3a3 	rbit	r3, r3
 800101c:	61bb      	str	r3, [r7, #24]
  return result;
 800101e:	69bb      	ldr	r3, [r7, #24]
 8001020:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8001022:	6a3b      	ldr	r3, [r7, #32]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d101      	bne.n	800102c <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8001028:	2320      	movs	r3, #32
 800102a:	e003      	b.n	8001034 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 800102c:	6a3b      	ldr	r3, [r7, #32]
 800102e:	fab3 f383 	clz	r3, r3
 8001032:	b2db      	uxtb	r3, r3
 8001034:	3301      	adds	r3, #1
 8001036:	f003 031f 	and.w	r3, r3, #31
 800103a:	2101      	movs	r1, #1
 800103c:	fa01 f303 	lsl.w	r3, r1, r3
 8001040:	ea42 0103 	orr.w	r1, r2, r3
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800104c:	2b00      	cmp	r3, #0
 800104e:	d10d      	bne.n	800106c <HAL_ADC_ConfigChannel+0x694>
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	0e9b      	lsrs	r3, r3, #26
 8001056:	3301      	adds	r3, #1
 8001058:	f003 021f 	and.w	r2, r3, #31
 800105c:	4613      	mov	r3, r2
 800105e:	005b      	lsls	r3, r3, #1
 8001060:	4413      	add	r3, r2
 8001062:	3b1e      	subs	r3, #30
 8001064:	051b      	lsls	r3, r3, #20
 8001066:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800106a:	e01d      	b.n	80010a8 <HAL_ADC_ConfigChannel+0x6d0>
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001072:	693b      	ldr	r3, [r7, #16]
 8001074:	fa93 f3a3 	rbit	r3, r3
 8001078:	60fb      	str	r3, [r7, #12]
  return result;
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d103      	bne.n	800108c <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8001084:	2320      	movs	r3, #32
 8001086:	e005      	b.n	8001094 <HAL_ADC_ConfigChannel+0x6bc>
 8001088:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800108c:	697b      	ldr	r3, [r7, #20]
 800108e:	fab3 f383 	clz	r3, r3
 8001092:	b2db      	uxtb	r3, r3
 8001094:	3301      	adds	r3, #1
 8001096:	f003 021f 	and.w	r2, r3, #31
 800109a:	4613      	mov	r3, r2
 800109c:	005b      	lsls	r3, r3, #1
 800109e:	4413      	add	r3, r2
 80010a0:	3b1e      	subs	r3, #30
 80010a2:	051b      	lsls	r3, r3, #20
 80010a4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80010a8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80010aa:	683a      	ldr	r2, [r7, #0]
 80010ac:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80010ae:	4619      	mov	r1, r3
 80010b0:	f7ff fa66 	bl	8000580 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	4b44      	ldr	r3, [pc, #272]	@ (80011cc <HAL_ADC_ConfigChannel+0x7f4>)
 80010ba:	4013      	ands	r3, r2
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d07a      	beq.n	80011b6 <HAL_ADC_ConfigChannel+0x7de>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80010c0:	4843      	ldr	r0, [pc, #268]	@ (80011d0 <HAL_ADC_ConfigChannel+0x7f8>)
 80010c2:	f7ff f9bb 	bl	800043c <LL_ADC_GetCommonPathInternalCh>
 80010c6:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	4a41      	ldr	r2, [pc, #260]	@ (80011d4 <HAL_ADC_ConfigChannel+0x7fc>)
 80010d0:	4293      	cmp	r3, r2
 80010d2:	d12c      	bne.n	800112e <HAL_ADC_ConfigChannel+0x756>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80010d4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80010d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d126      	bne.n	800112e <HAL_ADC_ConfigChannel+0x756>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a3c      	ldr	r2, [pc, #240]	@ (80011d8 <HAL_ADC_ConfigChannel+0x800>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d004      	beq.n	80010f4 <HAL_ADC_ConfigChannel+0x71c>
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4a3b      	ldr	r2, [pc, #236]	@ (80011dc <HAL_ADC_ConfigChannel+0x804>)
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d15d      	bne.n	80011b0 <HAL_ADC_ConfigChannel+0x7d8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80010f4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80010f8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80010fc:	4619      	mov	r1, r3
 80010fe:	4834      	ldr	r0, [pc, #208]	@ (80011d0 <HAL_ADC_ConfigChannel+0x7f8>)
 8001100:	f7ff f989 	bl	8000416 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001104:	4b36      	ldr	r3, [pc, #216]	@ (80011e0 <HAL_ADC_ConfigChannel+0x808>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	099b      	lsrs	r3, r3, #6
 800110a:	4a36      	ldr	r2, [pc, #216]	@ (80011e4 <HAL_ADC_ConfigChannel+0x80c>)
 800110c:	fba2 2303 	umull	r2, r3, r2, r3
 8001110:	099b      	lsrs	r3, r3, #6
 8001112:	1c5a      	adds	r2, r3, #1
 8001114:	4613      	mov	r3, r2
 8001116:	005b      	lsls	r3, r3, #1
 8001118:	4413      	add	r3, r2
 800111a:	009b      	lsls	r3, r3, #2
 800111c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800111e:	e002      	b.n	8001126 <HAL_ADC_ConfigChannel+0x74e>
          {
            wait_loop_index--;
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	3b01      	subs	r3, #1
 8001124:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001126:	68bb      	ldr	r3, [r7, #8]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d1f9      	bne.n	8001120 <HAL_ADC_ConfigChannel+0x748>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800112c:	e040      	b.n	80011b0 <HAL_ADC_ConfigChannel+0x7d8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4a2d      	ldr	r2, [pc, #180]	@ (80011e8 <HAL_ADC_ConfigChannel+0x810>)
 8001134:	4293      	cmp	r3, r2
 8001136:	d118      	bne.n	800116a <HAL_ADC_ConfigChannel+0x792>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001138:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800113c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001140:	2b00      	cmp	r3, #0
 8001142:	d112      	bne.n	800116a <HAL_ADC_ConfigChannel+0x792>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a23      	ldr	r2, [pc, #140]	@ (80011d8 <HAL_ADC_ConfigChannel+0x800>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d004      	beq.n	8001158 <HAL_ADC_ConfigChannel+0x780>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4a22      	ldr	r2, [pc, #136]	@ (80011dc <HAL_ADC_ConfigChannel+0x804>)
 8001154:	4293      	cmp	r3, r2
 8001156:	d12d      	bne.n	80011b4 <HAL_ADC_ConfigChannel+0x7dc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001158:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800115c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001160:	4619      	mov	r1, r3
 8001162:	481b      	ldr	r0, [pc, #108]	@ (80011d0 <HAL_ADC_ConfigChannel+0x7f8>)
 8001164:	f7ff f957 	bl	8000416 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001168:	e024      	b.n	80011b4 <HAL_ADC_ConfigChannel+0x7dc>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4a1f      	ldr	r2, [pc, #124]	@ (80011ec <HAL_ADC_ConfigChannel+0x814>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d120      	bne.n	80011b6 <HAL_ADC_ConfigChannel+0x7de>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001174:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001178:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800117c:	2b00      	cmp	r3, #0
 800117e:	d11a      	bne.n	80011b6 <HAL_ADC_ConfigChannel+0x7de>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a14      	ldr	r2, [pc, #80]	@ (80011d8 <HAL_ADC_ConfigChannel+0x800>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d115      	bne.n	80011b6 <HAL_ADC_ConfigChannel+0x7de>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800118a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800118e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001192:	4619      	mov	r1, r3
 8001194:	480e      	ldr	r0, [pc, #56]	@ (80011d0 <HAL_ADC_ConfigChannel+0x7f8>)
 8001196:	f7ff f93e 	bl	8000416 <LL_ADC_SetCommonPathInternalCh>
 800119a:	e00c      	b.n	80011b6 <HAL_ADC_ConfigChannel+0x7de>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011a0:	f043 0220 	orr.w	r2, r3, #32
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80011a8:	2301      	movs	r3, #1
 80011aa:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80011ae:	e002      	b.n	80011b6 <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80011b0:	bf00      	nop
 80011b2:	e000      	b.n	80011b6 <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80011b4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	2200      	movs	r2, #0
 80011ba:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80011be:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	37d8      	adds	r7, #216	@ 0xd8
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	80080000 	.word	0x80080000
 80011d0:	50040300 	.word	0x50040300
 80011d4:	c7520000 	.word	0xc7520000
 80011d8:	50040000 	.word	0x50040000
 80011dc:	50040200 	.word	0x50040200
 80011e0:	20000098 	.word	0x20000098
 80011e4:	053e2d63 	.word	0x053e2d63
 80011e8:	cb840000 	.word	0xcb840000
 80011ec:	80000001 	.word	0x80000001

080011f0 <LL_ADC_IsEnabled>:
{
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	689b      	ldr	r3, [r3, #8]
 80011fc:	f003 0301 	and.w	r3, r3, #1
 8001200:	2b01      	cmp	r3, #1
 8001202:	d101      	bne.n	8001208 <LL_ADC_IsEnabled+0x18>
 8001204:	2301      	movs	r3, #1
 8001206:	e000      	b.n	800120a <LL_ADC_IsEnabled+0x1a>
 8001208:	2300      	movs	r3, #0
}
 800120a:	4618      	mov	r0, r3
 800120c:	370c      	adds	r7, #12
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr

08001216 <LL_ADC_REG_IsConversionOngoing>:
{
 8001216:	b480      	push	{r7}
 8001218:	b083      	sub	sp, #12
 800121a:	af00      	add	r7, sp, #0
 800121c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	689b      	ldr	r3, [r3, #8]
 8001222:	f003 0304 	and.w	r3, r3, #4
 8001226:	2b04      	cmp	r3, #4
 8001228:	d101      	bne.n	800122e <LL_ADC_REG_IsConversionOngoing+0x18>
 800122a:	2301      	movs	r3, #1
 800122c:	e000      	b.n	8001230 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800122e:	2300      	movs	r3, #0
}
 8001230:	4618      	mov	r0, r3
 8001232:	370c      	adds	r7, #12
 8001234:	46bd      	mov	sp, r7
 8001236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123a:	4770      	bx	lr

0800123c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800123c:	b590      	push	{r4, r7, lr}
 800123e:	b0a1      	sub	sp, #132	@ 0x84
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
 8001244:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001246:	2300      	movs	r3, #0
 8001248:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001252:	2b01      	cmp	r3, #1
 8001254:	d101      	bne.n	800125a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8001256:	2302      	movs	r3, #2
 8001258:	e093      	b.n	8001382 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2201      	movs	r2, #1
 800125e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8001262:	2300      	movs	r3, #0
 8001264:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8001266:	2300      	movs	r3, #0
 8001268:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4a47      	ldr	r2, [pc, #284]	@ (800138c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8001270:	4293      	cmp	r3, r2
 8001272:	d102      	bne.n	800127a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8001274:	4b46      	ldr	r3, [pc, #280]	@ (8001390 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8001276:	60fb      	str	r3, [r7, #12]
 8001278:	e001      	b.n	800127e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800127a:	2300      	movs	r3, #0
 800127c:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d10b      	bne.n	800129c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001288:	f043 0220 	orr.w	r2, r3, #32
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	2200      	movs	r2, #0
 8001294:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    return HAL_ERROR;
 8001298:	2301      	movs	r3, #1
 800129a:	e072      	b.n	8001382 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	4618      	mov	r0, r3
 80012a0:	f7ff ffb9 	bl	8001216 <LL_ADC_REG_IsConversionOngoing>
 80012a4:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4618      	mov	r0, r3
 80012ac:	f7ff ffb3 	bl	8001216 <LL_ADC_REG_IsConversionOngoing>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d154      	bne.n	8001360 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80012b6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d151      	bne.n	8001360 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80012bc:	4b35      	ldr	r3, [pc, #212]	@ (8001394 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80012be:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d02c      	beq.n	8001322 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80012c8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80012ca:	689b      	ldr	r3, [r3, #8]
 80012cc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	6859      	ldr	r1, [r3, #4]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80012da:	035b      	lsls	r3, r3, #13
 80012dc:	430b      	orrs	r3, r1
 80012de:	431a      	orrs	r2, r3
 80012e0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80012e2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80012e4:	4829      	ldr	r0, [pc, #164]	@ (800138c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80012e6:	f7ff ff83 	bl	80011f0 <LL_ADC_IsEnabled>
 80012ea:	4604      	mov	r4, r0
 80012ec:	4828      	ldr	r0, [pc, #160]	@ (8001390 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80012ee:	f7ff ff7f 	bl	80011f0 <LL_ADC_IsEnabled>
 80012f2:	4603      	mov	r3, r0
 80012f4:	431c      	orrs	r4, r3
 80012f6:	4828      	ldr	r0, [pc, #160]	@ (8001398 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80012f8:	f7ff ff7a 	bl	80011f0 <LL_ADC_IsEnabled>
 80012fc:	4603      	mov	r3, r0
 80012fe:	4323      	orrs	r3, r4
 8001300:	2b00      	cmp	r3, #0
 8001302:	d137      	bne.n	8001374 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8001304:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001306:	689b      	ldr	r3, [r3, #8]
 8001308:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800130c:	f023 030f 	bic.w	r3, r3, #15
 8001310:	683a      	ldr	r2, [r7, #0]
 8001312:	6811      	ldr	r1, [r2, #0]
 8001314:	683a      	ldr	r2, [r7, #0]
 8001316:	6892      	ldr	r2, [r2, #8]
 8001318:	430a      	orrs	r2, r1
 800131a:	431a      	orrs	r2, r3
 800131c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800131e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8001320:	e028      	b.n	8001374 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8001322:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001324:	689b      	ldr	r3, [r3, #8]
 8001326:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800132a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800132c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800132e:	4817      	ldr	r0, [pc, #92]	@ (800138c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8001330:	f7ff ff5e 	bl	80011f0 <LL_ADC_IsEnabled>
 8001334:	4604      	mov	r4, r0
 8001336:	4816      	ldr	r0, [pc, #88]	@ (8001390 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8001338:	f7ff ff5a 	bl	80011f0 <LL_ADC_IsEnabled>
 800133c:	4603      	mov	r3, r0
 800133e:	431c      	orrs	r4, r3
 8001340:	4815      	ldr	r0, [pc, #84]	@ (8001398 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8001342:	f7ff ff55 	bl	80011f0 <LL_ADC_IsEnabled>
 8001346:	4603      	mov	r3, r0
 8001348:	4323      	orrs	r3, r4
 800134a:	2b00      	cmp	r3, #0
 800134c:	d112      	bne.n	8001374 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800134e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001350:	689b      	ldr	r3, [r3, #8]
 8001352:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8001356:	f023 030f 	bic.w	r3, r3, #15
 800135a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800135c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800135e:	e009      	b.n	8001374 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001364:	f043 0220 	orr.w	r2, r3, #32
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800136c:	2301      	movs	r3, #1
 800136e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8001372:	e000      	b.n	8001376 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8001374:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2200      	movs	r2, #0
 800137a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800137e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8001382:	4618      	mov	r0, r3
 8001384:	3784      	adds	r7, #132	@ 0x84
 8001386:	46bd      	mov	sp, r7
 8001388:	bd90      	pop	{r4, r7, pc}
 800138a:	bf00      	nop
 800138c:	50040000 	.word	0x50040000
 8001390:	50040100 	.word	0x50040100
 8001394:	50040300 	.word	0x50040300
 8001398:	50040200 	.word	0x50040200

0800139c <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80013a4:	4b05      	ldr	r3, [pc, #20]	@ (80013bc <LL_EXTI_EnableIT_0_31+0x20>)
 80013a6:	681a      	ldr	r2, [r3, #0]
 80013a8:	4904      	ldr	r1, [pc, #16]	@ (80013bc <LL_EXTI_EnableIT_0_31+0x20>)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	4313      	orrs	r3, r2
 80013ae:	600b      	str	r3, [r1, #0]
}
 80013b0:	bf00      	nop
 80013b2:	370c      	adds	r7, #12
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr
 80013bc:	40010400 	.word	0x40010400

080013c0 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80013c8:	4b06      	ldr	r3, [pc, #24]	@ (80013e4 <LL_EXTI_DisableIT_0_31+0x24>)
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	43db      	mvns	r3, r3
 80013d0:	4904      	ldr	r1, [pc, #16]	@ (80013e4 <LL_EXTI_DisableIT_0_31+0x24>)
 80013d2:	4013      	ands	r3, r2
 80013d4:	600b      	str	r3, [r1, #0]
}
 80013d6:	bf00      	nop
 80013d8:	370c      	adds	r7, #12
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	40010400 	.word	0x40010400

080013e8 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80013f0:	4b05      	ldr	r3, [pc, #20]	@ (8001408 <LL_EXTI_EnableEvent_0_31+0x20>)
 80013f2:	685a      	ldr	r2, [r3, #4]
 80013f4:	4904      	ldr	r1, [pc, #16]	@ (8001408 <LL_EXTI_EnableEvent_0_31+0x20>)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	4313      	orrs	r3, r2
 80013fa:	604b      	str	r3, [r1, #4]

}
 80013fc:	bf00      	nop
 80013fe:	370c      	adds	r7, #12
 8001400:	46bd      	mov	sp, r7
 8001402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001406:	4770      	bx	lr
 8001408:	40010400 	.word	0x40010400

0800140c <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8001414:	4b06      	ldr	r3, [pc, #24]	@ (8001430 <LL_EXTI_DisableEvent_0_31+0x24>)
 8001416:	685a      	ldr	r2, [r3, #4]
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	43db      	mvns	r3, r3
 800141c:	4904      	ldr	r1, [pc, #16]	@ (8001430 <LL_EXTI_DisableEvent_0_31+0x24>)
 800141e:	4013      	ands	r3, r2
 8001420:	604b      	str	r3, [r1, #4]
}
 8001422:	bf00      	nop
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop
 8001430:	40010400 	.word	0x40010400

08001434 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800143c:	4b05      	ldr	r3, [pc, #20]	@ (8001454 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800143e:	689a      	ldr	r2, [r3, #8]
 8001440:	4904      	ldr	r1, [pc, #16]	@ (8001454 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4313      	orrs	r3, r2
 8001446:	608b      	str	r3, [r1, #8]

}
 8001448:	bf00      	nop
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr
 8001454:	40010400 	.word	0x40010400

08001458 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8001460:	4b06      	ldr	r3, [pc, #24]	@ (800147c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001462:	689a      	ldr	r2, [r3, #8]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	43db      	mvns	r3, r3
 8001468:	4904      	ldr	r1, [pc, #16]	@ (800147c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800146a:	4013      	ands	r3, r2
 800146c:	608b      	str	r3, [r1, #8]

}
 800146e:	bf00      	nop
 8001470:	370c      	adds	r7, #12
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	40010400 	.word	0x40010400

08001480 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8001488:	4b05      	ldr	r3, [pc, #20]	@ (80014a0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800148a:	68da      	ldr	r2, [r3, #12]
 800148c:	4904      	ldr	r1, [pc, #16]	@ (80014a0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4313      	orrs	r3, r2
 8001492:	60cb      	str	r3, [r1, #12]
}
 8001494:	bf00      	nop
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr
 80014a0:	40010400 	.word	0x40010400

080014a4 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80014ac:	4b06      	ldr	r3, [pc, #24]	@ (80014c8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80014ae:	68da      	ldr	r2, [r3, #12]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	43db      	mvns	r3, r3
 80014b4:	4904      	ldr	r1, [pc, #16]	@ (80014c8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80014b6:	4013      	ands	r3, r2
 80014b8:	60cb      	str	r3, [r1, #12]
}
 80014ba:	bf00      	nop
 80014bc:	370c      	adds	r7, #12
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop
 80014c8:	40010400 	.word	0x40010400

080014cc <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 80014d4:	4a04      	ldr	r2, [pc, #16]	@ (80014e8 <LL_EXTI_ClearFlag_0_31+0x1c>)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6153      	str	r3, [r2, #20]
}
 80014da:	bf00      	nop
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	40010400 	.word	0x40010400

080014ec <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b088      	sub	sp, #32
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 80014f4:	2300      	movs	r3, #0
 80014f6:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80014f8:	2300      	movs	r3, #0
 80014fa:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d102      	bne.n	8001508 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	77fb      	strb	r3, [r7, #31]
 8001506:	e0d1      	b.n	80016ac <HAL_COMP_Init+0x1c0>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001512:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001516:	d102      	bne.n	800151e <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8001518:	2301      	movs	r3, #1
 800151a:	77fb      	strb	r3, [r7, #31]
 800151c:	e0c6      	b.n	80016ac <HAL_COMP_Init+0x1c0>
#if defined(COMP2)
    assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));
#endif /* COMP2 */


    if (hcomp->State == HAL_COMP_STATE_RESET)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001524:	b2db      	uxtb	r3, r3
 8001526:	2b00      	cmp	r3, #0
 8001528:	d115      	bne.n	8001556 <HAL_COMP_Init+0x6a>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2200      	movs	r2, #0
 800152e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2200      	movs	r2, #0
 8001536:	629a      	str	r2, [r3, #40]	@ 0x28
      /*       COMP clock enable must be implemented by user                  */
      /*       in "HAL_COMP_MspInit()".                                       */
      /*       Therefore, for compatibility anticipation, it is recommended   */
      /*       to implement __HAL_RCC_SYSCFG_CLK_ENABLE()                     */
      /*       in "HAL_COMP_MspInit()".                                       */
      __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001538:	4b5f      	ldr	r3, [pc, #380]	@ (80016b8 <HAL_COMP_Init+0x1cc>)
 800153a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800153c:	4a5e      	ldr	r2, [pc, #376]	@ (80016b8 <HAL_COMP_Init+0x1cc>)
 800153e:	f043 0301 	orr.w	r3, r3, #1
 8001542:	6613      	str	r3, [r2, #96]	@ 0x60
 8001544:	4b5c      	ldr	r3, [pc, #368]	@ (80016b8 <HAL_COMP_Init+0x1cc>)
 8001546:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001548:	f003 0301 	and.w	r3, r3, #1
 800154c:	60bb      	str	r3, [r7, #8]
 800154e:	68bb      	ldr	r3, [r7, #8]

      /* Init the low level hardware */
      hcomp->MspInitCallback(hcomp);
#else
      /* Init the low level hardware */
      HAL_COMP_MspInit(hcomp);
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f00b feeb 	bl	800d32c <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001560:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.NonInvertingInput
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	68da      	ldr	r2, [r3, #12]
               | hcomp->Init.InvertingInput
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	691b      	ldr	r3, [r3, #16]
 800156a:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	69db      	ldr	r3, [r3, #28]
 8001570:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	695b      	ldr	r3, [r3, #20]
 8001576:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	699b      	ldr	r3, [r3, #24]
 800157c:	431a      	orrs	r2, r3
               | hcomp->Init.Mode
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	689b      	ldr	r3, [r3, #8]
    tmp_csr = (hcomp->Init.NonInvertingInput
 8001582:	4313      	orrs	r3, r2
 8001584:	617b      	str	r3, [r7, #20]
               COMP_CSR_BLANKING | COMP_CSR_BRGEN    | COMP_CSR_SCALEN  | COMP_CSR_INMESEL,
               tmp_csr
              );
#endif /* COMP_CSR_WINMODE */
#else
    MODIFY_REG(hcomp->Instance->CSR,
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	4b4b      	ldr	r3, [pc, #300]	@ (80016bc <HAL_COMP_Init+0x1d0>)
 800158e:	4013      	ands	r3, r2
 8001590:	687a      	ldr	r2, [r7, #4]
 8001592:	6812      	ldr	r2, [r2, #0]
 8001594:	6979      	ldr	r1, [r7, #20]
 8001596:	430b      	orrs	r3, r1
 8001598:	6013      	str	r3, [r2, #0]
#if defined(COMP2)
    /* Set window mode */
    /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP     */
    /*       instances. Therefore, this function can update another COMP      */
    /*       instance that the one currently selected.                        */
    if (hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80015a2:	d106      	bne.n	80015b2 <HAL_COMP_Init+0xc6>
    {
      SET_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE);
 80015a4:	4b46      	ldr	r3, [pc, #280]	@ (80016c0 <HAL_COMP_Init+0x1d4>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a45      	ldr	r2, [pc, #276]	@ (80016c0 <HAL_COMP_Init+0x1d4>)
 80015aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015ae:	6013      	str	r3, [r2, #0]
 80015b0:	e005      	b.n	80015be <HAL_COMP_Init+0xd2>
    }
    else
    {
      CLEAR_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE);
 80015b2:	4b43      	ldr	r3, [pc, #268]	@ (80016c0 <HAL_COMP_Init+0x1d4>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4a42      	ldr	r2, [pc, #264]	@ (80016c0 <HAL_COMP_Init+0x1d4>)
 80015b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80015bc:	6013      	str	r3, [r2, #0]
#endif /* COMP2 */


    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d016      	beq.n	80015fa <HAL_COMP_Init+0x10e>
 80015cc:	69bb      	ldr	r3, [r7, #24]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d113      	bne.n	80015fa <HAL_COMP_Init+0x10e>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80015d2:	4b3c      	ldr	r3, [pc, #240]	@ (80016c4 <HAL_COMP_Init+0x1d8>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	099b      	lsrs	r3, r3, #6
 80015d8:	4a3b      	ldr	r2, [pc, #236]	@ (80016c8 <HAL_COMP_Init+0x1dc>)
 80015da:	fba2 2303 	umull	r2, r3, r2, r3
 80015de:	099b      	lsrs	r3, r3, #6
 80015e0:	1c5a      	adds	r2, r3, #1
 80015e2:	4613      	mov	r3, r2
 80015e4:	009b      	lsls	r3, r3, #2
 80015e6:	4413      	add	r3, r2
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 80015ec:	e002      	b.n	80015f4 <HAL_COMP_Init+0x108>
      {
        wait_loop_index--;
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	3b01      	subs	r3, #1
 80015f2:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d1f9      	bne.n	80015ee <HAL_COMP_Init+0x102>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4a33      	ldr	r2, [pc, #204]	@ (80016cc <HAL_COMP_Init+0x1e0>)
 8001600:	4293      	cmp	r3, r2
 8001602:	d102      	bne.n	800160a <HAL_COMP_Init+0x11e>
 8001604:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001608:	e001      	b.n	800160e <HAL_COMP_Init+0x122>
 800160a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800160e:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6a1b      	ldr	r3, [r3, #32]
 8001614:	f003 0303 	and.w	r3, r3, #3
 8001618:	2b00      	cmp	r3, #0
 800161a:	d037      	beq.n	800168c <HAL_COMP_Init+0x1a0>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6a1b      	ldr	r3, [r3, #32]
 8001620:	f003 0310 	and.w	r3, r3, #16
 8001624:	2b00      	cmp	r3, #0
 8001626:	d003      	beq.n	8001630 <HAL_COMP_Init+0x144>
      {
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8001628:	6938      	ldr	r0, [r7, #16]
 800162a:	f7ff ff03 	bl	8001434 <LL_EXTI_EnableRisingTrig_0_31>
 800162e:	e002      	b.n	8001636 <HAL_COMP_Init+0x14a>
      }
      else
      {
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8001630:	6938      	ldr	r0, [r7, #16]
 8001632:	f7ff ff11 	bl	8001458 <LL_EXTI_DisableRisingTrig_0_31>
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6a1b      	ldr	r3, [r3, #32]
 800163a:	f003 0320 	and.w	r3, r3, #32
 800163e:	2b00      	cmp	r3, #0
 8001640:	d003      	beq.n	800164a <HAL_COMP_Init+0x15e>
      {
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8001642:	6938      	ldr	r0, [r7, #16]
 8001644:	f7ff ff1c 	bl	8001480 <LL_EXTI_EnableFallingTrig_0_31>
 8001648:	e002      	b.n	8001650 <HAL_COMP_Init+0x164>
      }
      else
      {
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 800164a:	6938      	ldr	r0, [r7, #16]
 800164c:	f7ff ff2a 	bl	80014a4 <LL_EXTI_DisableFallingTrig_0_31>
      }

      /* Clear COMP EXTI pending bit (if any) */
      LL_EXTI_ClearFlag_0_31(exti_line);
 8001650:	6938      	ldr	r0, [r7, #16]
 8001652:	f7ff ff3b 	bl	80014cc <LL_EXTI_ClearFlag_0_31>

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6a1b      	ldr	r3, [r3, #32]
 800165a:	f003 0302 	and.w	r3, r3, #2
 800165e:	2b00      	cmp	r3, #0
 8001660:	d003      	beq.n	800166a <HAL_COMP_Init+0x17e>
      {
        LL_EXTI_EnableEvent_0_31(exti_line);
 8001662:	6938      	ldr	r0, [r7, #16]
 8001664:	f7ff fec0 	bl	80013e8 <LL_EXTI_EnableEvent_0_31>
 8001668:	e002      	b.n	8001670 <HAL_COMP_Init+0x184>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 800166a:	6938      	ldr	r0, [r7, #16]
 800166c:	f7ff fece 	bl	800140c <LL_EXTI_DisableEvent_0_31>
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6a1b      	ldr	r3, [r3, #32]
 8001674:	f003 0301 	and.w	r3, r3, #1
 8001678:	2b00      	cmp	r3, #0
 800167a:	d003      	beq.n	8001684 <HAL_COMP_Init+0x198>
      {
        LL_EXTI_EnableIT_0_31(exti_line);
 800167c:	6938      	ldr	r0, [r7, #16]
 800167e:	f7ff fe8d 	bl	800139c <LL_EXTI_EnableIT_0_31>
 8001682:	e009      	b.n	8001698 <HAL_COMP_Init+0x1ac>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 8001684:	6938      	ldr	r0, [r7, #16]
 8001686:	f7ff fe9b 	bl	80013c0 <LL_EXTI_DisableIT_0_31>
 800168a:	e005      	b.n	8001698 <HAL_COMP_Init+0x1ac>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      LL_EXTI_DisableEvent_0_31(exti_line);
 800168c:	6938      	ldr	r0, [r7, #16]
 800168e:	f7ff febd 	bl	800140c <LL_EXTI_DisableEvent_0_31>

      /* Disable EXTI interrupt mode */
      LL_EXTI_DisableIT_0_31(exti_line);
 8001692:	6938      	ldr	r0, [r7, #16]
 8001694:	f7ff fe94 	bl	80013c0 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800169e:	b2db      	uxtb	r3, r3
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d103      	bne.n	80016ac <HAL_COMP_Init+0x1c0>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2201      	movs	r2, #1
 80016a8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
  }

  return status;
 80016ac:	7ffb      	ldrb	r3, [r7, #31]
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	3720      	adds	r7, #32
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	40021000 	.word	0x40021000
 80016bc:	ff207d03 	.word	0xff207d03
 80016c0:	40010204 	.word	0x40010204
 80016c4:	20000098 	.word	0x20000098
 80016c8:	053e2d63 	.word	0x053e2d63
 80016cc:	40010200 	.word	0x40010200

080016d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b085      	sub	sp, #20
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	f003 0307 	and.w	r3, r3, #7
 80016de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001714 <__NVIC_SetPriorityGrouping+0x44>)
 80016e2:	68db      	ldr	r3, [r3, #12]
 80016e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016e6:	68ba      	ldr	r2, [r7, #8]
 80016e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80016ec:	4013      	ands	r3, r2
 80016ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80016fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001700:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001702:	4a04      	ldr	r2, [pc, #16]	@ (8001714 <__NVIC_SetPriorityGrouping+0x44>)
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	60d3      	str	r3, [r2, #12]
}
 8001708:	bf00      	nop
 800170a:	3714      	adds	r7, #20
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr
 8001714:	e000ed00 	.word	0xe000ed00

08001718 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800171c:	4b04      	ldr	r3, [pc, #16]	@ (8001730 <__NVIC_GetPriorityGrouping+0x18>)
 800171e:	68db      	ldr	r3, [r3, #12]
 8001720:	0a1b      	lsrs	r3, r3, #8
 8001722:	f003 0307 	and.w	r3, r3, #7
}
 8001726:	4618      	mov	r0, r3
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr
 8001730:	e000ed00 	.word	0xe000ed00

08001734 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	4603      	mov	r3, r0
 800173c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800173e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001742:	2b00      	cmp	r3, #0
 8001744:	db0b      	blt.n	800175e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001746:	79fb      	ldrb	r3, [r7, #7]
 8001748:	f003 021f 	and.w	r2, r3, #31
 800174c:	4907      	ldr	r1, [pc, #28]	@ (800176c <__NVIC_EnableIRQ+0x38>)
 800174e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001752:	095b      	lsrs	r3, r3, #5
 8001754:	2001      	movs	r0, #1
 8001756:	fa00 f202 	lsl.w	r2, r0, r2
 800175a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800175e:	bf00      	nop
 8001760:	370c      	adds	r7, #12
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	e000e100 	.word	0xe000e100

08001770 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001770:	b480      	push	{r7}
 8001772:	b083      	sub	sp, #12
 8001774:	af00      	add	r7, sp, #0
 8001776:	4603      	mov	r3, r0
 8001778:	6039      	str	r1, [r7, #0]
 800177a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800177c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001780:	2b00      	cmp	r3, #0
 8001782:	db0a      	blt.n	800179a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	b2da      	uxtb	r2, r3
 8001788:	490c      	ldr	r1, [pc, #48]	@ (80017bc <__NVIC_SetPriority+0x4c>)
 800178a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800178e:	0112      	lsls	r2, r2, #4
 8001790:	b2d2      	uxtb	r2, r2
 8001792:	440b      	add	r3, r1
 8001794:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001798:	e00a      	b.n	80017b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	b2da      	uxtb	r2, r3
 800179e:	4908      	ldr	r1, [pc, #32]	@ (80017c0 <__NVIC_SetPriority+0x50>)
 80017a0:	79fb      	ldrb	r3, [r7, #7]
 80017a2:	f003 030f 	and.w	r3, r3, #15
 80017a6:	3b04      	subs	r3, #4
 80017a8:	0112      	lsls	r2, r2, #4
 80017aa:	b2d2      	uxtb	r2, r2
 80017ac:	440b      	add	r3, r1
 80017ae:	761a      	strb	r2, [r3, #24]
}
 80017b0:	bf00      	nop
 80017b2:	370c      	adds	r7, #12
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr
 80017bc:	e000e100 	.word	0xe000e100
 80017c0:	e000ed00 	.word	0xe000ed00

080017c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b089      	sub	sp, #36	@ 0x24
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	60f8      	str	r0, [r7, #12]
 80017cc:	60b9      	str	r1, [r7, #8]
 80017ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	f003 0307 	and.w	r3, r3, #7
 80017d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017d8:	69fb      	ldr	r3, [r7, #28]
 80017da:	f1c3 0307 	rsb	r3, r3, #7
 80017de:	2b04      	cmp	r3, #4
 80017e0:	bf28      	it	cs
 80017e2:	2304      	movcs	r3, #4
 80017e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017e6:	69fb      	ldr	r3, [r7, #28]
 80017e8:	3304      	adds	r3, #4
 80017ea:	2b06      	cmp	r3, #6
 80017ec:	d902      	bls.n	80017f4 <NVIC_EncodePriority+0x30>
 80017ee:	69fb      	ldr	r3, [r7, #28]
 80017f0:	3b03      	subs	r3, #3
 80017f2:	e000      	b.n	80017f6 <NVIC_EncodePriority+0x32>
 80017f4:	2300      	movs	r3, #0
 80017f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80017fc:	69bb      	ldr	r3, [r7, #24]
 80017fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001802:	43da      	mvns	r2, r3
 8001804:	68bb      	ldr	r3, [r7, #8]
 8001806:	401a      	ands	r2, r3
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800180c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	fa01 f303 	lsl.w	r3, r1, r3
 8001816:	43d9      	mvns	r1, r3
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800181c:	4313      	orrs	r3, r2
         );
}
 800181e:	4618      	mov	r0, r3
 8001820:	3724      	adds	r7, #36	@ 0x24
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr

0800182a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800182a:	b580      	push	{r7, lr}
 800182c:	b082      	sub	sp, #8
 800182e:	af00      	add	r7, sp, #0
 8001830:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001832:	6878      	ldr	r0, [r7, #4]
 8001834:	f7ff ff4c 	bl	80016d0 <__NVIC_SetPriorityGrouping>
}
 8001838:	bf00      	nop
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}

08001840 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b086      	sub	sp, #24
 8001844:	af00      	add	r7, sp, #0
 8001846:	4603      	mov	r3, r0
 8001848:	60b9      	str	r1, [r7, #8]
 800184a:	607a      	str	r2, [r7, #4]
 800184c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800184e:	2300      	movs	r3, #0
 8001850:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001852:	f7ff ff61 	bl	8001718 <__NVIC_GetPriorityGrouping>
 8001856:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001858:	687a      	ldr	r2, [r7, #4]
 800185a:	68b9      	ldr	r1, [r7, #8]
 800185c:	6978      	ldr	r0, [r7, #20]
 800185e:	f7ff ffb1 	bl	80017c4 <NVIC_EncodePriority>
 8001862:	4602      	mov	r2, r0
 8001864:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001868:	4611      	mov	r1, r2
 800186a:	4618      	mov	r0, r3
 800186c:	f7ff ff80 	bl	8001770 <__NVIC_SetPriority>
}
 8001870:	bf00      	nop
 8001872:	3718      	adds	r7, #24
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}

08001878 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	4603      	mov	r3, r0
 8001880:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001886:	4618      	mov	r0, r3
 8001888:	f7ff ff54 	bl	8001734 <__NVIC_EnableIRQ>
}
 800188c:	bf00      	nop
 800188e:	3708      	adds	r7, #8
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}

08001894 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d101      	bne.n	80018a6 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	e014      	b.n	80018d0 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	791b      	ldrb	r3, [r3, #4]
 80018aa:	b2db      	uxtb	r3, r3
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d105      	bne.n	80018bc <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2200      	movs	r2, #0
 80018b4:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	f00b fd6c 	bl	800d394 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2202      	movs	r2, #2
 80018c0:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2200      	movs	r2, #0
 80018c6:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2201      	movs	r2, #1
 80018cc:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80018ce:	2300      	movs	r3, #0
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3708      	adds	r7, #8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b088      	sub	sp, #32
 80018dc:	af00      	add	r7, sp, #0
 80018de:	60f8      	str	r0, [r7, #12]
 80018e0:	60b9      	str	r1, [r7, #8]
 80018e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 80018e4:	2300      	movs	r3, #0
 80018e6:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	795b      	ldrb	r3, [r3, #5]
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	d101      	bne.n	80018f4 <HAL_DAC_ConfigChannel+0x1c>
 80018f0:	2302      	movs	r3, #2
 80018f2:	e114      	b.n	8001b1e <HAL_DAC_ConfigChannel+0x246>
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	2201      	movs	r2, #1
 80018f8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	2202      	movs	r2, #2
 80018fe:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	2b04      	cmp	r3, #4
 8001906:	f040 8081 	bne.w	8001a0c <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800190a:	f7fe fcf5 	bl	80002f8 <HAL_GetTick>
 800190e:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d140      	bne.n	8001998 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001916:	e018      	b.n	800194a <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001918:	f7fe fcee 	bl	80002f8 <HAL_GetTick>
 800191c:	4602      	mov	r2, r0
 800191e:	69fb      	ldr	r3, [r7, #28]
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	2b01      	cmp	r3, #1
 8001924:	d911      	bls.n	800194a <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800192c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001930:	2b00      	cmp	r3, #0
 8001932:	d00a      	beq.n	800194a <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	691b      	ldr	r3, [r3, #16]
 8001938:	f043 0208 	orr.w	r2, r3, #8
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	2203      	movs	r2, #3
 8001944:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001946:	2303      	movs	r3, #3
 8001948:	e0e9      	b.n	8001b1e <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001950:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001954:	2b00      	cmp	r3, #0
 8001956:	d1df      	bne.n	8001918 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8001958:	2001      	movs	r0, #1
 800195a:	f7fe fcd9 	bl	8000310 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	68ba      	ldr	r2, [r7, #8]
 8001964:	6992      	ldr	r2, [r2, #24]
 8001966:	641a      	str	r2, [r3, #64]	@ 0x40
 8001968:	e023      	b.n	80019b2 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800196a:	f7fe fcc5 	bl	80002f8 <HAL_GetTick>
 800196e:	4602      	mov	r2, r0
 8001970:	69fb      	ldr	r3, [r7, #28]
 8001972:	1ad3      	subs	r3, r2, r3
 8001974:	2b01      	cmp	r3, #1
 8001976:	d90f      	bls.n	8001998 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800197e:	2b00      	cmp	r3, #0
 8001980:	da0a      	bge.n	8001998 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	691b      	ldr	r3, [r3, #16]
 8001986:	f043 0208 	orr.w	r2, r3, #8
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	2203      	movs	r2, #3
 8001992:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001994:	2303      	movs	r3, #3
 8001996:	e0c2      	b.n	8001b1e <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800199e:	2b00      	cmp	r3, #0
 80019a0:	dbe3      	blt.n	800196a <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 80019a2:	2001      	movs	r0, #1
 80019a4:	f7fe fcb4 	bl	8000310 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	68ba      	ldr	r2, [r7, #8]
 80019ae:	6992      	ldr	r2, [r2, #24]
 80019b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	f003 0310 	and.w	r3, r3, #16
 80019be:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80019c2:	fa01 f303 	lsl.w	r3, r1, r3
 80019c6:	43db      	mvns	r3, r3
 80019c8:	ea02 0103 	and.w	r1, r2, r3
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	69da      	ldr	r2, [r3, #28]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f003 0310 	and.w	r3, r3, #16
 80019d6:	409a      	lsls	r2, r3
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	430a      	orrs	r2, r1
 80019de:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	f003 0310 	and.w	r3, r3, #16
 80019ec:	21ff      	movs	r1, #255	@ 0xff
 80019ee:	fa01 f303 	lsl.w	r3, r1, r3
 80019f2:	43db      	mvns	r3, r3
 80019f4:	ea02 0103 	and.w	r1, r2, r3
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	6a1a      	ldr	r2, [r3, #32]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	f003 0310 	and.w	r3, r3, #16
 8001a02:	409a      	lsls	r2, r3
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	430a      	orrs	r2, r1
 8001a0a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	691b      	ldr	r3, [r3, #16]
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	d11d      	bne.n	8001a50 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a1a:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	f003 0310 	and.w	r3, r3, #16
 8001a22:	221f      	movs	r2, #31
 8001a24:	fa02 f303 	lsl.w	r3, r2, r3
 8001a28:	43db      	mvns	r3, r3
 8001a2a:	69ba      	ldr	r2, [r7, #24]
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	695b      	ldr	r3, [r3, #20]
 8001a34:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	f003 0310 	and.w	r3, r3, #16
 8001a3c:	697a      	ldr	r2, [r7, #20]
 8001a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a42:	69ba      	ldr	r2, [r7, #24]
 8001a44:	4313      	orrs	r3, r2
 8001a46:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	69ba      	ldr	r2, [r7, #24]
 8001a4e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a56:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	f003 0310 	and.w	r3, r3, #16
 8001a5e:	2207      	movs	r2, #7
 8001a60:	fa02 f303 	lsl.w	r3, r2, r3
 8001a64:	43db      	mvns	r3, r3
 8001a66:	69ba      	ldr	r2, [r7, #24]
 8001a68:	4013      	ands	r3, r2
 8001a6a:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	689b      	ldr	r3, [r3, #8]
 8001a74:	431a      	orrs	r2, r3
 8001a76:	68bb      	ldr	r3, [r7, #8]
 8001a78:	68db      	ldr	r3, [r3, #12]
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	f003 0310 	and.w	r3, r3, #16
 8001a84:	697a      	ldr	r2, [r7, #20]
 8001a86:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8a:	69ba      	ldr	r2, [r7, #24]
 8001a8c:	4313      	orrs	r3, r2
 8001a8e:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	69ba      	ldr	r2, [r7, #24]
 8001a96:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	6819      	ldr	r1, [r3, #0]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	f003 0310 	and.w	r3, r3, #16
 8001aa4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aac:	43da      	mvns	r2, r3
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	400a      	ands	r2, r1
 8001ab4:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	f003 0310 	and.w	r3, r3, #16
 8001ac4:	f640 72fc 	movw	r2, #4092	@ 0xffc
 8001ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8001acc:	43db      	mvns	r3, r3
 8001ace:	69ba      	ldr	r2, [r7, #24]
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	f003 0310 	and.w	r3, r3, #16
 8001ae0:	697a      	ldr	r2, [r7, #20]
 8001ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae6:	69ba      	ldr	r2, [r7, #24]
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	69ba      	ldr	r2, [r7, #24]
 8001af2:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	6819      	ldr	r1, [r3, #0]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	f003 0310 	and.w	r3, r3, #16
 8001b00:	22c0      	movs	r2, #192	@ 0xc0
 8001b02:	fa02 f303 	lsl.w	r3, r2, r3
 8001b06:	43da      	mvns	r2, r3
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	400a      	ands	r2, r1
 8001b0e:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	2201      	movs	r2, #1
 8001b14:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001b1c:	2300      	movs	r3, #0
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3720      	adds	r7, #32
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}
	...

08001b28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b087      	sub	sp, #28
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b32:	2300      	movs	r3, #0
 8001b34:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b36:	e166      	b.n	8001e06 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	681a      	ldr	r2, [r3, #0]
 8001b3c:	2101      	movs	r1, #1
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	fa01 f303 	lsl.w	r3, r1, r3
 8001b44:	4013      	ands	r3, r2
 8001b46:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	f000 8158 	beq.w	8001e00 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f003 0303 	and.w	r3, r3, #3
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	d005      	beq.n	8001b68 <HAL_GPIO_Init+0x40>
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	f003 0303 	and.w	r3, r3, #3
 8001b64:	2b02      	cmp	r3, #2
 8001b66:	d130      	bne.n	8001bca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	689b      	ldr	r3, [r3, #8]
 8001b6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	005b      	lsls	r3, r3, #1
 8001b72:	2203      	movs	r2, #3
 8001b74:	fa02 f303 	lsl.w	r3, r2, r3
 8001b78:	43db      	mvns	r3, r3
 8001b7a:	693a      	ldr	r2, [r7, #16]
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	68da      	ldr	r2, [r3, #12]
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	005b      	lsls	r3, r3, #1
 8001b88:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8c:	693a      	ldr	r2, [r7, #16]
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	693a      	ldr	r2, [r7, #16]
 8001b96:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba6:	43db      	mvns	r3, r3
 8001ba8:	693a      	ldr	r2, [r7, #16]
 8001baa:	4013      	ands	r3, r2
 8001bac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	091b      	lsrs	r3, r3, #4
 8001bb4:	f003 0201 	and.w	r2, r3, #1
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbe:	693a      	ldr	r2, [r7, #16]
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	693a      	ldr	r2, [r7, #16]
 8001bc8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	f003 0303 	and.w	r3, r3, #3
 8001bd2:	2b03      	cmp	r3, #3
 8001bd4:	d017      	beq.n	8001c06 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	68db      	ldr	r3, [r3, #12]
 8001bda:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	005b      	lsls	r3, r3, #1
 8001be0:	2203      	movs	r2, #3
 8001be2:	fa02 f303 	lsl.w	r3, r2, r3
 8001be6:	43db      	mvns	r3, r3
 8001be8:	693a      	ldr	r2, [r7, #16]
 8001bea:	4013      	ands	r3, r2
 8001bec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	689a      	ldr	r2, [r3, #8]
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	005b      	lsls	r3, r3, #1
 8001bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	693a      	ldr	r2, [r7, #16]
 8001c04:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	f003 0303 	and.w	r3, r3, #3
 8001c0e:	2b02      	cmp	r3, #2
 8001c10:	d123      	bne.n	8001c5a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	08da      	lsrs	r2, r3, #3
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	3208      	adds	r2, #8
 8001c1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c1e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	f003 0307 	and.w	r3, r3, #7
 8001c26:	009b      	lsls	r3, r3, #2
 8001c28:	220f      	movs	r2, #15
 8001c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2e:	43db      	mvns	r3, r3
 8001c30:	693a      	ldr	r2, [r7, #16]
 8001c32:	4013      	ands	r3, r2
 8001c34:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	691a      	ldr	r2, [r3, #16]
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	f003 0307 	and.w	r3, r3, #7
 8001c40:	009b      	lsls	r3, r3, #2
 8001c42:	fa02 f303 	lsl.w	r3, r2, r3
 8001c46:	693a      	ldr	r2, [r7, #16]
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	08da      	lsrs	r2, r3, #3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	3208      	adds	r2, #8
 8001c54:	6939      	ldr	r1, [r7, #16]
 8001c56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	005b      	lsls	r3, r3, #1
 8001c64:	2203      	movs	r2, #3
 8001c66:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6a:	43db      	mvns	r3, r3
 8001c6c:	693a      	ldr	r2, [r7, #16]
 8001c6e:	4013      	ands	r3, r2
 8001c70:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	f003 0203 	and.w	r2, r3, #3
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c82:	693a      	ldr	r2, [r7, #16]
 8001c84:	4313      	orrs	r3, r2
 8001c86:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	693a      	ldr	r2, [r7, #16]
 8001c8c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	f000 80b2 	beq.w	8001e00 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c9c:	4b61      	ldr	r3, [pc, #388]	@ (8001e24 <HAL_GPIO_Init+0x2fc>)
 8001c9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ca0:	4a60      	ldr	r2, [pc, #384]	@ (8001e24 <HAL_GPIO_Init+0x2fc>)
 8001ca2:	f043 0301 	orr.w	r3, r3, #1
 8001ca6:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ca8:	4b5e      	ldr	r3, [pc, #376]	@ (8001e24 <HAL_GPIO_Init+0x2fc>)
 8001caa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cac:	f003 0301 	and.w	r3, r3, #1
 8001cb0:	60bb      	str	r3, [r7, #8]
 8001cb2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001cb4:	4a5c      	ldr	r2, [pc, #368]	@ (8001e28 <HAL_GPIO_Init+0x300>)
 8001cb6:	697b      	ldr	r3, [r7, #20]
 8001cb8:	089b      	lsrs	r3, r3, #2
 8001cba:	3302      	adds	r3, #2
 8001cbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cc0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	f003 0303 	and.w	r3, r3, #3
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	220f      	movs	r2, #15
 8001ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd0:	43db      	mvns	r3, r3
 8001cd2:	693a      	ldr	r2, [r7, #16]
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001cde:	d02b      	beq.n	8001d38 <HAL_GPIO_Init+0x210>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	4a52      	ldr	r2, [pc, #328]	@ (8001e2c <HAL_GPIO_Init+0x304>)
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d025      	beq.n	8001d34 <HAL_GPIO_Init+0x20c>
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	4a51      	ldr	r2, [pc, #324]	@ (8001e30 <HAL_GPIO_Init+0x308>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d01f      	beq.n	8001d30 <HAL_GPIO_Init+0x208>
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	4a50      	ldr	r2, [pc, #320]	@ (8001e34 <HAL_GPIO_Init+0x30c>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d019      	beq.n	8001d2c <HAL_GPIO_Init+0x204>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	4a4f      	ldr	r2, [pc, #316]	@ (8001e38 <HAL_GPIO_Init+0x310>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d013      	beq.n	8001d28 <HAL_GPIO_Init+0x200>
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	4a4e      	ldr	r2, [pc, #312]	@ (8001e3c <HAL_GPIO_Init+0x314>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d00d      	beq.n	8001d24 <HAL_GPIO_Init+0x1fc>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	4a4d      	ldr	r2, [pc, #308]	@ (8001e40 <HAL_GPIO_Init+0x318>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d007      	beq.n	8001d20 <HAL_GPIO_Init+0x1f8>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	4a4c      	ldr	r2, [pc, #304]	@ (8001e44 <HAL_GPIO_Init+0x31c>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d101      	bne.n	8001d1c <HAL_GPIO_Init+0x1f4>
 8001d18:	2307      	movs	r3, #7
 8001d1a:	e00e      	b.n	8001d3a <HAL_GPIO_Init+0x212>
 8001d1c:	2308      	movs	r3, #8
 8001d1e:	e00c      	b.n	8001d3a <HAL_GPIO_Init+0x212>
 8001d20:	2306      	movs	r3, #6
 8001d22:	e00a      	b.n	8001d3a <HAL_GPIO_Init+0x212>
 8001d24:	2305      	movs	r3, #5
 8001d26:	e008      	b.n	8001d3a <HAL_GPIO_Init+0x212>
 8001d28:	2304      	movs	r3, #4
 8001d2a:	e006      	b.n	8001d3a <HAL_GPIO_Init+0x212>
 8001d2c:	2303      	movs	r3, #3
 8001d2e:	e004      	b.n	8001d3a <HAL_GPIO_Init+0x212>
 8001d30:	2302      	movs	r3, #2
 8001d32:	e002      	b.n	8001d3a <HAL_GPIO_Init+0x212>
 8001d34:	2301      	movs	r3, #1
 8001d36:	e000      	b.n	8001d3a <HAL_GPIO_Init+0x212>
 8001d38:	2300      	movs	r3, #0
 8001d3a:	697a      	ldr	r2, [r7, #20]
 8001d3c:	f002 0203 	and.w	r2, r2, #3
 8001d40:	0092      	lsls	r2, r2, #2
 8001d42:	4093      	lsls	r3, r2
 8001d44:	693a      	ldr	r2, [r7, #16]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d4a:	4937      	ldr	r1, [pc, #220]	@ (8001e28 <HAL_GPIO_Init+0x300>)
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	089b      	lsrs	r3, r3, #2
 8001d50:	3302      	adds	r3, #2
 8001d52:	693a      	ldr	r2, [r7, #16]
 8001d54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d58:	4b3b      	ldr	r3, [pc, #236]	@ (8001e48 <HAL_GPIO_Init+0x320>)
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	43db      	mvns	r3, r3
 8001d62:	693a      	ldr	r2, [r7, #16]
 8001d64:	4013      	ands	r3, r2
 8001d66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d003      	beq.n	8001d7c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001d74:	693a      	ldr	r2, [r7, #16]
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d7c:	4a32      	ldr	r2, [pc, #200]	@ (8001e48 <HAL_GPIO_Init+0x320>)
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001d82:	4b31      	ldr	r3, [pc, #196]	@ (8001e48 <HAL_GPIO_Init+0x320>)
 8001d84:	68db      	ldr	r3, [r3, #12]
 8001d86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	43db      	mvns	r3, r3
 8001d8c:	693a      	ldr	r2, [r7, #16]
 8001d8e:	4013      	ands	r3, r2
 8001d90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d003      	beq.n	8001da6 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001d9e:	693a      	ldr	r2, [r7, #16]
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	4313      	orrs	r3, r2
 8001da4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001da6:	4a28      	ldr	r2, [pc, #160]	@ (8001e48 <HAL_GPIO_Init+0x320>)
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001dac:	4b26      	ldr	r3, [pc, #152]	@ (8001e48 <HAL_GPIO_Init+0x320>)
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	43db      	mvns	r3, r3
 8001db6:	693a      	ldr	r2, [r7, #16]
 8001db8:	4013      	ands	r3, r2
 8001dba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d003      	beq.n	8001dd0 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001dc8:	693a      	ldr	r2, [r7, #16]
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001dd0:	4a1d      	ldr	r2, [pc, #116]	@ (8001e48 <HAL_GPIO_Init+0x320>)
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001dd6:	4b1c      	ldr	r3, [pc, #112]	@ (8001e48 <HAL_GPIO_Init+0x320>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	43db      	mvns	r3, r3
 8001de0:	693a      	ldr	r2, [r7, #16]
 8001de2:	4013      	ands	r3, r2
 8001de4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d003      	beq.n	8001dfa <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001df2:	693a      	ldr	r2, [r7, #16]
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	4313      	orrs	r3, r2
 8001df8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001dfa:	4a13      	ldr	r2, [pc, #76]	@ (8001e48 <HAL_GPIO_Init+0x320>)
 8001dfc:	693b      	ldr	r3, [r7, #16]
 8001dfe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	3301      	adds	r3, #1
 8001e04:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	fa22 f303 	lsr.w	r3, r2, r3
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	f47f ae91 	bne.w	8001b38 <HAL_GPIO_Init+0x10>
  }
}
 8001e16:	bf00      	nop
 8001e18:	bf00      	nop
 8001e1a:	371c      	adds	r7, #28
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr
 8001e24:	40021000 	.word	0x40021000
 8001e28:	40010000 	.word	0x40010000
 8001e2c:	48000400 	.word	0x48000400
 8001e30:	48000800 	.word	0x48000800
 8001e34:	48000c00 	.word	0x48000c00
 8001e38:	48001000 	.word	0x48001000
 8001e3c:	48001400 	.word	0x48001400
 8001e40:	48001800 	.word	0x48001800
 8001e44:	48001c00 	.word	0x48001c00
 8001e48:	40010400 	.word	0x40010400

08001e4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	460b      	mov	r3, r1
 8001e56:	807b      	strh	r3, [r7, #2]
 8001e58:	4613      	mov	r3, r2
 8001e5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e5c:	787b      	ldrb	r3, [r7, #1]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d003      	beq.n	8001e6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001e62:	887a      	ldrh	r2, [r7, #2]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001e68:	e002      	b.n	8001e70 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001e6a:	887a      	ldrh	r2, [r7, #2]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001e70:	bf00      	nop
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr

08001e7c <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b086      	sub	sp, #24
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d101      	bne.n	8001e8e <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e0af      	b.n	8001fee <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d106      	bne.n	8001ea8 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f00b fab4 	bl	800d410 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2202      	movs	r2, #2
 8001eac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f022 0201 	bic.w	r2, r2, #1
 8001ebe:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	617b      	str	r3, [r7, #20]
 8001ec4:	e00a      	b.n	8001edc <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681a      	ldr	r2, [r3, #0]
 8001eca:	697b      	ldr	r3, [r7, #20]
 8001ecc:	3304      	adds	r3, #4
 8001ece:	009b      	lsls	r3, r3, #2
 8001ed0:	4413      	add	r3, r2
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	3301      	adds	r3, #1
 8001eda:	617b      	str	r3, [r7, #20]
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	2b0f      	cmp	r3, #15
 8001ee0:	d9f1      	bls.n	8001ec6 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	689a      	ldr	r2, [r3, #8]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f042 0204 	orr.w	r2, r2, #4
 8001ef0:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	685a      	ldr	r2, [r3, #4]
 8001ef8:	4b3f      	ldr	r3, [pc, #252]	@ (8001ff8 <HAL_LCD_Init+0x17c>)
 8001efa:	4013      	ands	r3, r2
 8001efc:	687a      	ldr	r2, [r7, #4]
 8001efe:	6851      	ldr	r1, [r2, #4]
 8001f00:	687a      	ldr	r2, [r7, #4]
 8001f02:	6892      	ldr	r2, [r2, #8]
 8001f04:	4311      	orrs	r1, r2
 8001f06:	687a      	ldr	r2, [r7, #4]
 8001f08:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001f0a:	4311      	orrs	r1, r2
 8001f0c:	687a      	ldr	r2, [r7, #4]
 8001f0e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001f10:	4311      	orrs	r1, r2
 8001f12:	687a      	ldr	r2, [r7, #4]
 8001f14:	69d2      	ldr	r2, [r2, #28]
 8001f16:	4311      	orrs	r1, r2
 8001f18:	687a      	ldr	r2, [r7, #4]
 8001f1a:	6a12      	ldr	r2, [r2, #32]
 8001f1c:	4311      	orrs	r1, r2
 8001f1e:	687a      	ldr	r2, [r7, #4]
 8001f20:	6992      	ldr	r2, [r2, #24]
 8001f22:	4311      	orrs	r1, r2
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001f28:	4311      	orrs	r1, r2
 8001f2a:	687a      	ldr	r2, [r7, #4]
 8001f2c:	6812      	ldr	r2, [r2, #0]
 8001f2e:	430b      	orrs	r3, r1
 8001f30:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f000 f862 	bl	8001ffc <LCD_WaitForSynchro>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8001f3c:	7cfb      	ldrb	r3, [r7, #19]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <HAL_LCD_Init+0xca>
  {
    return status;
 8001f42:	7cfb      	ldrb	r3, [r7, #19]
 8001f44:	e053      	b.n	8001fee <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f023 01fe 	bic.w	r1, r3, #254	@ 0xfe
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	68da      	ldr	r2, [r3, #12]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	691b      	ldr	r3, [r3, #16]
 8001f58:	431a      	orrs	r2, r3
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	695b      	ldr	r3, [r3, #20]
 8001f5e:	431a      	orrs	r2, r3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f64:	431a      	orrs	r2, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	430a      	orrs	r2, r1
 8001f6c:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f042 0201 	orr.w	r2, r2, #1
 8001f7c:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8001f7e:	f7fe f9bb 	bl	80002f8 <HAL_GetTick>
 8001f82:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8001f84:	e00c      	b.n	8001fa0 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001f86:	f7fe f9b7 	bl	80002f8 <HAL_GetTick>
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	1ad3      	subs	r3, r2, r3
 8001f90:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001f94:	d904      	bls.n	8001fa0 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2208      	movs	r2, #8
 8001f9a:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_TIMEOUT;
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	e026      	b.n	8001fee <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	f003 0301 	and.w	r3, r3, #1
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d1eb      	bne.n	8001f86 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8001fae:	f7fe f9a3 	bl	80002f8 <HAL_GetTick>
 8001fb2:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8001fb4:	e00c      	b.n	8001fd0 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001fb6:	f7fe f99f 	bl	80002f8 <HAL_GetTick>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	1ad3      	subs	r3, r2, r3
 8001fc0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001fc4:	d904      	bls.n	8001fd0 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2210      	movs	r2, #16
 8001fca:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_TIMEOUT;
 8001fcc:	2303      	movs	r3, #3
 8001fce:	e00e      	b.n	8001fee <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	f003 0310 	and.w	r3, r3, #16
 8001fda:	2b10      	cmp	r3, #16
 8001fdc:	d1eb      	bne.n	8001fb6 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	639a      	str	r2, [r3, #56]	@ 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return status;
 8001fec:	7cfb      	ldrb	r3, [r7, #19]
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3718      	adds	r7, #24
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	fc00000e 	.word	0xfc00000e

08001ffc <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b084      	sub	sp, #16
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8002004:	f7fe f978 	bl	80002f8 <HAL_GetTick>
 8002008:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800200a:	e00c      	b.n	8002026 <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800200c:	f7fe f974 	bl	80002f8 <HAL_GetTick>
 8002010:	4602      	mov	r2, r0
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800201a:	d904      	bls.n	8002026 <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2201      	movs	r2, #1
 8002020:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_TIMEOUT;
 8002022:	2303      	movs	r3, #3
 8002024:	e007      	b.n	8002036 <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	f003 0320 	and.w	r3, r3, #32
 8002030:	2b20      	cmp	r3, #32
 8002032:	d1eb      	bne.n	800200c <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8002034:	2300      	movs	r3, #0
}
 8002036:	4618      	mov	r0, r3
 8002038:	3710      	adds	r7, #16
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
	...

08002040 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b084      	sub	sp, #16
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002048:	2300      	movs	r3, #0
 800204a:	73fb      	strb	r3, [r7, #15]
  uint32_t updateotrlpotr;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if(hopamp == NULL)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d101      	bne.n	8002056 <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e0c3      	b.n	80021de <HAL_OPAMP_Init+0x19e>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800205c:	b2db      	uxtb	r3, r3
 800205e:	2b05      	cmp	r3, #5
 8002060:	d101      	bne.n	8002066 <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e0bb      	b.n	80021de <HAL_OPAMP_Init+0x19e>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800206c:	b2db      	uxtb	r3, r3
 800206e:	2b02      	cmp	r3, #2
 8002070:	d101      	bne.n	8002076 <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e0b3      	b.n	80021de <HAL_OPAMP_Init+0x19e>
    {
      assert_param(IS_OPAMP_PGA_GAIN(hopamp->Init.PgaGain));
    }

    assert_param(IS_OPAMP_TRIMMING(hopamp->Init.UserTrimming));
    if ((hopamp->Init.UserTrimming) == OPAMP_TRIMMING_USER)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	69db      	ldr	r3, [r3, #28]
 800207a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValuePLowPower));
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueNLowPower));
      }
    }

    if(hopamp->State == HAL_OPAMP_STATE_RESET)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8002084:	b2db      	uxtb	r3, r3
 8002086:	2b00      	cmp	r3, #0
 8002088:	d103      	bne.n	8002092 <HAL_OPAMP_Init+0x52>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2200      	movs	r2, #0
 800208e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8002092:	6878      	ldr	r0, [r7, #4]
 8002094:	f00b fa66 	bl	800d564 <HAL_OPAMP_MspInit>
#endif /* USE_HAL_OPAMP_REGISTER_CALLBACKS */

    /* Set operating mode */
    CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALON);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80020a6:	601a      	str	r2, [r3, #0]

    if (hopamp->Init.Mode == OPAMP_PGA_MODE)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	2b08      	cmp	r3, #8
 80020ae:	d11b      	bne.n	80020e8 <HAL_OPAMP_Init+0xa8>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_PGA, \
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f423 438e 	bic.w	r3, r3, #18176	@ 0x4700
 80020ba:	f023 033e 	bic.w	r3, r3, #62	@ 0x3e
 80020be:	687a      	ldr	r2, [r7, #4]
 80020c0:	6891      	ldr	r1, [r2, #8]
 80020c2:	687a      	ldr	r2, [r7, #4]
 80020c4:	68d2      	ldr	r2, [r2, #12]
 80020c6:	4311      	orrs	r1, r2
 80020c8:	687a      	ldr	r2, [r7, #4]
 80020ca:	6992      	ldr	r2, [r2, #24]
 80020cc:	4311      	orrs	r1, r2
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	6912      	ldr	r2, [r2, #16]
 80020d2:	4311      	orrs	r1, r2
 80020d4:	687a      	ldr	r2, [r7, #4]
 80020d6:	6952      	ldr	r2, [r2, #20]
 80020d8:	4311      	orrs	r1, r2
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	69d2      	ldr	r2, [r2, #28]
 80020de:	4311      	orrs	r1, r2
 80020e0:	687a      	ldr	r2, [r7, #4]
 80020e2:	6812      	ldr	r2, [r2, #0]
 80020e4:	430b      	orrs	r3, r1
 80020e6:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.InvertingInput    | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	2b0c      	cmp	r3, #12
 80020ee:	d115      	bne.n	800211c <HAL_OPAMP_Init+0xdc>
    {
    /* In Follower mode InvertingInput is Not Applicable  */
    MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_FOLLOWER, \
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f423 4388 	bic.w	r3, r3, #17408	@ 0x4400
 80020fa:	f023 030e 	bic.w	r3, r3, #14
 80020fe:	687a      	ldr	r2, [r7, #4]
 8002100:	6891      	ldr	r1, [r2, #8]
 8002102:	687a      	ldr	r2, [r7, #4]
 8002104:	68d2      	ldr	r2, [r2, #12]
 8002106:	4311      	orrs	r1, r2
 8002108:	687a      	ldr	r2, [r7, #4]
 800210a:	6952      	ldr	r2, [r2, #20]
 800210c:	4311      	orrs	r1, r2
 800210e:	687a      	ldr	r2, [r7, #4]
 8002110:	69d2      	ldr	r2, [r2, #28]
 8002112:	4311      	orrs	r1, r2
 8002114:	687a      	ldr	r2, [r7, #4]
 8002116:	6812      	ldr	r2, [r2, #0]
 8002118:	430b      	orrs	r3, r1
 800211a:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.Mode | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.Mode == OPAMP_STANDALONE_MODE)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d118      	bne.n	8002156 <HAL_OPAMP_Init+0x116>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_STANDALONE, \
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f423 438e 	bic.w	r3, r3, #18176	@ 0x4700
 800212e:	f023 030e 	bic.w	r3, r3, #14
 8002132:	687a      	ldr	r2, [r7, #4]
 8002134:	6891      	ldr	r1, [r2, #8]
 8002136:	687a      	ldr	r2, [r7, #4]
 8002138:	68d2      	ldr	r2, [r2, #12]
 800213a:	4311      	orrs	r1, r2
 800213c:	687a      	ldr	r2, [r7, #4]
 800213e:	6912      	ldr	r2, [r2, #16]
 8002140:	4311      	orrs	r1, r2
 8002142:	687a      	ldr	r2, [r7, #4]
 8002144:	6952      	ldr	r2, [r2, #20]
 8002146:	4311      	orrs	r1, r2
 8002148:	687a      	ldr	r2, [r7, #4]
 800214a:	69d2      	ldr	r2, [r2, #28]
 800214c:	4311      	orrs	r1, r2
 800214e:	687a      	ldr	r2, [r7, #4]
 8002150:	6812      	ldr	r2, [r2, #0]
 8002152:	430b      	orrs	r3, r1
 8002154:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.InvertingInput    | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.UserTrimming == OPAMP_TRIMMING_USER)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	69db      	ldr	r3, [r3, #28]
 800215a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800215e:	d12a      	bne.n	80021b6 <HAL_OPAMP_Init+0x176>
    {
      /* Set power mode and associated calibration parameters */
      if (hopamp->Init.PowerMode != OPAMP_POWERMODE_LOWPOWER)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	2b02      	cmp	r3, #2
 8002166:	d013      	beq.n	8002190 <HAL_OPAMP_Init+0x150>
      {
        /* OPAMP_POWERMODE_NORMALPOWER */
        /* Set calibration mode (factory or user) and values for            */
        /* transistors differential pair high (PMOS) and low (NMOS) for     */
        /* normal mode.                                                     */
        updateotrlpotr = (((hopamp->Init.TrimmingValueP) << (OPAMP_INPUT_NONINVERTING)) \
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6a1b      	ldr	r3, [r3, #32]
 800216c:	021a      	lsls	r2, r3, #8
                         | (hopamp->Init.TrimmingValueN));
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        updateotrlpotr = (((hopamp->Init.TrimmingValueP) << (OPAMP_INPUT_NONINVERTING)) \
 8002172:	4313      	orrs	r3, r2
 8002174:	60bb      	str	r3, [r7, #8]
        MODIFY_REG(hopamp->Instance->OTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 8002180:	f023 031f 	bic.w	r3, r3, #31
 8002184:	687a      	ldr	r2, [r7, #4]
 8002186:	6812      	ldr	r2, [r2, #0]
 8002188:	68b9      	ldr	r1, [r7, #8]
 800218a:	430b      	orrs	r3, r1
 800218c:	6053      	str	r3, [r2, #4]
 800218e:	e012      	b.n	80021b6 <HAL_OPAMP_Init+0x176>
      else
      {
        /* OPAMP_POWERMODE_LOWPOWER */
        /* transistors differential pair high (PMOS) and low (NMOS) for     */
        /* low power mode.                                                     */
        updateotrlpotr = (((hopamp->Init.TrimmingValuePLowPower) << (OPAMP_INPUT_NONINVERTING)) \
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002194:	021a      	lsls	r2, r3, #8
                         | (hopamp->Init.TrimmingValueNLowPower));
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        updateotrlpotr = (((hopamp->Init.TrimmingValuePLowPower) << (OPAMP_INPUT_NONINVERTING)) \
 800219a:	4313      	orrs	r3, r2
 800219c:	60bb      	str	r3, [r7, #8]
        MODIFY_REG(hopamp->Instance->LPOTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 80021a8:	f023 031f 	bic.w	r3, r3, #31
 80021ac:	687a      	ldr	r2, [r7, #4]
 80021ae:	6812      	ldr	r2, [r2, #0]
 80021b0:	68b9      	ldr	r1, [r7, #8]
 80021b2:	430b      	orrs	r3, r1
 80021b4:	6093      	str	r3, [r2, #8]
    }

    /* Configure the power supply range */
    /* The OPAMP_CSR_OPARANGE is common configuration for all OPAMPs */
    /* bit OPAMP1_CSR_OPARANGE is used for both OPAMPs */
    MODIFY_REG(OPAMP1->CSR, OPAMP1_CSR_OPARANGE, hopamp->Init.PowerSupplyRange);
 80021b6:	4b0c      	ldr	r3, [pc, #48]	@ (80021e8 <HAL_OPAMP_Init+0x1a8>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	4909      	ldr	r1, [pc, #36]	@ (80021e8 <HAL_OPAMP_Init+0x1a8>)
 80021c4:	4313      	orrs	r3, r2
 80021c6:	600b      	str	r3, [r1, #0]

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80021ce:	b2db      	uxtb	r3, r3
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d103      	bne.n	80021dc <HAL_OPAMP_Init+0x19c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2201      	movs	r2, #1
 80021d8:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    }
    /* else: remain in READY or BUSY state (no update) */
    return status;
 80021dc:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80021de:	4618      	mov	r0, r3
 80021e0:	3710      	adds	r7, #16
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	40007800 	.word	0x40007800

080021ec <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b086      	sub	sp, #24
 80021f0:	af02      	add	r7, sp, #8
 80021f2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d101      	bne.n	80021fe <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e101      	b.n	8002402 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002204:	b2db      	uxtb	r3, r3
 8002206:	2b00      	cmp	r3, #0
 8002208:	d106      	bne.n	8002218 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2200      	movs	r2, #0
 800220e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f00b fcc0 	bl	800db98 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2203      	movs	r2, #3
 800221c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2200      	movs	r2, #0
 8002224:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4618      	mov	r0, r3
 800222c:	f003 fbcb 	bl	80059c6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6818      	ldr	r0, [r3, #0]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	7c1a      	ldrb	r2, [r3, #16]
 8002238:	f88d 2000 	strb.w	r2, [sp]
 800223c:	3304      	adds	r3, #4
 800223e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002240:	f003 fae7 	bl	8005812 <USB_CoreInit>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d005      	beq.n	8002256 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2202      	movs	r2, #2
 800224e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e0d5      	b.n	8002402 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	2100      	movs	r1, #0
 800225c:	4618      	mov	r0, r3
 800225e:	f003 fbc3 	bl	80059e8 <USB_SetCurrentMode>
 8002262:	4603      	mov	r3, r0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d005      	beq.n	8002274 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2202      	movs	r2, #2
 800226c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	e0c6      	b.n	8002402 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002274:	2300      	movs	r3, #0
 8002276:	73fb      	strb	r3, [r7, #15]
 8002278:	e04a      	b.n	8002310 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800227a:	7bfa      	ldrb	r2, [r7, #15]
 800227c:	6879      	ldr	r1, [r7, #4]
 800227e:	4613      	mov	r3, r2
 8002280:	00db      	lsls	r3, r3, #3
 8002282:	4413      	add	r3, r2
 8002284:	009b      	lsls	r3, r3, #2
 8002286:	440b      	add	r3, r1
 8002288:	3315      	adds	r3, #21
 800228a:	2201      	movs	r2, #1
 800228c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800228e:	7bfa      	ldrb	r2, [r7, #15]
 8002290:	6879      	ldr	r1, [r7, #4]
 8002292:	4613      	mov	r3, r2
 8002294:	00db      	lsls	r3, r3, #3
 8002296:	4413      	add	r3, r2
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	440b      	add	r3, r1
 800229c:	3314      	adds	r3, #20
 800229e:	7bfa      	ldrb	r2, [r7, #15]
 80022a0:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 80022a2:	7bfa      	ldrb	r2, [r7, #15]
 80022a4:	7bfb      	ldrb	r3, [r7, #15]
 80022a6:	b298      	uxth	r0, r3
 80022a8:	6879      	ldr	r1, [r7, #4]
 80022aa:	4613      	mov	r3, r2
 80022ac:	00db      	lsls	r3, r3, #3
 80022ae:	4413      	add	r3, r2
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	440b      	add	r3, r1
 80022b4:	332e      	adds	r3, #46	@ 0x2e
 80022b6:	4602      	mov	r2, r0
 80022b8:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80022ba:	7bfa      	ldrb	r2, [r7, #15]
 80022bc:	6879      	ldr	r1, [r7, #4]
 80022be:	4613      	mov	r3, r2
 80022c0:	00db      	lsls	r3, r3, #3
 80022c2:	4413      	add	r3, r2
 80022c4:	009b      	lsls	r3, r3, #2
 80022c6:	440b      	add	r3, r1
 80022c8:	3318      	adds	r3, #24
 80022ca:	2200      	movs	r2, #0
 80022cc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80022ce:	7bfa      	ldrb	r2, [r7, #15]
 80022d0:	6879      	ldr	r1, [r7, #4]
 80022d2:	4613      	mov	r3, r2
 80022d4:	00db      	lsls	r3, r3, #3
 80022d6:	4413      	add	r3, r2
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	440b      	add	r3, r1
 80022dc:	331c      	adds	r3, #28
 80022de:	2200      	movs	r2, #0
 80022e0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80022e2:	7bfa      	ldrb	r2, [r7, #15]
 80022e4:	6879      	ldr	r1, [r7, #4]
 80022e6:	4613      	mov	r3, r2
 80022e8:	00db      	lsls	r3, r3, #3
 80022ea:	4413      	add	r3, r2
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	440b      	add	r3, r1
 80022f0:	3320      	adds	r3, #32
 80022f2:	2200      	movs	r2, #0
 80022f4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80022f6:	7bfa      	ldrb	r2, [r7, #15]
 80022f8:	6879      	ldr	r1, [r7, #4]
 80022fa:	4613      	mov	r3, r2
 80022fc:	00db      	lsls	r3, r3, #3
 80022fe:	4413      	add	r3, r2
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	440b      	add	r3, r1
 8002304:	3324      	adds	r3, #36	@ 0x24
 8002306:	2200      	movs	r2, #0
 8002308:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800230a:	7bfb      	ldrb	r3, [r7, #15]
 800230c:	3301      	adds	r3, #1
 800230e:	73fb      	strb	r3, [r7, #15]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	791b      	ldrb	r3, [r3, #4]
 8002314:	7bfa      	ldrb	r2, [r7, #15]
 8002316:	429a      	cmp	r2, r3
 8002318:	d3af      	bcc.n	800227a <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800231a:	2300      	movs	r3, #0
 800231c:	73fb      	strb	r3, [r7, #15]
 800231e:	e044      	b.n	80023aa <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002320:	7bfa      	ldrb	r2, [r7, #15]
 8002322:	6879      	ldr	r1, [r7, #4]
 8002324:	4613      	mov	r3, r2
 8002326:	00db      	lsls	r3, r3, #3
 8002328:	4413      	add	r3, r2
 800232a:	009b      	lsls	r3, r3, #2
 800232c:	440b      	add	r3, r1
 800232e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002332:	2200      	movs	r2, #0
 8002334:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002336:	7bfa      	ldrb	r2, [r7, #15]
 8002338:	6879      	ldr	r1, [r7, #4]
 800233a:	4613      	mov	r3, r2
 800233c:	00db      	lsls	r3, r3, #3
 800233e:	4413      	add	r3, r2
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	440b      	add	r3, r1
 8002344:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002348:	7bfa      	ldrb	r2, [r7, #15]
 800234a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800234c:	7bfa      	ldrb	r2, [r7, #15]
 800234e:	6879      	ldr	r1, [r7, #4]
 8002350:	4613      	mov	r3, r2
 8002352:	00db      	lsls	r3, r3, #3
 8002354:	4413      	add	r3, r2
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	440b      	add	r3, r1
 800235a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800235e:	2200      	movs	r2, #0
 8002360:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002362:	7bfa      	ldrb	r2, [r7, #15]
 8002364:	6879      	ldr	r1, [r7, #4]
 8002366:	4613      	mov	r3, r2
 8002368:	00db      	lsls	r3, r3, #3
 800236a:	4413      	add	r3, r2
 800236c:	009b      	lsls	r3, r3, #2
 800236e:	440b      	add	r3, r1
 8002370:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002374:	2200      	movs	r2, #0
 8002376:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002378:	7bfa      	ldrb	r2, [r7, #15]
 800237a:	6879      	ldr	r1, [r7, #4]
 800237c:	4613      	mov	r3, r2
 800237e:	00db      	lsls	r3, r3, #3
 8002380:	4413      	add	r3, r2
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	440b      	add	r3, r1
 8002386:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800238a:	2200      	movs	r2, #0
 800238c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800238e:	7bfa      	ldrb	r2, [r7, #15]
 8002390:	6879      	ldr	r1, [r7, #4]
 8002392:	4613      	mov	r3, r2
 8002394:	00db      	lsls	r3, r3, #3
 8002396:	4413      	add	r3, r2
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	440b      	add	r3, r1
 800239c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80023a0:	2200      	movs	r2, #0
 80023a2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023a4:	7bfb      	ldrb	r3, [r7, #15]
 80023a6:	3301      	adds	r3, #1
 80023a8:	73fb      	strb	r3, [r7, #15]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	791b      	ldrb	r3, [r3, #4]
 80023ae:	7bfa      	ldrb	r2, [r7, #15]
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d3b5      	bcc.n	8002320 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6818      	ldr	r0, [r3, #0]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	7c1a      	ldrb	r2, [r3, #16]
 80023bc:	f88d 2000 	strb.w	r2, [sp]
 80023c0:	3304      	adds	r3, #4
 80023c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023c4:	f003 fb5c 	bl	8005a80 <USB_DevInit>
 80023c8:	4603      	mov	r3, r0
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d005      	beq.n	80023da <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2202      	movs	r2, #2
 80023d2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e013      	b.n	8002402 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2200      	movs	r2, #0
 80023de:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2201      	movs	r2, #1
 80023e4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	7b1b      	ldrb	r3, [r3, #12]
 80023ec:	2b01      	cmp	r3, #1
 80023ee:	d102      	bne.n	80023f6 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80023f0:	6878      	ldr	r0, [r7, #4]
 80023f2:	f001 f86d 	bl	80034d0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4618      	mov	r0, r3
 80023fc:	f004 fb13 	bl	8006a26 <USB_DevDisconnect>

  return HAL_OK;
 8002400:	2300      	movs	r3, #0
}
 8002402:	4618      	mov	r0, r3
 8002404:	3710      	adds	r7, #16
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}

0800240a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800240a:	b580      	push	{r7, lr}
 800240c:	b084      	sub	sp, #16
 800240e:	af00      	add	r7, sp, #0
 8002410:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800241e:	2b01      	cmp	r3, #1
 8002420:	d101      	bne.n	8002426 <HAL_PCD_Start+0x1c>
 8002422:	2302      	movs	r3, #2
 8002424:	e01c      	b.n	8002460 <HAL_PCD_Start+0x56>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2201      	movs	r2, #1
 800242a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	7b5b      	ldrb	r3, [r3, #13]
 8002432:	2b01      	cmp	r3, #1
 8002434:	d105      	bne.n	8002442 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800243a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4618      	mov	r0, r3
 8002448:	f003 faac 	bl	80059a4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4618      	mov	r0, r3
 8002452:	f004 fac7 	bl	80069e4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2200      	movs	r2, #0
 800245a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800245e:	2300      	movs	r3, #0
}
 8002460:	4618      	mov	r0, r3
 8002462:	3710      	adds	r7, #16
 8002464:	46bd      	mov	sp, r7
 8002466:	bd80      	pop	{r7, pc}

08002468 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002468:	b590      	push	{r4, r7, lr}
 800246a:	b08d      	sub	sp, #52	@ 0x34
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002476:	6a3b      	ldr	r3, [r7, #32]
 8002478:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4618      	mov	r0, r3
 8002480:	f004 fb85 	bl	8006b8e <USB_GetMode>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	f040 8481 	bne.w	8002d8e <HAL_PCD_IRQHandler+0x926>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4618      	mov	r0, r3
 8002492:	f004 fae9 	bl	8006a68 <USB_ReadInterrupts>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	f000 8477 	beq.w	8002d8c <HAL_PCD_IRQHandler+0x924>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	0a1b      	lsrs	r3, r3, #8
 80024a8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4618      	mov	r0, r3
 80024b8:	f004 fad6 	bl	8006a68 <USB_ReadInterrupts>
 80024bc:	4603      	mov	r3, r0
 80024be:	f003 0302 	and.w	r3, r3, #2
 80024c2:	2b02      	cmp	r3, #2
 80024c4:	d107      	bne.n	80024d6 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	695a      	ldr	r2, [r3, #20]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f002 0202 	and.w	r2, r2, #2
 80024d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4618      	mov	r0, r3
 80024dc:	f004 fac4 	bl	8006a68 <USB_ReadInterrupts>
 80024e0:	4603      	mov	r3, r0
 80024e2:	f003 0310 	and.w	r3, r3, #16
 80024e6:	2b10      	cmp	r3, #16
 80024e8:	d161      	bne.n	80025ae <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	699a      	ldr	r2, [r3, #24]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f022 0210 	bic.w	r2, r2, #16
 80024f8:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80024fa:	6a3b      	ldr	r3, [r7, #32]
 80024fc:	6a1b      	ldr	r3, [r3, #32]
 80024fe:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	f003 020f 	and.w	r2, r3, #15
 8002506:	4613      	mov	r3, r2
 8002508:	00db      	lsls	r3, r3, #3
 800250a:	4413      	add	r3, r2
 800250c:	009b      	lsls	r3, r3, #2
 800250e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002512:	687a      	ldr	r2, [r7, #4]
 8002514:	4413      	add	r3, r2
 8002516:	3304      	adds	r3, #4
 8002518:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800251a:	69bb      	ldr	r3, [r7, #24]
 800251c:	0c5b      	lsrs	r3, r3, #17
 800251e:	f003 030f 	and.w	r3, r3, #15
 8002522:	2b02      	cmp	r3, #2
 8002524:	d124      	bne.n	8002570 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002526:	69ba      	ldr	r2, [r7, #24]
 8002528:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800252c:	4013      	ands	r3, r2
 800252e:	2b00      	cmp	r3, #0
 8002530:	d035      	beq.n	800259e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002536:	69bb      	ldr	r3, [r7, #24]
 8002538:	091b      	lsrs	r3, r3, #4
 800253a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800253c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002540:	b29b      	uxth	r3, r3
 8002542:	461a      	mov	r2, r3
 8002544:	6a38      	ldr	r0, [r7, #32]
 8002546:	f004 f8fb 	bl	8006740 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	68da      	ldr	r2, [r3, #12]
 800254e:	69bb      	ldr	r3, [r7, #24]
 8002550:	091b      	lsrs	r3, r3, #4
 8002552:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002556:	441a      	add	r2, r3
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	695a      	ldr	r2, [r3, #20]
 8002560:	69bb      	ldr	r3, [r7, #24]
 8002562:	091b      	lsrs	r3, r3, #4
 8002564:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002568:	441a      	add	r2, r3
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	615a      	str	r2, [r3, #20]
 800256e:	e016      	b.n	800259e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002570:	69bb      	ldr	r3, [r7, #24]
 8002572:	0c5b      	lsrs	r3, r3, #17
 8002574:	f003 030f 	and.w	r3, r3, #15
 8002578:	2b06      	cmp	r3, #6
 800257a:	d110      	bne.n	800259e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002582:	2208      	movs	r2, #8
 8002584:	4619      	mov	r1, r3
 8002586:	6a38      	ldr	r0, [r7, #32]
 8002588:	f004 f8da 	bl	8006740 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	695a      	ldr	r2, [r3, #20]
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	091b      	lsrs	r3, r3, #4
 8002594:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002598:	441a      	add	r2, r3
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	699a      	ldr	r2, [r3, #24]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f042 0210 	orr.w	r2, r2, #16
 80025ac:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4618      	mov	r0, r3
 80025b4:	f004 fa58 	bl	8006a68 <USB_ReadInterrupts>
 80025b8:	4603      	mov	r3, r0
 80025ba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80025be:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80025c2:	f040 80a7 	bne.w	8002714 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80025c6:	2300      	movs	r3, #0
 80025c8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4618      	mov	r0, r3
 80025d0:	f004 fa5d 	bl	8006a8e <USB_ReadDevAllOutEpInterrupt>
 80025d4:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80025d6:	e099      	b.n	800270c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80025d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025da:	f003 0301 	and.w	r3, r3, #1
 80025de:	2b00      	cmp	r3, #0
 80025e0:	f000 808e 	beq.w	8002700 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025ea:	b2d2      	uxtb	r2, r2
 80025ec:	4611      	mov	r1, r2
 80025ee:	4618      	mov	r0, r3
 80025f0:	f004 fa81 	bl	8006af6 <USB_ReadDevOutEPInterrupt>
 80025f4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	f003 0301 	and.w	r3, r3, #1
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d00c      	beq.n	800261a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002602:	015a      	lsls	r2, r3, #5
 8002604:	69fb      	ldr	r3, [r7, #28]
 8002606:	4413      	add	r3, r2
 8002608:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800260c:	461a      	mov	r2, r3
 800260e:	2301      	movs	r3, #1
 8002610:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002612:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002614:	6878      	ldr	r0, [r7, #4]
 8002616:	f000 fe81 	bl	800331c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	f003 0308 	and.w	r3, r3, #8
 8002620:	2b00      	cmp	r3, #0
 8002622:	d00c      	beq.n	800263e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002626:	015a      	lsls	r2, r3, #5
 8002628:	69fb      	ldr	r3, [r7, #28]
 800262a:	4413      	add	r3, r2
 800262c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002630:	461a      	mov	r2, r3
 8002632:	2308      	movs	r3, #8
 8002634:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002636:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f000 febd 	bl	80033b8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	f003 0310 	and.w	r3, r3, #16
 8002644:	2b00      	cmp	r3, #0
 8002646:	d008      	beq.n	800265a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800264a:	015a      	lsls	r2, r3, #5
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	4413      	add	r3, r2
 8002650:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002654:	461a      	mov	r2, r3
 8002656:	2310      	movs	r3, #16
 8002658:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	f003 0302 	and.w	r3, r3, #2
 8002660:	2b00      	cmp	r3, #0
 8002662:	d030      	beq.n	80026c6 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002664:	6a3b      	ldr	r3, [r7, #32]
 8002666:	695b      	ldr	r3, [r3, #20]
 8002668:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800266c:	2b80      	cmp	r3, #128	@ 0x80
 800266e:	d109      	bne.n	8002684 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002676:	685b      	ldr	r3, [r3, #4]
 8002678:	69fa      	ldr	r2, [r7, #28]
 800267a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800267e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002682:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002684:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002686:	4613      	mov	r3, r2
 8002688:	00db      	lsls	r3, r3, #3
 800268a:	4413      	add	r3, r2
 800268c:	009b      	lsls	r3, r3, #2
 800268e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	4413      	add	r3, r2
 8002696:	3304      	adds	r3, #4
 8002698:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	78db      	ldrb	r3, [r3, #3]
 800269e:	2b01      	cmp	r3, #1
 80026a0:	d108      	bne.n	80026b4 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	2200      	movs	r2, #0
 80026a6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80026a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	4619      	mov	r1, r3
 80026ae:	6878      	ldr	r0, [r7, #4]
 80026b0:	f00b fbb6 	bl	800de20 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80026b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b6:	015a      	lsls	r2, r3, #5
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	4413      	add	r3, r2
 80026bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80026c0:	461a      	mov	r2, r3
 80026c2:	2302      	movs	r3, #2
 80026c4:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	f003 0320 	and.w	r3, r3, #32
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d008      	beq.n	80026e2 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80026d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d2:	015a      	lsls	r2, r3, #5
 80026d4:	69fb      	ldr	r3, [r7, #28]
 80026d6:	4413      	add	r3, r2
 80026d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80026dc:	461a      	mov	r2, r3
 80026de:	2320      	movs	r3, #32
 80026e0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d009      	beq.n	8002700 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80026ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ee:	015a      	lsls	r2, r3, #5
 80026f0:	69fb      	ldr	r3, [r7, #28]
 80026f2:	4413      	add	r3, r2
 80026f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80026f8:	461a      	mov	r2, r3
 80026fa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80026fe:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002702:	3301      	adds	r3, #1
 8002704:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002708:	085b      	lsrs	r3, r3, #1
 800270a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800270c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800270e:	2b00      	cmp	r3, #0
 8002710:	f47f af62 	bne.w	80025d8 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4618      	mov	r0, r3
 800271a:	f004 f9a5 	bl	8006a68 <USB_ReadInterrupts>
 800271e:	4603      	mov	r3, r0
 8002720:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002724:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002728:	f040 80a4 	bne.w	8002874 <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4618      	mov	r0, r3
 8002732:	f004 f9c6 	bl	8006ac2 <USB_ReadDevAllInEpInterrupt>
 8002736:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8002738:	2300      	movs	r3, #0
 800273a:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800273c:	e096      	b.n	800286c <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800273e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002740:	f003 0301 	and.w	r3, r3, #1
 8002744:	2b00      	cmp	r3, #0
 8002746:	f000 808b 	beq.w	8002860 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002750:	b2d2      	uxtb	r2, r2
 8002752:	4611      	mov	r1, r2
 8002754:	4618      	mov	r0, r3
 8002756:	f004 f9ec 	bl	8006b32 <USB_ReadDevInEPInterrupt>
 800275a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	f003 0301 	and.w	r3, r3, #1
 8002762:	2b00      	cmp	r3, #0
 8002764:	d020      	beq.n	80027a8 <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002768:	f003 030f 	and.w	r3, r3, #15
 800276c:	2201      	movs	r2, #1
 800276e:	fa02 f303 	lsl.w	r3, r2, r3
 8002772:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002774:	69fb      	ldr	r3, [r7, #28]
 8002776:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800277a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	43db      	mvns	r3, r3
 8002780:	69f9      	ldr	r1, [r7, #28]
 8002782:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002786:	4013      	ands	r3, r2
 8002788:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800278a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800278c:	015a      	lsls	r2, r3, #5
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	4413      	add	r3, r2
 8002792:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002796:	461a      	mov	r2, r3
 8002798:	2301      	movs	r3, #1
 800279a:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800279c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	4619      	mov	r1, r3
 80027a2:	6878      	ldr	r0, [r7, #4]
 80027a4:	f00b faa7 	bl	800dcf6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	f003 0308 	and.w	r3, r3, #8
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d008      	beq.n	80027c4 <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80027b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b4:	015a      	lsls	r2, r3, #5
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	4413      	add	r3, r2
 80027ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80027be:	461a      	mov	r2, r3
 80027c0:	2308      	movs	r3, #8
 80027c2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	f003 0310 	and.w	r3, r3, #16
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d008      	beq.n	80027e0 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80027ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d0:	015a      	lsls	r2, r3, #5
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	4413      	add	r3, r2
 80027d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80027da:	461a      	mov	r2, r3
 80027dc:	2310      	movs	r3, #16
 80027de:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80027e0:	693b      	ldr	r3, [r7, #16]
 80027e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d008      	beq.n	80027fc <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80027ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ec:	015a      	lsls	r2, r3, #5
 80027ee:	69fb      	ldr	r3, [r7, #28]
 80027f0:	4413      	add	r3, r2
 80027f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80027f6:	461a      	mov	r2, r3
 80027f8:	2340      	movs	r3, #64	@ 0x40
 80027fa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	f003 0302 	and.w	r3, r3, #2
 8002802:	2b00      	cmp	r3, #0
 8002804:	d023      	beq.n	800284e <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002806:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002808:	6a38      	ldr	r0, [r7, #32]
 800280a:	f003 fa81 	bl	8005d10 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800280e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002810:	4613      	mov	r3, r2
 8002812:	00db      	lsls	r3, r3, #3
 8002814:	4413      	add	r3, r2
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	3310      	adds	r3, #16
 800281a:	687a      	ldr	r2, [r7, #4]
 800281c:	4413      	add	r3, r2
 800281e:	3304      	adds	r3, #4
 8002820:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	78db      	ldrb	r3, [r3, #3]
 8002826:	2b01      	cmp	r3, #1
 8002828:	d108      	bne.n	800283c <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	2200      	movs	r2, #0
 800282e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002832:	b2db      	uxtb	r3, r3
 8002834:	4619      	mov	r1, r3
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	f00b fb04 	bl	800de44 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800283c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800283e:	015a      	lsls	r2, r3, #5
 8002840:	69fb      	ldr	r3, [r7, #28]
 8002842:	4413      	add	r3, r2
 8002844:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002848:	461a      	mov	r2, r3
 800284a:	2302      	movs	r3, #2
 800284c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002854:	2b00      	cmp	r3, #0
 8002856:	d003      	beq.n	8002860 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002858:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800285a:	6878      	ldr	r0, [r7, #4]
 800285c:	f000 fcd6 	bl	800320c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002862:	3301      	adds	r3, #1
 8002864:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002868:	085b      	lsrs	r3, r3, #1
 800286a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800286c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800286e:	2b00      	cmp	r3, #0
 8002870:	f47f af65 	bne.w	800273e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4618      	mov	r0, r3
 800287a:	f004 f8f5 	bl	8006a68 <USB_ReadInterrupts>
 800287e:	4603      	mov	r3, r0
 8002880:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002884:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002888:	d122      	bne.n	80028d0 <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	69fa      	ldr	r2, [r7, #28]
 8002894:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002898:	f023 0301 	bic.w	r3, r3, #1
 800289c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d108      	bne.n	80028ba <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2200      	movs	r2, #0
 80028ac:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80028b0:	2100      	movs	r1, #0
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f000 fe30 	bl	8003518 <HAL_PCDEx_LPM_Callback>
 80028b8:	e002      	b.n	80028c0 <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80028ba:	6878      	ldr	r0, [r7, #4]
 80028bc:	f00b fa88 	bl	800ddd0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	695a      	ldr	r2, [r3, #20]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80028ce:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4618      	mov	r0, r3
 80028d6:	f004 f8c7 	bl	8006a68 <USB_ReadInterrupts>
 80028da:	4603      	mov	r3, r0
 80028dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80028e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80028e4:	d112      	bne.n	800290c <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80028e6:	69fb      	ldr	r3, [r7, #28]
 80028e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	f003 0301 	and.w	r3, r3, #1
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d102      	bne.n	80028fc <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f00b fa44 	bl	800dd84 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	695a      	ldr	r2, [r3, #20]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800290a:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4618      	mov	r0, r3
 8002912:	f004 f8a9 	bl	8006a68 <USB_ReadInterrupts>
 8002916:	4603      	mov	r3, r0
 8002918:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800291c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002920:	d121      	bne.n	8002966 <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	695a      	ldr	r2, [r3, #20]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8002930:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002938:	2b00      	cmp	r3, #0
 800293a:	d111      	bne.n	8002960 <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2201      	movs	r2, #1
 8002940:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800294a:	089b      	lsrs	r3, r3, #2
 800294c:	f003 020f 	and.w	r2, r3, #15
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002956:	2101      	movs	r1, #1
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	f000 fddd 	bl	8003518 <HAL_PCDEx_LPM_Callback>
 800295e:	e002      	b.n	8002966 <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002960:	6878      	ldr	r0, [r7, #4]
 8002962:	f00b fa0f 	bl	800dd84 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4618      	mov	r0, r3
 800296c:	f004 f87c 	bl	8006a68 <USB_ReadInterrupts>
 8002970:	4603      	mov	r3, r0
 8002972:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002976:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800297a:	f040 80b6 	bne.w	8002aea <HAL_PCD_IRQHandler+0x682>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	69fa      	ldr	r2, [r7, #28]
 8002988:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800298c:	f023 0301 	bic.w	r3, r3, #1
 8002990:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	2110      	movs	r1, #16
 8002998:	4618      	mov	r0, r3
 800299a:	f003 f9b9 	bl	8005d10 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800299e:	2300      	movs	r3, #0
 80029a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80029a2:	e046      	b.n	8002a32 <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80029a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029a6:	015a      	lsls	r2, r3, #5
 80029a8:	69fb      	ldr	r3, [r7, #28]
 80029aa:	4413      	add	r3, r2
 80029ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80029b0:	461a      	mov	r2, r3
 80029b2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80029b6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80029b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029ba:	015a      	lsls	r2, r3, #5
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	4413      	add	r3, r2
 80029c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80029c8:	0151      	lsls	r1, r2, #5
 80029ca:	69fa      	ldr	r2, [r7, #28]
 80029cc:	440a      	add	r2, r1
 80029ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80029d2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80029d6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80029d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029da:	015a      	lsls	r2, r3, #5
 80029dc:	69fb      	ldr	r3, [r7, #28]
 80029de:	4413      	add	r3, r2
 80029e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029e4:	461a      	mov	r2, r3
 80029e6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80029ea:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80029ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029ee:	015a      	lsls	r2, r3, #5
 80029f0:	69fb      	ldr	r3, [r7, #28]
 80029f2:	4413      	add	r3, r2
 80029f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80029fc:	0151      	lsls	r1, r2, #5
 80029fe:	69fa      	ldr	r2, [r7, #28]
 8002a00:	440a      	add	r2, r1
 8002a02:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002a06:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002a0a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002a0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a0e:	015a      	lsls	r2, r3, #5
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	4413      	add	r3, r2
 8002a14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a1c:	0151      	lsls	r1, r2, #5
 8002a1e:	69fa      	ldr	r2, [r7, #28]
 8002a20:	440a      	add	r2, r1
 8002a22:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002a26:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002a2a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a2e:	3301      	adds	r3, #1
 8002a30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	791b      	ldrb	r3, [r3, #4]
 8002a36:	461a      	mov	r2, r3
 8002a38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d3b2      	bcc.n	80029a4 <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a44:	69db      	ldr	r3, [r3, #28]
 8002a46:	69fa      	ldr	r2, [r7, #28]
 8002a48:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a4c:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002a50:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	7bdb      	ldrb	r3, [r3, #15]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d016      	beq.n	8002a88 <HAL_PCD_IRQHandler+0x620>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002a5a:	69fb      	ldr	r3, [r7, #28]
 8002a5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a64:	69fa      	ldr	r2, [r7, #28]
 8002a66:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a6a:	f043 030b 	orr.w	r3, r3, #11
 8002a6e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002a72:	69fb      	ldr	r3, [r7, #28]
 8002a74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a7a:	69fa      	ldr	r2, [r7, #28]
 8002a7c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a80:	f043 030b 	orr.w	r3, r3, #11
 8002a84:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a86:	e015      	b.n	8002ab4 <HAL_PCD_IRQHandler+0x64c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002a88:	69fb      	ldr	r3, [r7, #28]
 8002a8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a8e:	695b      	ldr	r3, [r3, #20]
 8002a90:	69fa      	ldr	r2, [r7, #28]
 8002a92:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a96:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002a9a:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002a9e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002aa0:	69fb      	ldr	r3, [r7, #28]
 8002aa2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002aa6:	691b      	ldr	r3, [r3, #16]
 8002aa8:	69fa      	ldr	r2, [r7, #28]
 8002aaa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002aae:	f043 030b 	orr.w	r3, r3, #11
 8002ab2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	69fa      	ldr	r2, [r7, #28]
 8002abe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002ac2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002ac6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	4610      	mov	r0, r2
 8002ad6:	f004 f88b 	bl	8006bf0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	695a      	ldr	r2, [r3, #20]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002ae8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4618      	mov	r0, r3
 8002af0:	f003 ffba 	bl	8006a68 <USB_ReadInterrupts>
 8002af4:	4603      	mov	r3, r0
 8002af6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002afa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002afe:	d123      	bne.n	8002b48 <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4618      	mov	r0, r3
 8002b06:	f004 f850 	bl	8006baa <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f003 f977 	bl	8005e02 <USB_GetDevSpeed>
 8002b14:	4603      	mov	r3, r0
 8002b16:	461a      	mov	r2, r3
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681c      	ldr	r4, [r3, #0]
 8002b20:	f001 fb20 	bl	8004164 <HAL_RCC_GetHCLKFreq>
 8002b24:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002b2a:	461a      	mov	r2, r3
 8002b2c:	4620      	mov	r0, r4
 8002b2e:	f002 fe9d 	bl	800586c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f00b f907 	bl	800dd46 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	695a      	ldr	r2, [r3, #20]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002b46:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f003 ff8b 	bl	8006a68 <USB_ReadInterrupts>
 8002b52:	4603      	mov	r3, r0
 8002b54:	f003 0308 	and.w	r3, r3, #8
 8002b58:	2b08      	cmp	r3, #8
 8002b5a:	d10a      	bne.n	8002b72 <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f00b f8e4 	bl	800dd2a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	695a      	ldr	r2, [r3, #20]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f002 0208 	and.w	r2, r2, #8
 8002b70:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4618      	mov	r0, r3
 8002b78:	f003 ff76 	bl	8006a68 <USB_ReadInterrupts>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b82:	2b80      	cmp	r3, #128	@ 0x80
 8002b84:	d123      	bne.n	8002bce <HAL_PCD_IRQHandler+0x766>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002b86:	6a3b      	ldr	r3, [r7, #32]
 8002b88:	699b      	ldr	r3, [r3, #24]
 8002b8a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002b8e:	6a3b      	ldr	r3, [r7, #32]
 8002b90:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002b92:	2301      	movs	r3, #1
 8002b94:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b96:	e014      	b.n	8002bc2 <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002b98:	6879      	ldr	r1, [r7, #4]
 8002b9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b9c:	4613      	mov	r3, r2
 8002b9e:	00db      	lsls	r3, r3, #3
 8002ba0:	4413      	add	r3, r2
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	440b      	add	r3, r1
 8002ba6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d105      	bne.n	8002bbc <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb2:	b2db      	uxtb	r3, r3
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	6878      	ldr	r0, [r7, #4]
 8002bb8:	f000 faf7 	bl	80031aa <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bbe:	3301      	adds	r3, #1
 8002bc0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	791b      	ldrb	r3, [r3, #4]
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d3e4      	bcc.n	8002b98 <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f003 ff48 	bl	8006a68 <USB_ReadInterrupts>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002bde:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002be2:	d13c      	bne.n	8002c5e <HAL_PCD_IRQHandler+0x7f6>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002be4:	2301      	movs	r3, #1
 8002be6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002be8:	e02b      	b.n	8002c42 <HAL_PCD_IRQHandler+0x7da>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bec:	015a      	lsls	r2, r3, #5
 8002bee:	69fb      	ldr	r3, [r7, #28]
 8002bf0:	4413      	add	r3, r2
 8002bf2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002bfa:	6879      	ldr	r1, [r7, #4]
 8002bfc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bfe:	4613      	mov	r3, r2
 8002c00:	00db      	lsls	r3, r3, #3
 8002c02:	4413      	add	r3, r2
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	440b      	add	r3, r1
 8002c08:	3318      	adds	r3, #24
 8002c0a:	781b      	ldrb	r3, [r3, #0]
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d115      	bne.n	8002c3c <HAL_PCD_IRQHandler+0x7d4>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002c10:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	da12      	bge.n	8002c3c <HAL_PCD_IRQHandler+0x7d4>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002c16:	6879      	ldr	r1, [r7, #4]
 8002c18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	00db      	lsls	r3, r3, #3
 8002c1e:	4413      	add	r3, r2
 8002c20:	009b      	lsls	r3, r3, #2
 8002c22:	440b      	add	r3, r1
 8002c24:	3317      	adds	r3, #23
 8002c26:	2201      	movs	r2, #1
 8002c28:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	4619      	mov	r1, r3
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	f000 fab7 	bl	80031aa <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c3e:	3301      	adds	r3, #1
 8002c40:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	791b      	ldrb	r3, [r3, #4]
 8002c46:	461a      	mov	r2, r3
 8002c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d3cd      	bcc.n	8002bea <HAL_PCD_IRQHandler+0x782>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	695a      	ldr	r2, [r3, #20]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002c5c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4618      	mov	r0, r3
 8002c64:	f003 ff00 	bl	8006a68 <USB_ReadInterrupts>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c6e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002c72:	d156      	bne.n	8002d22 <HAL_PCD_IRQHandler+0x8ba>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c74:	2301      	movs	r3, #1
 8002c76:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c78:	e045      	b.n	8002d06 <HAL_PCD_IRQHandler+0x89e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c7c:	015a      	lsls	r2, r3, #5
 8002c7e:	69fb      	ldr	r3, [r7, #28]
 8002c80:	4413      	add	r3, r2
 8002c82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002c8a:	6879      	ldr	r1, [r7, #4]
 8002c8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c8e:	4613      	mov	r3, r2
 8002c90:	00db      	lsls	r3, r3, #3
 8002c92:	4413      	add	r3, r2
 8002c94:	009b      	lsls	r3, r3, #2
 8002c96:	440b      	add	r3, r1
 8002c98:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002c9c:	781b      	ldrb	r3, [r3, #0]
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d12e      	bne.n	8002d00 <HAL_PCD_IRQHandler+0x898>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002ca2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	da2b      	bge.n	8002d00 <HAL_PCD_IRQHandler+0x898>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8002ca8:	69bb      	ldr	r3, [r7, #24]
 8002caa:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002cb4:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d121      	bne.n	8002d00 <HAL_PCD_IRQHandler+0x898>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002cbc:	6879      	ldr	r1, [r7, #4]
 8002cbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cc0:	4613      	mov	r3, r2
 8002cc2:	00db      	lsls	r3, r3, #3
 8002cc4:	4413      	add	r3, r2
 8002cc6:	009b      	lsls	r3, r3, #2
 8002cc8:	440b      	add	r3, r1
 8002cca:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002cce:	2201      	movs	r2, #1
 8002cd0:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002cd2:	6a3b      	ldr	r3, [r7, #32]
 8002cd4:	699b      	ldr	r3, [r3, #24]
 8002cd6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002cda:	6a3b      	ldr	r3, [r7, #32]
 8002cdc:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002cde:	6a3b      	ldr	r3, [r7, #32]
 8002ce0:	695b      	ldr	r3, [r3, #20]
 8002ce2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d10a      	bne.n	8002d00 <HAL_PCD_IRQHandler+0x898>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	69fa      	ldr	r2, [r7, #28]
 8002cf4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002cf8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002cfc:	6053      	str	r3, [r2, #4]
            break;
 8002cfe:	e008      	b.n	8002d12 <HAL_PCD_IRQHandler+0x8aa>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d02:	3301      	adds	r3, #1
 8002d04:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	791b      	ldrb	r3, [r3, #4]
 8002d0a:	461a      	mov	r2, r3
 8002d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d3b3      	bcc.n	8002c7a <HAL_PCD_IRQHandler+0x812>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	695a      	ldr	r2, [r3, #20]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002d20:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4618      	mov	r0, r3
 8002d28:	f003 fe9e 	bl	8006a68 <USB_ReadInterrupts>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002d32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d36:	d10a      	bne.n	8002d4e <HAL_PCD_IRQHandler+0x8e6>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	f00b f895 	bl	800de68 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	695a      	ldr	r2, [r3, #20]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002d4c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4618      	mov	r0, r3
 8002d54:	f003 fe88 	bl	8006a68 <USB_ReadInterrupts>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	f003 0304 	and.w	r3, r3, #4
 8002d5e:	2b04      	cmp	r3, #4
 8002d60:	d115      	bne.n	8002d8e <HAL_PCD_IRQHandler+0x926>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002d6a:	69bb      	ldr	r3, [r7, #24]
 8002d6c:	f003 0304 	and.w	r3, r3, #4
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d002      	beq.n	8002d7a <HAL_PCD_IRQHandler+0x912>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002d74:	6878      	ldr	r0, [r7, #4]
 8002d76:	f00b f885 	bl	800de84 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	6859      	ldr	r1, [r3, #4]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	69ba      	ldr	r2, [r7, #24]
 8002d86:	430a      	orrs	r2, r1
 8002d88:	605a      	str	r2, [r3, #4]
 8002d8a:	e000      	b.n	8002d8e <HAL_PCD_IRQHandler+0x926>
      return;
 8002d8c:	bf00      	nop
    }
  }
}
 8002d8e:	3734      	adds	r7, #52	@ 0x34
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd90      	pop	{r4, r7, pc}

08002d94 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b082      	sub	sp, #8
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	460b      	mov	r3, r1
 8002d9e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d101      	bne.n	8002dae <HAL_PCD_SetAddress+0x1a>
 8002daa:	2302      	movs	r3, #2
 8002dac:	e012      	b.n	8002dd4 <HAL_PCD_SetAddress+0x40>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2201      	movs	r2, #1
 8002db2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	78fa      	ldrb	r2, [r7, #3]
 8002dba:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	78fa      	ldrb	r2, [r7, #3]
 8002dc2:	4611      	mov	r1, r2
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f003 fde7 	bl	8006998 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002dd2:	2300      	movs	r3, #0
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3708      	adds	r7, #8
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}

08002ddc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b084      	sub	sp, #16
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	4608      	mov	r0, r1
 8002de6:	4611      	mov	r1, r2
 8002de8:	461a      	mov	r2, r3
 8002dea:	4603      	mov	r3, r0
 8002dec:	70fb      	strb	r3, [r7, #3]
 8002dee:	460b      	mov	r3, r1
 8002df0:	803b      	strh	r3, [r7, #0]
 8002df2:	4613      	mov	r3, r2
 8002df4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002df6:	2300      	movs	r3, #0
 8002df8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002dfa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	da0f      	bge.n	8002e22 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e02:	78fb      	ldrb	r3, [r7, #3]
 8002e04:	f003 020f 	and.w	r2, r3, #15
 8002e08:	4613      	mov	r3, r2
 8002e0a:	00db      	lsls	r3, r3, #3
 8002e0c:	4413      	add	r3, r2
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	3310      	adds	r3, #16
 8002e12:	687a      	ldr	r2, [r7, #4]
 8002e14:	4413      	add	r3, r2
 8002e16:	3304      	adds	r3, #4
 8002e18:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	705a      	strb	r2, [r3, #1]
 8002e20:	e00f      	b.n	8002e42 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002e22:	78fb      	ldrb	r3, [r7, #3]
 8002e24:	f003 020f 	and.w	r2, r3, #15
 8002e28:	4613      	mov	r3, r2
 8002e2a:	00db      	lsls	r3, r3, #3
 8002e2c:	4413      	add	r3, r2
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002e34:	687a      	ldr	r2, [r7, #4]
 8002e36:	4413      	add	r3, r2
 8002e38:	3304      	adds	r3, #4
 8002e3a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002e42:	78fb      	ldrb	r3, [r7, #3]
 8002e44:	f003 030f 	and.w	r3, r3, #15
 8002e48:	b2da      	uxtb	r2, r3
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002e4e:	883b      	ldrh	r3, [r7, #0]
 8002e50:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	78ba      	ldrb	r2, [r7, #2]
 8002e5c:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	785b      	ldrb	r3, [r3, #1]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d004      	beq.n	8002e70 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	781b      	ldrb	r3, [r3, #0]
 8002e6a:	461a      	mov	r2, r3
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002e70:	78bb      	ldrb	r3, [r7, #2]
 8002e72:	2b02      	cmp	r3, #2
 8002e74:	d102      	bne.n	8002e7c <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d101      	bne.n	8002e8a <HAL_PCD_EP_Open+0xae>
 8002e86:	2302      	movs	r3, #2
 8002e88:	e00e      	b.n	8002ea8 <HAL_PCD_EP_Open+0xcc>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	68f9      	ldr	r1, [r7, #12]
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f002 ffd1 	bl	8005e40 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002ea6:	7afb      	ldrb	r3, [r7, #11]
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3710      	adds	r7, #16
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}

08002eb0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b084      	sub	sp, #16
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
 8002eb8:	460b      	mov	r3, r1
 8002eba:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002ebc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	da0f      	bge.n	8002ee4 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002ec4:	78fb      	ldrb	r3, [r7, #3]
 8002ec6:	f003 020f 	and.w	r2, r3, #15
 8002eca:	4613      	mov	r3, r2
 8002ecc:	00db      	lsls	r3, r3, #3
 8002ece:	4413      	add	r3, r2
 8002ed0:	009b      	lsls	r3, r3, #2
 8002ed2:	3310      	adds	r3, #16
 8002ed4:	687a      	ldr	r2, [r7, #4]
 8002ed6:	4413      	add	r3, r2
 8002ed8:	3304      	adds	r3, #4
 8002eda:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	705a      	strb	r2, [r3, #1]
 8002ee2:	e00f      	b.n	8002f04 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002ee4:	78fb      	ldrb	r3, [r7, #3]
 8002ee6:	f003 020f 	and.w	r2, r3, #15
 8002eea:	4613      	mov	r3, r2
 8002eec:	00db      	lsls	r3, r3, #3
 8002eee:	4413      	add	r3, r2
 8002ef0:	009b      	lsls	r3, r3, #2
 8002ef2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002ef6:	687a      	ldr	r2, [r7, #4]
 8002ef8:	4413      	add	r3, r2
 8002efa:	3304      	adds	r3, #4
 8002efc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	2200      	movs	r2, #0
 8002f02:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002f04:	78fb      	ldrb	r3, [r7, #3]
 8002f06:	f003 030f 	and.w	r3, r3, #15
 8002f0a:	b2da      	uxtb	r2, r3
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d101      	bne.n	8002f1e <HAL_PCD_EP_Close+0x6e>
 8002f1a:	2302      	movs	r3, #2
 8002f1c:	e00e      	b.n	8002f3c <HAL_PCD_EP_Close+0x8c>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2201      	movs	r2, #1
 8002f22:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	68f9      	ldr	r1, [r7, #12]
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f003 f80f 	bl	8005f50 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002f3a:	2300      	movs	r3, #0
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3710      	adds	r7, #16
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}

08002f44 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b086      	sub	sp, #24
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	60f8      	str	r0, [r7, #12]
 8002f4c:	607a      	str	r2, [r7, #4]
 8002f4e:	603b      	str	r3, [r7, #0]
 8002f50:	460b      	mov	r3, r1
 8002f52:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f54:	7afb      	ldrb	r3, [r7, #11]
 8002f56:	f003 020f 	and.w	r2, r3, #15
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	00db      	lsls	r3, r3, #3
 8002f5e:	4413      	add	r3, r2
 8002f60:	009b      	lsls	r3, r3, #2
 8002f62:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002f66:	68fa      	ldr	r2, [r7, #12]
 8002f68:	4413      	add	r3, r2
 8002f6a:	3304      	adds	r3, #4
 8002f6c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	687a      	ldr	r2, [r7, #4]
 8002f72:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	683a      	ldr	r2, [r7, #0]
 8002f78:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	2200      	movs	r2, #0
 8002f84:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002f86:	7afb      	ldrb	r3, [r7, #11]
 8002f88:	f003 030f 	and.w	r3, r3, #15
 8002f8c:	b2da      	uxtb	r2, r3
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	6979      	ldr	r1, [r7, #20]
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f003 f8b5 	bl	8006108 <USB_EPStartXfer>

  return HAL_OK;
 8002f9e:	2300      	movs	r3, #0
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	3718      	adds	r7, #24
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}

08002fa8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
 8002fb0:	460b      	mov	r3, r1
 8002fb2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002fb4:	78fb      	ldrb	r3, [r7, #3]
 8002fb6:	f003 020f 	and.w	r2, r3, #15
 8002fba:	6879      	ldr	r1, [r7, #4]
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	00db      	lsls	r3, r3, #3
 8002fc0:	4413      	add	r3, r2
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	440b      	add	r3, r1
 8002fc6:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8002fca:	681b      	ldr	r3, [r3, #0]
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	370c      	adds	r7, #12
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd6:	4770      	bx	lr

08002fd8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b086      	sub	sp, #24
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	60f8      	str	r0, [r7, #12]
 8002fe0:	607a      	str	r2, [r7, #4]
 8002fe2:	603b      	str	r3, [r7, #0]
 8002fe4:	460b      	mov	r3, r1
 8002fe6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002fe8:	7afb      	ldrb	r3, [r7, #11]
 8002fea:	f003 020f 	and.w	r2, r3, #15
 8002fee:	4613      	mov	r3, r2
 8002ff0:	00db      	lsls	r3, r3, #3
 8002ff2:	4413      	add	r3, r2
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	3310      	adds	r3, #16
 8002ff8:	68fa      	ldr	r2, [r7, #12]
 8002ffa:	4413      	add	r3, r2
 8002ffc:	3304      	adds	r3, #4
 8002ffe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003000:	697b      	ldr	r3, [r7, #20]
 8003002:	687a      	ldr	r2, [r7, #4]
 8003004:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	683a      	ldr	r2, [r7, #0]
 800300a:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	2200      	movs	r2, #0
 8003010:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	2201      	movs	r2, #1
 8003016:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003018:	7afb      	ldrb	r3, [r7, #11]
 800301a:	f003 030f 	and.w	r3, r3, #15
 800301e:	b2da      	uxtb	r2, r3
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	6979      	ldr	r1, [r7, #20]
 800302a:	4618      	mov	r0, r3
 800302c:	f003 f86c 	bl	8006108 <USB_EPStartXfer>

  return HAL_OK;
 8003030:	2300      	movs	r3, #0
}
 8003032:	4618      	mov	r0, r3
 8003034:	3718      	adds	r7, #24
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}

0800303a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800303a:	b580      	push	{r7, lr}
 800303c:	b084      	sub	sp, #16
 800303e:	af00      	add	r7, sp, #0
 8003040:	6078      	str	r0, [r7, #4]
 8003042:	460b      	mov	r3, r1
 8003044:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003046:	78fb      	ldrb	r3, [r7, #3]
 8003048:	f003 030f 	and.w	r3, r3, #15
 800304c:	687a      	ldr	r2, [r7, #4]
 800304e:	7912      	ldrb	r2, [r2, #4]
 8003050:	4293      	cmp	r3, r2
 8003052:	d901      	bls.n	8003058 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e04e      	b.n	80030f6 <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003058:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800305c:	2b00      	cmp	r3, #0
 800305e:	da0f      	bge.n	8003080 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003060:	78fb      	ldrb	r3, [r7, #3]
 8003062:	f003 020f 	and.w	r2, r3, #15
 8003066:	4613      	mov	r3, r2
 8003068:	00db      	lsls	r3, r3, #3
 800306a:	4413      	add	r3, r2
 800306c:	009b      	lsls	r3, r3, #2
 800306e:	3310      	adds	r3, #16
 8003070:	687a      	ldr	r2, [r7, #4]
 8003072:	4413      	add	r3, r2
 8003074:	3304      	adds	r3, #4
 8003076:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2201      	movs	r2, #1
 800307c:	705a      	strb	r2, [r3, #1]
 800307e:	e00d      	b.n	800309c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003080:	78fa      	ldrb	r2, [r7, #3]
 8003082:	4613      	mov	r3, r2
 8003084:	00db      	lsls	r3, r3, #3
 8003086:	4413      	add	r3, r2
 8003088:	009b      	lsls	r3, r3, #2
 800308a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800308e:	687a      	ldr	r2, [r7, #4]
 8003090:	4413      	add	r3, r2
 8003092:	3304      	adds	r3, #4
 8003094:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2200      	movs	r2, #0
 800309a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2201      	movs	r2, #1
 80030a0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80030a2:	78fb      	ldrb	r3, [r7, #3]
 80030a4:	f003 030f 	and.w	r3, r3, #15
 80030a8:	b2da      	uxtb	r2, r3
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d101      	bne.n	80030bc <HAL_PCD_EP_SetStall+0x82>
 80030b8:	2302      	movs	r3, #2
 80030ba:	e01c      	b.n	80030f6 <HAL_PCD_EP_SetStall+0xbc>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2201      	movs	r2, #1
 80030c0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	68f9      	ldr	r1, [r7, #12]
 80030ca:	4618      	mov	r0, r3
 80030cc:	f003 fb90 	bl	80067f0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80030d0:	78fb      	ldrb	r3, [r7, #3]
 80030d2:	f003 030f 	and.w	r3, r3, #15
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d108      	bne.n	80030ec <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80030e4:	4619      	mov	r1, r3
 80030e6:	4610      	mov	r0, r2
 80030e8:	f003 fd82 	bl	8006bf0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80030f4:	2300      	movs	r3, #0
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	3710      	adds	r7, #16
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}

080030fe <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80030fe:	b580      	push	{r7, lr}
 8003100:	b084      	sub	sp, #16
 8003102:	af00      	add	r7, sp, #0
 8003104:	6078      	str	r0, [r7, #4]
 8003106:	460b      	mov	r3, r1
 8003108:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800310a:	78fb      	ldrb	r3, [r7, #3]
 800310c:	f003 030f 	and.w	r3, r3, #15
 8003110:	687a      	ldr	r2, [r7, #4]
 8003112:	7912      	ldrb	r2, [r2, #4]
 8003114:	4293      	cmp	r3, r2
 8003116:	d901      	bls.n	800311c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	e042      	b.n	80031a2 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800311c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003120:	2b00      	cmp	r3, #0
 8003122:	da0f      	bge.n	8003144 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003124:	78fb      	ldrb	r3, [r7, #3]
 8003126:	f003 020f 	and.w	r2, r3, #15
 800312a:	4613      	mov	r3, r2
 800312c:	00db      	lsls	r3, r3, #3
 800312e:	4413      	add	r3, r2
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	3310      	adds	r3, #16
 8003134:	687a      	ldr	r2, [r7, #4]
 8003136:	4413      	add	r3, r2
 8003138:	3304      	adds	r3, #4
 800313a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2201      	movs	r2, #1
 8003140:	705a      	strb	r2, [r3, #1]
 8003142:	e00f      	b.n	8003164 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003144:	78fb      	ldrb	r3, [r7, #3]
 8003146:	f003 020f 	and.w	r2, r3, #15
 800314a:	4613      	mov	r3, r2
 800314c:	00db      	lsls	r3, r3, #3
 800314e:	4413      	add	r3, r2
 8003150:	009b      	lsls	r3, r3, #2
 8003152:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	4413      	add	r3, r2
 800315a:	3304      	adds	r3, #4
 800315c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2200      	movs	r2, #0
 8003162:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2200      	movs	r2, #0
 8003168:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800316a:	78fb      	ldrb	r3, [r7, #3]
 800316c:	f003 030f 	and.w	r3, r3, #15
 8003170:	b2da      	uxtb	r2, r3
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800317c:	2b01      	cmp	r3, #1
 800317e:	d101      	bne.n	8003184 <HAL_PCD_EP_ClrStall+0x86>
 8003180:	2302      	movs	r3, #2
 8003182:	e00e      	b.n	80031a2 <HAL_PCD_EP_ClrStall+0xa4>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2201      	movs	r2, #1
 8003188:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	68f9      	ldr	r1, [r7, #12]
 8003192:	4618      	mov	r0, r3
 8003194:	f003 fb9a 	bl	80068cc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2200      	movs	r2, #0
 800319c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80031a0:	2300      	movs	r3, #0
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3710      	adds	r7, #16
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}

080031aa <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80031aa:	b580      	push	{r7, lr}
 80031ac:	b084      	sub	sp, #16
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	6078      	str	r0, [r7, #4]
 80031b2:	460b      	mov	r3, r1
 80031b4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80031b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	da0c      	bge.n	80031d8 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80031be:	78fb      	ldrb	r3, [r7, #3]
 80031c0:	f003 020f 	and.w	r2, r3, #15
 80031c4:	4613      	mov	r3, r2
 80031c6:	00db      	lsls	r3, r3, #3
 80031c8:	4413      	add	r3, r2
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	3310      	adds	r3, #16
 80031ce:	687a      	ldr	r2, [r7, #4]
 80031d0:	4413      	add	r3, r2
 80031d2:	3304      	adds	r3, #4
 80031d4:	60fb      	str	r3, [r7, #12]
 80031d6:	e00c      	b.n	80031f2 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80031d8:	78fb      	ldrb	r3, [r7, #3]
 80031da:	f003 020f 	and.w	r2, r3, #15
 80031de:	4613      	mov	r3, r2
 80031e0:	00db      	lsls	r3, r3, #3
 80031e2:	4413      	add	r3, r2
 80031e4:	009b      	lsls	r3, r3, #2
 80031e6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	4413      	add	r3, r2
 80031ee:	3304      	adds	r3, #4
 80031f0:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	68f9      	ldr	r1, [r7, #12]
 80031f8:	4618      	mov	r0, r3
 80031fa:	f003 f9bd 	bl	8006578 <USB_EPStopXfer>
 80031fe:	4603      	mov	r3, r0
 8003200:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003202:	7afb      	ldrb	r3, [r7, #11]
}
 8003204:	4618      	mov	r0, r3
 8003206:	3710      	adds	r7, #16
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}

0800320c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b088      	sub	sp, #32
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
 8003214:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003220:	683a      	ldr	r2, [r7, #0]
 8003222:	4613      	mov	r3, r2
 8003224:	00db      	lsls	r3, r3, #3
 8003226:	4413      	add	r3, r2
 8003228:	009b      	lsls	r3, r3, #2
 800322a:	3310      	adds	r3, #16
 800322c:	687a      	ldr	r2, [r7, #4]
 800322e:	4413      	add	r3, r2
 8003230:	3304      	adds	r3, #4
 8003232:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	695a      	ldr	r2, [r3, #20]
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	691b      	ldr	r3, [r3, #16]
 800323c:	429a      	cmp	r2, r3
 800323e:	d901      	bls.n	8003244 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003240:	2301      	movs	r3, #1
 8003242:	e067      	b.n	8003314 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	691a      	ldr	r2, [r3, #16]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	695b      	ldr	r3, [r3, #20]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	689b      	ldr	r3, [r3, #8]
 8003254:	69fa      	ldr	r2, [r7, #28]
 8003256:	429a      	cmp	r2, r3
 8003258:	d902      	bls.n	8003260 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003260:	69fb      	ldr	r3, [r7, #28]
 8003262:	3303      	adds	r3, #3
 8003264:	089b      	lsrs	r3, r3, #2
 8003266:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003268:	e026      	b.n	80032b8 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	691a      	ldr	r2, [r3, #16]
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	695b      	ldr	r3, [r3, #20]
 8003272:	1ad3      	subs	r3, r2, r3
 8003274:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	69fa      	ldr	r2, [r7, #28]
 800327c:	429a      	cmp	r2, r3
 800327e:	d902      	bls.n	8003286 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003286:	69fb      	ldr	r3, [r7, #28]
 8003288:	3303      	adds	r3, #3
 800328a:	089b      	lsrs	r3, r3, #2
 800328c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	68d9      	ldr	r1, [r3, #12]
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	b2da      	uxtb	r2, r3
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	b29b      	uxth	r3, r3
 800329a:	6978      	ldr	r0, [r7, #20]
 800329c:	f003 fa16 	bl	80066cc <USB_WritePacket>

    ep->xfer_buff  += len;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	68da      	ldr	r2, [r3, #12]
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	441a      	add	r2, r3
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	695a      	ldr	r2, [r3, #20]
 80032b0:	69fb      	ldr	r3, [r7, #28]
 80032b2:	441a      	add	r2, r3
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	015a      	lsls	r2, r3, #5
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	4413      	add	r3, r2
 80032c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80032c4:	699b      	ldr	r3, [r3, #24]
 80032c6:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80032c8:	69ba      	ldr	r2, [r7, #24]
 80032ca:	429a      	cmp	r2, r3
 80032cc:	d809      	bhi.n	80032e2 <PCD_WriteEmptyTxFifo+0xd6>
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	695a      	ldr	r2, [r3, #20]
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80032d6:	429a      	cmp	r2, r3
 80032d8:	d203      	bcs.n	80032e2 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	691b      	ldr	r3, [r3, #16]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d1c3      	bne.n	800326a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	691a      	ldr	r2, [r3, #16]
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	695b      	ldr	r3, [r3, #20]
 80032ea:	429a      	cmp	r2, r3
 80032ec:	d811      	bhi.n	8003312 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	f003 030f 	and.w	r3, r3, #15
 80032f4:	2201      	movs	r2, #1
 80032f6:	fa02 f303 	lsl.w	r3, r2, r3
 80032fa:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003302:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	43db      	mvns	r3, r3
 8003308:	6939      	ldr	r1, [r7, #16]
 800330a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800330e:	4013      	ands	r3, r2
 8003310:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8003312:	2300      	movs	r3, #0
}
 8003314:	4618      	mov	r0, r3
 8003316:	3720      	adds	r7, #32
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}

0800331c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b086      	sub	sp, #24
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	333c      	adds	r3, #60	@ 0x3c
 8003334:	3304      	adds	r3, #4
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	015a      	lsls	r2, r3, #5
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	4413      	add	r3, r2
 8003342:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	4a19      	ldr	r2, [pc, #100]	@ (80033b4 <PCD_EP_OutXfrComplete_int+0x98>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d124      	bne.n	800339c <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003358:	2b00      	cmp	r3, #0
 800335a:	d00a      	beq.n	8003372 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	015a      	lsls	r2, r3, #5
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	4413      	add	r3, r2
 8003364:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003368:	461a      	mov	r2, r3
 800336a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800336e:	6093      	str	r3, [r2, #8]
 8003370:	e01a      	b.n	80033a8 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	f003 0320 	and.w	r3, r3, #32
 8003378:	2b00      	cmp	r3, #0
 800337a:	d008      	beq.n	800338e <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	015a      	lsls	r2, r3, #5
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	4413      	add	r3, r2
 8003384:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003388:	461a      	mov	r2, r3
 800338a:	2320      	movs	r3, #32
 800338c:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	b2db      	uxtb	r3, r3
 8003392:	4619      	mov	r1, r3
 8003394:	6878      	ldr	r0, [r7, #4]
 8003396:	f00a fc93 	bl	800dcc0 <HAL_PCD_DataOutStageCallback>
 800339a:	e005      	b.n	80033a8 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	b2db      	uxtb	r3, r3
 80033a0:	4619      	mov	r1, r3
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f00a fc8c 	bl	800dcc0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80033a8:	2300      	movs	r3, #0
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	3718      	adds	r7, #24
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}
 80033b2:	bf00      	nop
 80033b4:	4f54310a 	.word	0x4f54310a

080033b8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b086      	sub	sp, #24
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	333c      	adds	r3, #60	@ 0x3c
 80033d0:	3304      	adds	r3, #4
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	015a      	lsls	r2, r3, #5
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	4413      	add	r3, r2
 80033de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	4a0c      	ldr	r2, [pc, #48]	@ (800341c <PCD_EP_OutSetupPacket_int+0x64>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d90e      	bls.n	800340c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d009      	beq.n	800340c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	015a      	lsls	r2, r3, #5
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	4413      	add	r3, r2
 8003400:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003404:	461a      	mov	r2, r3
 8003406:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800340a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	f00a fc45 	bl	800dc9c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 8003412:	2300      	movs	r3, #0
}
 8003414:	4618      	mov	r0, r3
 8003416:	3718      	adds	r7, #24
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}
 800341c:	4f54300a 	.word	0x4f54300a

08003420 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003420:	b480      	push	{r7}
 8003422:	b085      	sub	sp, #20
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
 8003428:	460b      	mov	r3, r1
 800342a:	70fb      	strb	r3, [r7, #3]
 800342c:	4613      	mov	r3, r2
 800342e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003436:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003438:	78fb      	ldrb	r3, [r7, #3]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d107      	bne.n	800344e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800343e:	883b      	ldrh	r3, [r7, #0]
 8003440:	0419      	lsls	r1, r3, #16
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	68ba      	ldr	r2, [r7, #8]
 8003448:	430a      	orrs	r2, r1
 800344a:	629a      	str	r2, [r3, #40]	@ 0x28
 800344c:	e028      	b.n	80034a0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003454:	0c1b      	lsrs	r3, r3, #16
 8003456:	68ba      	ldr	r2, [r7, #8]
 8003458:	4413      	add	r3, r2
 800345a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800345c:	2300      	movs	r3, #0
 800345e:	73fb      	strb	r3, [r7, #15]
 8003460:	e00d      	b.n	800347e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681a      	ldr	r2, [r3, #0]
 8003466:	7bfb      	ldrb	r3, [r7, #15]
 8003468:	3340      	adds	r3, #64	@ 0x40
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	4413      	add	r3, r2
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	0c1b      	lsrs	r3, r3, #16
 8003472:	68ba      	ldr	r2, [r7, #8]
 8003474:	4413      	add	r3, r2
 8003476:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003478:	7bfb      	ldrb	r3, [r7, #15]
 800347a:	3301      	adds	r3, #1
 800347c:	73fb      	strb	r3, [r7, #15]
 800347e:	7bfa      	ldrb	r2, [r7, #15]
 8003480:	78fb      	ldrb	r3, [r7, #3]
 8003482:	3b01      	subs	r3, #1
 8003484:	429a      	cmp	r2, r3
 8003486:	d3ec      	bcc.n	8003462 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003488:	883b      	ldrh	r3, [r7, #0]
 800348a:	0418      	lsls	r0, r3, #16
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6819      	ldr	r1, [r3, #0]
 8003490:	78fb      	ldrb	r3, [r7, #3]
 8003492:	3b01      	subs	r3, #1
 8003494:	68ba      	ldr	r2, [r7, #8]
 8003496:	4302      	orrs	r2, r0
 8003498:	3340      	adds	r3, #64	@ 0x40
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	440b      	add	r3, r1
 800349e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3714      	adds	r7, #20
 80034a6:	46bd      	mov	sp, r7
 80034a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ac:	4770      	bx	lr

080034ae <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80034ae:	b480      	push	{r7}
 80034b0:	b083      	sub	sp, #12
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	6078      	str	r0, [r7, #4]
 80034b6:	460b      	mov	r3, r1
 80034b8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	887a      	ldrh	r2, [r7, #2]
 80034c0:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80034c2:	2300      	movs	r3, #0
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	370c      	adds	r7, #12
 80034c8:	46bd      	mov	sp, r7
 80034ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ce:	4770      	bx	lr

080034d0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b085      	sub	sp, #20
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2201      	movs	r2, #1
 80034e2:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2200      	movs	r2, #0
 80034ea:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	699b      	ldr	r3, [r3, #24]
 80034f2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003502:	f043 0303 	orr.w	r3, r3, #3
 8003506:	68fa      	ldr	r2, [r7, #12]
 8003508:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800350a:	2300      	movs	r3, #0
}
 800350c:	4618      	mov	r0, r3
 800350e:	3714      	adds	r7, #20
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr

08003518 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003518:	b480      	push	{r7}
 800351a:	b083      	sub	sp, #12
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
 8003520:	460b      	mov	r3, r1
 8003522:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003524:	bf00      	nop
 8003526:	370c      	adds	r7, #12
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr

08003530 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003530:	b480      	push	{r7}
 8003532:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003534:	4b04      	ldr	r3, [pc, #16]	@ (8003548 <HAL_PWREx_GetVoltageRange+0x18>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800353c:	4618      	mov	r0, r3
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr
 8003546:	bf00      	nop
 8003548:	40007000 	.word	0x40007000

0800354c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800354c:	b480      	push	{r7}
 800354e:	b085      	sub	sp, #20
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800355a:	d130      	bne.n	80035be <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800355c:	4b23      	ldr	r3, [pc, #140]	@ (80035ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003564:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003568:	d038      	beq.n	80035dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800356a:	4b20      	ldr	r3, [pc, #128]	@ (80035ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003572:	4a1e      	ldr	r2, [pc, #120]	@ (80035ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003574:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003578:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800357a:	4b1d      	ldr	r3, [pc, #116]	@ (80035f0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	2232      	movs	r2, #50	@ 0x32
 8003580:	fb02 f303 	mul.w	r3, r2, r3
 8003584:	4a1b      	ldr	r2, [pc, #108]	@ (80035f4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003586:	fba2 2303 	umull	r2, r3, r2, r3
 800358a:	0c9b      	lsrs	r3, r3, #18
 800358c:	3301      	adds	r3, #1
 800358e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003590:	e002      	b.n	8003598 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	3b01      	subs	r3, #1
 8003596:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003598:	4b14      	ldr	r3, [pc, #80]	@ (80035ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800359a:	695b      	ldr	r3, [r3, #20]
 800359c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035a4:	d102      	bne.n	80035ac <HAL_PWREx_ControlVoltageScaling+0x60>
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d1f2      	bne.n	8003592 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80035ac:	4b0f      	ldr	r3, [pc, #60]	@ (80035ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035ae:	695b      	ldr	r3, [r3, #20]
 80035b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035b8:	d110      	bne.n	80035dc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80035ba:	2303      	movs	r3, #3
 80035bc:	e00f      	b.n	80035de <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80035be:	4b0b      	ldr	r3, [pc, #44]	@ (80035ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80035c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035ca:	d007      	beq.n	80035dc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80035cc:	4b07      	ldr	r3, [pc, #28]	@ (80035ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80035d4:	4a05      	ldr	r2, [pc, #20]	@ (80035ec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80035da:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80035dc:	2300      	movs	r3, #0
}
 80035de:	4618      	mov	r0, r3
 80035e0:	3714      	adds	r7, #20
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr
 80035ea:	bf00      	nop
 80035ec:	40007000 	.word	0x40007000
 80035f0:	20000098 	.word	0x20000098
 80035f4:	431bde83 	.word	0x431bde83

080035f8 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80035f8:	b480      	push	{r7}
 80035fa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80035fc:	4b05      	ldr	r3, [pc, #20]	@ (8003614 <HAL_PWREx_EnableVddUSB+0x1c>)
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	4a04      	ldr	r2, [pc, #16]	@ (8003614 <HAL_PWREx_EnableVddUSB+0x1c>)
 8003602:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003606:	6053      	str	r3, [r2, #4]
}
 8003608:	bf00      	nop
 800360a:	46bd      	mov	sp, r7
 800360c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003610:	4770      	bx	lr
 8003612:	bf00      	nop
 8003614:	40007000 	.word	0x40007000

08003618 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b088      	sub	sp, #32
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d102      	bne.n	800362c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	f000 bc08 	b.w	8003e3c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800362c:	4b96      	ldr	r3, [pc, #600]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 800362e:	689b      	ldr	r3, [r3, #8]
 8003630:	f003 030c 	and.w	r3, r3, #12
 8003634:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003636:	4b94      	ldr	r3, [pc, #592]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 8003638:	68db      	ldr	r3, [r3, #12]
 800363a:	f003 0303 	and.w	r3, r3, #3
 800363e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 0310 	and.w	r3, r3, #16
 8003648:	2b00      	cmp	r3, #0
 800364a:	f000 80e4 	beq.w	8003816 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800364e:	69bb      	ldr	r3, [r7, #24]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d007      	beq.n	8003664 <HAL_RCC_OscConfig+0x4c>
 8003654:	69bb      	ldr	r3, [r7, #24]
 8003656:	2b0c      	cmp	r3, #12
 8003658:	f040 808b 	bne.w	8003772 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	2b01      	cmp	r3, #1
 8003660:	f040 8087 	bne.w	8003772 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003664:	4b88      	ldr	r3, [pc, #544]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0302 	and.w	r3, r3, #2
 800366c:	2b00      	cmp	r3, #0
 800366e:	d005      	beq.n	800367c <HAL_RCC_OscConfig+0x64>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	699b      	ldr	r3, [r3, #24]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d101      	bne.n	800367c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e3df      	b.n	8003e3c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6a1a      	ldr	r2, [r3, #32]
 8003680:	4b81      	ldr	r3, [pc, #516]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0308 	and.w	r3, r3, #8
 8003688:	2b00      	cmp	r3, #0
 800368a:	d004      	beq.n	8003696 <HAL_RCC_OscConfig+0x7e>
 800368c:	4b7e      	ldr	r3, [pc, #504]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003694:	e005      	b.n	80036a2 <HAL_RCC_OscConfig+0x8a>
 8003696:	4b7c      	ldr	r3, [pc, #496]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 8003698:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800369c:	091b      	lsrs	r3, r3, #4
 800369e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d223      	bcs.n	80036ee <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6a1b      	ldr	r3, [r3, #32]
 80036aa:	4618      	mov	r0, r3
 80036ac:	f000 fdae 	bl	800420c <RCC_SetFlashLatencyFromMSIRange>
 80036b0:	4603      	mov	r3, r0
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d001      	beq.n	80036ba <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e3c0      	b.n	8003e3c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036ba:	4b73      	ldr	r3, [pc, #460]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a72      	ldr	r2, [pc, #456]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 80036c0:	f043 0308 	orr.w	r3, r3, #8
 80036c4:	6013      	str	r3, [r2, #0]
 80036c6:	4b70      	ldr	r3, [pc, #448]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6a1b      	ldr	r3, [r3, #32]
 80036d2:	496d      	ldr	r1, [pc, #436]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 80036d4:	4313      	orrs	r3, r2
 80036d6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80036d8:	4b6b      	ldr	r3, [pc, #428]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	69db      	ldr	r3, [r3, #28]
 80036e4:	021b      	lsls	r3, r3, #8
 80036e6:	4968      	ldr	r1, [pc, #416]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 80036e8:	4313      	orrs	r3, r2
 80036ea:	604b      	str	r3, [r1, #4]
 80036ec:	e025      	b.n	800373a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036ee:	4b66      	ldr	r3, [pc, #408]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a65      	ldr	r2, [pc, #404]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 80036f4:	f043 0308 	orr.w	r3, r3, #8
 80036f8:	6013      	str	r3, [r2, #0]
 80036fa:	4b63      	ldr	r3, [pc, #396]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6a1b      	ldr	r3, [r3, #32]
 8003706:	4960      	ldr	r1, [pc, #384]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 8003708:	4313      	orrs	r3, r2
 800370a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800370c:	4b5e      	ldr	r3, [pc, #376]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	69db      	ldr	r3, [r3, #28]
 8003718:	021b      	lsls	r3, r3, #8
 800371a:	495b      	ldr	r1, [pc, #364]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 800371c:	4313      	orrs	r3, r2
 800371e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003720:	69bb      	ldr	r3, [r7, #24]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d109      	bne.n	800373a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6a1b      	ldr	r3, [r3, #32]
 800372a:	4618      	mov	r0, r3
 800372c:	f000 fd6e 	bl	800420c <RCC_SetFlashLatencyFromMSIRange>
 8003730:	4603      	mov	r3, r0
 8003732:	2b00      	cmp	r3, #0
 8003734:	d001      	beq.n	800373a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e380      	b.n	8003e3c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800373a:	f000 fc87 	bl	800404c <HAL_RCC_GetSysClockFreq>
 800373e:	4602      	mov	r2, r0
 8003740:	4b51      	ldr	r3, [pc, #324]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	091b      	lsrs	r3, r3, #4
 8003746:	f003 030f 	and.w	r3, r3, #15
 800374a:	4950      	ldr	r1, [pc, #320]	@ (800388c <HAL_RCC_OscConfig+0x274>)
 800374c:	5ccb      	ldrb	r3, [r1, r3]
 800374e:	f003 031f 	and.w	r3, r3, #31
 8003752:	fa22 f303 	lsr.w	r3, r2, r3
 8003756:	4a4e      	ldr	r2, [pc, #312]	@ (8003890 <HAL_RCC_OscConfig+0x278>)
 8003758:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800375a:	4b4e      	ldr	r3, [pc, #312]	@ (8003894 <HAL_RCC_OscConfig+0x27c>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4618      	mov	r0, r3
 8003760:	f00a f820 	bl	800d7a4 <HAL_InitTick>
 8003764:	4603      	mov	r3, r0
 8003766:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003768:	7bfb      	ldrb	r3, [r7, #15]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d052      	beq.n	8003814 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800376e:	7bfb      	ldrb	r3, [r7, #15]
 8003770:	e364      	b.n	8003e3c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	699b      	ldr	r3, [r3, #24]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d032      	beq.n	80037e0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800377a:	4b43      	ldr	r3, [pc, #268]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a42      	ldr	r2, [pc, #264]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 8003780:	f043 0301 	orr.w	r3, r3, #1
 8003784:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003786:	f7fc fdb7 	bl	80002f8 <HAL_GetTick>
 800378a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800378c:	e008      	b.n	80037a0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800378e:	f7fc fdb3 	bl	80002f8 <HAL_GetTick>
 8003792:	4602      	mov	r2, r0
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	1ad3      	subs	r3, r2, r3
 8003798:	2b02      	cmp	r3, #2
 800379a:	d901      	bls.n	80037a0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800379c:	2303      	movs	r3, #3
 800379e:	e34d      	b.n	8003e3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80037a0:	4b39      	ldr	r3, [pc, #228]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 0302 	and.w	r3, r3, #2
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d0f0      	beq.n	800378e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80037ac:	4b36      	ldr	r3, [pc, #216]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a35      	ldr	r2, [pc, #212]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 80037b2:	f043 0308 	orr.w	r3, r3, #8
 80037b6:	6013      	str	r3, [r2, #0]
 80037b8:	4b33      	ldr	r3, [pc, #204]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6a1b      	ldr	r3, [r3, #32]
 80037c4:	4930      	ldr	r1, [pc, #192]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 80037c6:	4313      	orrs	r3, r2
 80037c8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80037ca:	4b2f      	ldr	r3, [pc, #188]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	69db      	ldr	r3, [r3, #28]
 80037d6:	021b      	lsls	r3, r3, #8
 80037d8:	492b      	ldr	r1, [pc, #172]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 80037da:	4313      	orrs	r3, r2
 80037dc:	604b      	str	r3, [r1, #4]
 80037de:	e01a      	b.n	8003816 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80037e0:	4b29      	ldr	r3, [pc, #164]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a28      	ldr	r2, [pc, #160]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 80037e6:	f023 0301 	bic.w	r3, r3, #1
 80037ea:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80037ec:	f7fc fd84 	bl	80002f8 <HAL_GetTick>
 80037f0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80037f2:	e008      	b.n	8003806 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80037f4:	f7fc fd80 	bl	80002f8 <HAL_GetTick>
 80037f8:	4602      	mov	r2, r0
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	1ad3      	subs	r3, r2, r3
 80037fe:	2b02      	cmp	r3, #2
 8003800:	d901      	bls.n	8003806 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003802:	2303      	movs	r3, #3
 8003804:	e31a      	b.n	8003e3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003806:	4b20      	ldr	r3, [pc, #128]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 0302 	and.w	r3, r3, #2
 800380e:	2b00      	cmp	r3, #0
 8003810:	d1f0      	bne.n	80037f4 <HAL_RCC_OscConfig+0x1dc>
 8003812:	e000      	b.n	8003816 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003814:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 0301 	and.w	r3, r3, #1
 800381e:	2b00      	cmp	r3, #0
 8003820:	d073      	beq.n	800390a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003822:	69bb      	ldr	r3, [r7, #24]
 8003824:	2b08      	cmp	r3, #8
 8003826:	d005      	beq.n	8003834 <HAL_RCC_OscConfig+0x21c>
 8003828:	69bb      	ldr	r3, [r7, #24]
 800382a:	2b0c      	cmp	r3, #12
 800382c:	d10e      	bne.n	800384c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	2b03      	cmp	r3, #3
 8003832:	d10b      	bne.n	800384c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003834:	4b14      	ldr	r3, [pc, #80]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800383c:	2b00      	cmp	r3, #0
 800383e:	d063      	beq.n	8003908 <HAL_RCC_OscConfig+0x2f0>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d15f      	bne.n	8003908 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	e2f7      	b.n	8003e3c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003854:	d106      	bne.n	8003864 <HAL_RCC_OscConfig+0x24c>
 8003856:	4b0c      	ldr	r3, [pc, #48]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a0b      	ldr	r2, [pc, #44]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 800385c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003860:	6013      	str	r3, [r2, #0]
 8003862:	e025      	b.n	80038b0 <HAL_RCC_OscConfig+0x298>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800386c:	d114      	bne.n	8003898 <HAL_RCC_OscConfig+0x280>
 800386e:	4b06      	ldr	r3, [pc, #24]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a05      	ldr	r2, [pc, #20]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 8003874:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003878:	6013      	str	r3, [r2, #0]
 800387a:	4b03      	ldr	r3, [pc, #12]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a02      	ldr	r2, [pc, #8]	@ (8003888 <HAL_RCC_OscConfig+0x270>)
 8003880:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003884:	6013      	str	r3, [r2, #0]
 8003886:	e013      	b.n	80038b0 <HAL_RCC_OscConfig+0x298>
 8003888:	40021000 	.word	0x40021000
 800388c:	0800f66c 	.word	0x0800f66c
 8003890:	20000098 	.word	0x20000098
 8003894:	20000000 	.word	0x20000000
 8003898:	4ba0      	ldr	r3, [pc, #640]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a9f      	ldr	r2, [pc, #636]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 800389e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038a2:	6013      	str	r3, [r2, #0]
 80038a4:	4b9d      	ldr	r3, [pc, #628]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a9c      	ldr	r2, [pc, #624]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 80038aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d013      	beq.n	80038e0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038b8:	f7fc fd1e 	bl	80002f8 <HAL_GetTick>
 80038bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038be:	e008      	b.n	80038d2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038c0:	f7fc fd1a 	bl	80002f8 <HAL_GetTick>
 80038c4:	4602      	mov	r2, r0
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	1ad3      	subs	r3, r2, r3
 80038ca:	2b64      	cmp	r3, #100	@ 0x64
 80038cc:	d901      	bls.n	80038d2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80038ce:	2303      	movs	r3, #3
 80038d0:	e2b4      	b.n	8003e3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038d2:	4b92      	ldr	r3, [pc, #584]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d0f0      	beq.n	80038c0 <HAL_RCC_OscConfig+0x2a8>
 80038de:	e014      	b.n	800390a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038e0:	f7fc fd0a 	bl	80002f8 <HAL_GetTick>
 80038e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80038e6:	e008      	b.n	80038fa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038e8:	f7fc fd06 	bl	80002f8 <HAL_GetTick>
 80038ec:	4602      	mov	r2, r0
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	2b64      	cmp	r3, #100	@ 0x64
 80038f4:	d901      	bls.n	80038fa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80038f6:	2303      	movs	r3, #3
 80038f8:	e2a0      	b.n	8003e3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80038fa:	4b88      	ldr	r3, [pc, #544]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003902:	2b00      	cmp	r3, #0
 8003904:	d1f0      	bne.n	80038e8 <HAL_RCC_OscConfig+0x2d0>
 8003906:	e000      	b.n	800390a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003908:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f003 0302 	and.w	r3, r3, #2
 8003912:	2b00      	cmp	r3, #0
 8003914:	d060      	beq.n	80039d8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003916:	69bb      	ldr	r3, [r7, #24]
 8003918:	2b04      	cmp	r3, #4
 800391a:	d005      	beq.n	8003928 <HAL_RCC_OscConfig+0x310>
 800391c:	69bb      	ldr	r3, [r7, #24]
 800391e:	2b0c      	cmp	r3, #12
 8003920:	d119      	bne.n	8003956 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003922:	697b      	ldr	r3, [r7, #20]
 8003924:	2b02      	cmp	r3, #2
 8003926:	d116      	bne.n	8003956 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003928:	4b7c      	ldr	r3, [pc, #496]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003930:	2b00      	cmp	r3, #0
 8003932:	d005      	beq.n	8003940 <HAL_RCC_OscConfig+0x328>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	68db      	ldr	r3, [r3, #12]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d101      	bne.n	8003940 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	e27d      	b.n	8003e3c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003940:	4b76      	ldr	r3, [pc, #472]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	691b      	ldr	r3, [r3, #16]
 800394c:	061b      	lsls	r3, r3, #24
 800394e:	4973      	ldr	r1, [pc, #460]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 8003950:	4313      	orrs	r3, r2
 8003952:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003954:	e040      	b.n	80039d8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	68db      	ldr	r3, [r3, #12]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d023      	beq.n	80039a6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800395e:	4b6f      	ldr	r3, [pc, #444]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4a6e      	ldr	r2, [pc, #440]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 8003964:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003968:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800396a:	f7fc fcc5 	bl	80002f8 <HAL_GetTick>
 800396e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003970:	e008      	b.n	8003984 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003972:	f7fc fcc1 	bl	80002f8 <HAL_GetTick>
 8003976:	4602      	mov	r2, r0
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	1ad3      	subs	r3, r2, r3
 800397c:	2b02      	cmp	r3, #2
 800397e:	d901      	bls.n	8003984 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003980:	2303      	movs	r3, #3
 8003982:	e25b      	b.n	8003e3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003984:	4b65      	ldr	r3, [pc, #404]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800398c:	2b00      	cmp	r3, #0
 800398e:	d0f0      	beq.n	8003972 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003990:	4b62      	ldr	r3, [pc, #392]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	691b      	ldr	r3, [r3, #16]
 800399c:	061b      	lsls	r3, r3, #24
 800399e:	495f      	ldr	r1, [pc, #380]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 80039a0:	4313      	orrs	r3, r2
 80039a2:	604b      	str	r3, [r1, #4]
 80039a4:	e018      	b.n	80039d8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039a6:	4b5d      	ldr	r3, [pc, #372]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a5c      	ldr	r2, [pc, #368]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 80039ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039b2:	f7fc fca1 	bl	80002f8 <HAL_GetTick>
 80039b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80039b8:	e008      	b.n	80039cc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039ba:	f7fc fc9d 	bl	80002f8 <HAL_GetTick>
 80039be:	4602      	mov	r2, r0
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	1ad3      	subs	r3, r2, r3
 80039c4:	2b02      	cmp	r3, #2
 80039c6:	d901      	bls.n	80039cc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80039c8:	2303      	movs	r3, #3
 80039ca:	e237      	b.n	8003e3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80039cc:	4b53      	ldr	r3, [pc, #332]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d1f0      	bne.n	80039ba <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f003 0308 	and.w	r3, r3, #8
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d03c      	beq.n	8003a5e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	695b      	ldr	r3, [r3, #20]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d01c      	beq.n	8003a26 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039ec:	4b4b      	ldr	r3, [pc, #300]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 80039ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039f2:	4a4a      	ldr	r2, [pc, #296]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 80039f4:	f043 0301 	orr.w	r3, r3, #1
 80039f8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039fc:	f7fc fc7c 	bl	80002f8 <HAL_GetTick>
 8003a00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a02:	e008      	b.n	8003a16 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a04:	f7fc fc78 	bl	80002f8 <HAL_GetTick>
 8003a08:	4602      	mov	r2, r0
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	1ad3      	subs	r3, r2, r3
 8003a0e:	2b02      	cmp	r3, #2
 8003a10:	d901      	bls.n	8003a16 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003a12:	2303      	movs	r3, #3
 8003a14:	e212      	b.n	8003e3c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a16:	4b41      	ldr	r3, [pc, #260]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 8003a18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a1c:	f003 0302 	and.w	r3, r3, #2
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d0ef      	beq.n	8003a04 <HAL_RCC_OscConfig+0x3ec>
 8003a24:	e01b      	b.n	8003a5e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a26:	4b3d      	ldr	r3, [pc, #244]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 8003a28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a2c:	4a3b      	ldr	r2, [pc, #236]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 8003a2e:	f023 0301 	bic.w	r3, r3, #1
 8003a32:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a36:	f7fc fc5f 	bl	80002f8 <HAL_GetTick>
 8003a3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a3c:	e008      	b.n	8003a50 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a3e:	f7fc fc5b 	bl	80002f8 <HAL_GetTick>
 8003a42:	4602      	mov	r2, r0
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	1ad3      	subs	r3, r2, r3
 8003a48:	2b02      	cmp	r3, #2
 8003a4a:	d901      	bls.n	8003a50 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003a4c:	2303      	movs	r3, #3
 8003a4e:	e1f5      	b.n	8003e3c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a50:	4b32      	ldr	r3, [pc, #200]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 8003a52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a56:	f003 0302 	and.w	r3, r3, #2
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d1ef      	bne.n	8003a3e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 0304 	and.w	r3, r3, #4
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	f000 80a6 	beq.w	8003bb8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003a70:	4b2a      	ldr	r3, [pc, #168]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 8003a72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d10d      	bne.n	8003a98 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a7c:	4b27      	ldr	r3, [pc, #156]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 8003a7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a80:	4a26      	ldr	r2, [pc, #152]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 8003a82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a86:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a88:	4b24      	ldr	r3, [pc, #144]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 8003a8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a90:	60bb      	str	r3, [r7, #8]
 8003a92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a94:	2301      	movs	r3, #1
 8003a96:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a98:	4b21      	ldr	r3, [pc, #132]	@ (8003b20 <HAL_RCC_OscConfig+0x508>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d118      	bne.n	8003ad6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003aa4:	4b1e      	ldr	r3, [pc, #120]	@ (8003b20 <HAL_RCC_OscConfig+0x508>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a1d      	ldr	r2, [pc, #116]	@ (8003b20 <HAL_RCC_OscConfig+0x508>)
 8003aaa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003aae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ab0:	f7fc fc22 	bl	80002f8 <HAL_GetTick>
 8003ab4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ab6:	e008      	b.n	8003aca <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ab8:	f7fc fc1e 	bl	80002f8 <HAL_GetTick>
 8003abc:	4602      	mov	r2, r0
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	2b02      	cmp	r3, #2
 8003ac4:	d901      	bls.n	8003aca <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	e1b8      	b.n	8003e3c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003aca:	4b15      	ldr	r3, [pc, #84]	@ (8003b20 <HAL_RCC_OscConfig+0x508>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d0f0      	beq.n	8003ab8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d108      	bne.n	8003af0 <HAL_RCC_OscConfig+0x4d8>
 8003ade:	4b0f      	ldr	r3, [pc, #60]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 8003ae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ae4:	4a0d      	ldr	r2, [pc, #52]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 8003ae6:	f043 0301 	orr.w	r3, r3, #1
 8003aea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003aee:	e029      	b.n	8003b44 <HAL_RCC_OscConfig+0x52c>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	2b05      	cmp	r3, #5
 8003af6:	d115      	bne.n	8003b24 <HAL_RCC_OscConfig+0x50c>
 8003af8:	4b08      	ldr	r3, [pc, #32]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 8003afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003afe:	4a07      	ldr	r2, [pc, #28]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 8003b00:	f043 0304 	orr.w	r3, r3, #4
 8003b04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b08:	4b04      	ldr	r3, [pc, #16]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 8003b0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b0e:	4a03      	ldr	r2, [pc, #12]	@ (8003b1c <HAL_RCC_OscConfig+0x504>)
 8003b10:	f043 0301 	orr.w	r3, r3, #1
 8003b14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b18:	e014      	b.n	8003b44 <HAL_RCC_OscConfig+0x52c>
 8003b1a:	bf00      	nop
 8003b1c:	40021000 	.word	0x40021000
 8003b20:	40007000 	.word	0x40007000
 8003b24:	4b9d      	ldr	r3, [pc, #628]	@ (8003d9c <HAL_RCC_OscConfig+0x784>)
 8003b26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b2a:	4a9c      	ldr	r2, [pc, #624]	@ (8003d9c <HAL_RCC_OscConfig+0x784>)
 8003b2c:	f023 0301 	bic.w	r3, r3, #1
 8003b30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b34:	4b99      	ldr	r3, [pc, #612]	@ (8003d9c <HAL_RCC_OscConfig+0x784>)
 8003b36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b3a:	4a98      	ldr	r2, [pc, #608]	@ (8003d9c <HAL_RCC_OscConfig+0x784>)
 8003b3c:	f023 0304 	bic.w	r3, r3, #4
 8003b40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d016      	beq.n	8003b7a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b4c:	f7fc fbd4 	bl	80002f8 <HAL_GetTick>
 8003b50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b52:	e00a      	b.n	8003b6a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b54:	f7fc fbd0 	bl	80002f8 <HAL_GetTick>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	1ad3      	subs	r3, r2, r3
 8003b5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d901      	bls.n	8003b6a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003b66:	2303      	movs	r3, #3
 8003b68:	e168      	b.n	8003e3c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b6a:	4b8c      	ldr	r3, [pc, #560]	@ (8003d9c <HAL_RCC_OscConfig+0x784>)
 8003b6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b70:	f003 0302 	and.w	r3, r3, #2
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d0ed      	beq.n	8003b54 <HAL_RCC_OscConfig+0x53c>
 8003b78:	e015      	b.n	8003ba6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b7a:	f7fc fbbd 	bl	80002f8 <HAL_GetTick>
 8003b7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b80:	e00a      	b.n	8003b98 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b82:	f7fc fbb9 	bl	80002f8 <HAL_GetTick>
 8003b86:	4602      	mov	r2, r0
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	1ad3      	subs	r3, r2, r3
 8003b8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d901      	bls.n	8003b98 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003b94:	2303      	movs	r3, #3
 8003b96:	e151      	b.n	8003e3c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b98:	4b80      	ldr	r3, [pc, #512]	@ (8003d9c <HAL_RCC_OscConfig+0x784>)
 8003b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b9e:	f003 0302 	and.w	r3, r3, #2
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d1ed      	bne.n	8003b82 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ba6:	7ffb      	ldrb	r3, [r7, #31]
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d105      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bac:	4b7b      	ldr	r3, [pc, #492]	@ (8003d9c <HAL_RCC_OscConfig+0x784>)
 8003bae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bb0:	4a7a      	ldr	r2, [pc, #488]	@ (8003d9c <HAL_RCC_OscConfig+0x784>)
 8003bb2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003bb6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f003 0320 	and.w	r3, r3, #32
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d03c      	beq.n	8003c3e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d01c      	beq.n	8003c06 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003bcc:	4b73      	ldr	r3, [pc, #460]	@ (8003d9c <HAL_RCC_OscConfig+0x784>)
 8003bce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003bd2:	4a72      	ldr	r2, [pc, #456]	@ (8003d9c <HAL_RCC_OscConfig+0x784>)
 8003bd4:	f043 0301 	orr.w	r3, r3, #1
 8003bd8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bdc:	f7fc fb8c 	bl	80002f8 <HAL_GetTick>
 8003be0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003be2:	e008      	b.n	8003bf6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003be4:	f7fc fb88 	bl	80002f8 <HAL_GetTick>
 8003be8:	4602      	mov	r2, r0
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d901      	bls.n	8003bf6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	e122      	b.n	8003e3c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003bf6:	4b69      	ldr	r3, [pc, #420]	@ (8003d9c <HAL_RCC_OscConfig+0x784>)
 8003bf8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003bfc:	f003 0302 	and.w	r3, r3, #2
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d0ef      	beq.n	8003be4 <HAL_RCC_OscConfig+0x5cc>
 8003c04:	e01b      	b.n	8003c3e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003c06:	4b65      	ldr	r3, [pc, #404]	@ (8003d9c <HAL_RCC_OscConfig+0x784>)
 8003c08:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c0c:	4a63      	ldr	r2, [pc, #396]	@ (8003d9c <HAL_RCC_OscConfig+0x784>)
 8003c0e:	f023 0301 	bic.w	r3, r3, #1
 8003c12:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c16:	f7fc fb6f 	bl	80002f8 <HAL_GetTick>
 8003c1a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003c1c:	e008      	b.n	8003c30 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c1e:	f7fc fb6b 	bl	80002f8 <HAL_GetTick>
 8003c22:	4602      	mov	r2, r0
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	1ad3      	subs	r3, r2, r3
 8003c28:	2b02      	cmp	r3, #2
 8003c2a:	d901      	bls.n	8003c30 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003c2c:	2303      	movs	r3, #3
 8003c2e:	e105      	b.n	8003e3c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003c30:	4b5a      	ldr	r3, [pc, #360]	@ (8003d9c <HAL_RCC_OscConfig+0x784>)
 8003c32:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c36:	f003 0302 	and.w	r3, r3, #2
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d1ef      	bne.n	8003c1e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	f000 80f9 	beq.w	8003e3a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c4c:	2b02      	cmp	r3, #2
 8003c4e:	f040 80cf 	bne.w	8003df0 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003c52:	4b52      	ldr	r3, [pc, #328]	@ (8003d9c <HAL_RCC_OscConfig+0x784>)
 8003c54:	68db      	ldr	r3, [r3, #12]
 8003c56:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	f003 0203 	and.w	r2, r3, #3
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c62:	429a      	cmp	r2, r3
 8003c64:	d12c      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c70:	3b01      	subs	r3, #1
 8003c72:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d123      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c78:	697b      	ldr	r3, [r7, #20]
 8003c7a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c82:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c84:	429a      	cmp	r2, r3
 8003c86:	d11b      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c92:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d113      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ca2:	085b      	lsrs	r3, r3, #1
 8003ca4:	3b01      	subs	r3, #1
 8003ca6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003ca8:	429a      	cmp	r2, r3
 8003caa:	d109      	bne.n	8003cc0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003cac:	697b      	ldr	r3, [r7, #20]
 8003cae:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cb6:	085b      	lsrs	r3, r3, #1
 8003cb8:	3b01      	subs	r3, #1
 8003cba:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d071      	beq.n	8003da4 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003cc0:	69bb      	ldr	r3, [r7, #24]
 8003cc2:	2b0c      	cmp	r3, #12
 8003cc4:	d068      	beq.n	8003d98 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003cc6:	4b35      	ldr	r3, [pc, #212]	@ (8003d9c <HAL_RCC_OscConfig+0x784>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d105      	bne.n	8003cde <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003cd2:	4b32      	ldr	r3, [pc, #200]	@ (8003d9c <HAL_RCC_OscConfig+0x784>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d001      	beq.n	8003ce2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e0ac      	b.n	8003e3c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003ce2:	4b2e      	ldr	r3, [pc, #184]	@ (8003d9c <HAL_RCC_OscConfig+0x784>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a2d      	ldr	r2, [pc, #180]	@ (8003d9c <HAL_RCC_OscConfig+0x784>)
 8003ce8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003cec:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003cee:	f7fc fb03 	bl	80002f8 <HAL_GetTick>
 8003cf2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cf4:	e008      	b.n	8003d08 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cf6:	f7fc faff 	bl	80002f8 <HAL_GetTick>
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	2b02      	cmp	r3, #2
 8003d02:	d901      	bls.n	8003d08 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003d04:	2303      	movs	r3, #3
 8003d06:	e099      	b.n	8003e3c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d08:	4b24      	ldr	r3, [pc, #144]	@ (8003d9c <HAL_RCC_OscConfig+0x784>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d1f0      	bne.n	8003cf6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d14:	4b21      	ldr	r3, [pc, #132]	@ (8003d9c <HAL_RCC_OscConfig+0x784>)
 8003d16:	68da      	ldr	r2, [r3, #12]
 8003d18:	4b21      	ldr	r3, [pc, #132]	@ (8003da0 <HAL_RCC_OscConfig+0x788>)
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	687a      	ldr	r2, [r7, #4]
 8003d1e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003d20:	687a      	ldr	r2, [r7, #4]
 8003d22:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003d24:	3a01      	subs	r2, #1
 8003d26:	0112      	lsls	r2, r2, #4
 8003d28:	4311      	orrs	r1, r2
 8003d2a:	687a      	ldr	r2, [r7, #4]
 8003d2c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003d2e:	0212      	lsls	r2, r2, #8
 8003d30:	4311      	orrs	r1, r2
 8003d32:	687a      	ldr	r2, [r7, #4]
 8003d34:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003d36:	0852      	lsrs	r2, r2, #1
 8003d38:	3a01      	subs	r2, #1
 8003d3a:	0552      	lsls	r2, r2, #21
 8003d3c:	4311      	orrs	r1, r2
 8003d3e:	687a      	ldr	r2, [r7, #4]
 8003d40:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003d42:	0852      	lsrs	r2, r2, #1
 8003d44:	3a01      	subs	r2, #1
 8003d46:	0652      	lsls	r2, r2, #25
 8003d48:	4311      	orrs	r1, r2
 8003d4a:	687a      	ldr	r2, [r7, #4]
 8003d4c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003d4e:	06d2      	lsls	r2, r2, #27
 8003d50:	430a      	orrs	r2, r1
 8003d52:	4912      	ldr	r1, [pc, #72]	@ (8003d9c <HAL_RCC_OscConfig+0x784>)
 8003d54:	4313      	orrs	r3, r2
 8003d56:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003d58:	4b10      	ldr	r3, [pc, #64]	@ (8003d9c <HAL_RCC_OscConfig+0x784>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a0f      	ldr	r2, [pc, #60]	@ (8003d9c <HAL_RCC_OscConfig+0x784>)
 8003d5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d62:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d64:	4b0d      	ldr	r3, [pc, #52]	@ (8003d9c <HAL_RCC_OscConfig+0x784>)
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	4a0c      	ldr	r2, [pc, #48]	@ (8003d9c <HAL_RCC_OscConfig+0x784>)
 8003d6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d6e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003d70:	f7fc fac2 	bl	80002f8 <HAL_GetTick>
 8003d74:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d76:	e008      	b.n	8003d8a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d78:	f7fc fabe 	bl	80002f8 <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	2b02      	cmp	r3, #2
 8003d84:	d901      	bls.n	8003d8a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8003d86:	2303      	movs	r3, #3
 8003d88:	e058      	b.n	8003e3c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d8a:	4b04      	ldr	r3, [pc, #16]	@ (8003d9c <HAL_RCC_OscConfig+0x784>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d0f0      	beq.n	8003d78 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d96:	e050      	b.n	8003e3a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e04f      	b.n	8003e3c <HAL_RCC_OscConfig+0x824>
 8003d9c:	40021000 	.word	0x40021000
 8003da0:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003da4:	4b27      	ldr	r3, [pc, #156]	@ (8003e44 <HAL_RCC_OscConfig+0x82c>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d144      	bne.n	8003e3a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003db0:	4b24      	ldr	r3, [pc, #144]	@ (8003e44 <HAL_RCC_OscConfig+0x82c>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a23      	ldr	r2, [pc, #140]	@ (8003e44 <HAL_RCC_OscConfig+0x82c>)
 8003db6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003dba:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003dbc:	4b21      	ldr	r3, [pc, #132]	@ (8003e44 <HAL_RCC_OscConfig+0x82c>)
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	4a20      	ldr	r2, [pc, #128]	@ (8003e44 <HAL_RCC_OscConfig+0x82c>)
 8003dc2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003dc6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003dc8:	f7fc fa96 	bl	80002f8 <HAL_GetTick>
 8003dcc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dce:	e008      	b.n	8003de2 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dd0:	f7fc fa92 	bl	80002f8 <HAL_GetTick>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	1ad3      	subs	r3, r2, r3
 8003dda:	2b02      	cmp	r3, #2
 8003ddc:	d901      	bls.n	8003de2 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003dde:	2303      	movs	r3, #3
 8003de0:	e02c      	b.n	8003e3c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003de2:	4b18      	ldr	r3, [pc, #96]	@ (8003e44 <HAL_RCC_OscConfig+0x82c>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d0f0      	beq.n	8003dd0 <HAL_RCC_OscConfig+0x7b8>
 8003dee:	e024      	b.n	8003e3a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003df0:	69bb      	ldr	r3, [r7, #24]
 8003df2:	2b0c      	cmp	r3, #12
 8003df4:	d01f      	beq.n	8003e36 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003df6:	4b13      	ldr	r3, [pc, #76]	@ (8003e44 <HAL_RCC_OscConfig+0x82c>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4a12      	ldr	r2, [pc, #72]	@ (8003e44 <HAL_RCC_OscConfig+0x82c>)
 8003dfc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003e00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e02:	f7fc fa79 	bl	80002f8 <HAL_GetTick>
 8003e06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e08:	e008      	b.n	8003e1c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e0a:	f7fc fa75 	bl	80002f8 <HAL_GetTick>
 8003e0e:	4602      	mov	r2, r0
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	1ad3      	subs	r3, r2, r3
 8003e14:	2b02      	cmp	r3, #2
 8003e16:	d901      	bls.n	8003e1c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003e18:	2303      	movs	r3, #3
 8003e1a:	e00f      	b.n	8003e3c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e1c:	4b09      	ldr	r3, [pc, #36]	@ (8003e44 <HAL_RCC_OscConfig+0x82c>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d1f0      	bne.n	8003e0a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003e28:	4b06      	ldr	r3, [pc, #24]	@ (8003e44 <HAL_RCC_OscConfig+0x82c>)
 8003e2a:	68da      	ldr	r2, [r3, #12]
 8003e2c:	4905      	ldr	r1, [pc, #20]	@ (8003e44 <HAL_RCC_OscConfig+0x82c>)
 8003e2e:	4b06      	ldr	r3, [pc, #24]	@ (8003e48 <HAL_RCC_OscConfig+0x830>)
 8003e30:	4013      	ands	r3, r2
 8003e32:	60cb      	str	r3, [r1, #12]
 8003e34:	e001      	b.n	8003e3a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e000      	b.n	8003e3c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8003e3a:	2300      	movs	r3, #0
}
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	3720      	adds	r7, #32
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}
 8003e44:	40021000 	.word	0x40021000
 8003e48:	feeefffc 	.word	0xfeeefffc

08003e4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b084      	sub	sp, #16
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
 8003e54:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d101      	bne.n	8003e60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e0e7      	b.n	8004030 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e60:	4b75      	ldr	r3, [pc, #468]	@ (8004038 <HAL_RCC_ClockConfig+0x1ec>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f003 0307 	and.w	r3, r3, #7
 8003e68:	683a      	ldr	r2, [r7, #0]
 8003e6a:	429a      	cmp	r2, r3
 8003e6c:	d910      	bls.n	8003e90 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e6e:	4b72      	ldr	r3, [pc, #456]	@ (8004038 <HAL_RCC_ClockConfig+0x1ec>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f023 0207 	bic.w	r2, r3, #7
 8003e76:	4970      	ldr	r1, [pc, #448]	@ (8004038 <HAL_RCC_ClockConfig+0x1ec>)
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e7e:	4b6e      	ldr	r3, [pc, #440]	@ (8004038 <HAL_RCC_ClockConfig+0x1ec>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0307 	and.w	r3, r3, #7
 8003e86:	683a      	ldr	r2, [r7, #0]
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d001      	beq.n	8003e90 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e0cf      	b.n	8004030 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f003 0302 	and.w	r3, r3, #2
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d010      	beq.n	8003ebe <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	689a      	ldr	r2, [r3, #8]
 8003ea0:	4b66      	ldr	r3, [pc, #408]	@ (800403c <HAL_RCC_ClockConfig+0x1f0>)
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d908      	bls.n	8003ebe <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003eac:	4b63      	ldr	r3, [pc, #396]	@ (800403c <HAL_RCC_ClockConfig+0x1f0>)
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	689b      	ldr	r3, [r3, #8]
 8003eb8:	4960      	ldr	r1, [pc, #384]	@ (800403c <HAL_RCC_ClockConfig+0x1f0>)
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0301 	and.w	r3, r3, #1
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d04c      	beq.n	8003f64 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	2b03      	cmp	r3, #3
 8003ed0:	d107      	bne.n	8003ee2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ed2:	4b5a      	ldr	r3, [pc, #360]	@ (800403c <HAL_RCC_ClockConfig+0x1f0>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d121      	bne.n	8003f22 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e0a6      	b.n	8004030 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	2b02      	cmp	r3, #2
 8003ee8:	d107      	bne.n	8003efa <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003eea:	4b54      	ldr	r3, [pc, #336]	@ (800403c <HAL_RCC_ClockConfig+0x1f0>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d115      	bne.n	8003f22 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e09a      	b.n	8004030 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d107      	bne.n	8003f12 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003f02:	4b4e      	ldr	r3, [pc, #312]	@ (800403c <HAL_RCC_ClockConfig+0x1f0>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f003 0302 	and.w	r3, r3, #2
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d109      	bne.n	8003f22 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e08e      	b.n	8004030 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f12:	4b4a      	ldr	r3, [pc, #296]	@ (800403c <HAL_RCC_ClockConfig+0x1f0>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d101      	bne.n	8003f22 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e086      	b.n	8004030 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003f22:	4b46      	ldr	r3, [pc, #280]	@ (800403c <HAL_RCC_ClockConfig+0x1f0>)
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	f023 0203 	bic.w	r2, r3, #3
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	4943      	ldr	r1, [pc, #268]	@ (800403c <HAL_RCC_ClockConfig+0x1f0>)
 8003f30:	4313      	orrs	r3, r2
 8003f32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f34:	f7fc f9e0 	bl	80002f8 <HAL_GetTick>
 8003f38:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f3a:	e00a      	b.n	8003f52 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f3c:	f7fc f9dc 	bl	80002f8 <HAL_GetTick>
 8003f40:	4602      	mov	r2, r0
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	1ad3      	subs	r3, r2, r3
 8003f46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d901      	bls.n	8003f52 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e06e      	b.n	8004030 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f52:	4b3a      	ldr	r3, [pc, #232]	@ (800403c <HAL_RCC_ClockConfig+0x1f0>)
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	f003 020c 	and.w	r2, r3, #12
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	009b      	lsls	r3, r3, #2
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d1eb      	bne.n	8003f3c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f003 0302 	and.w	r3, r3, #2
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d010      	beq.n	8003f92 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	689a      	ldr	r2, [r3, #8]
 8003f74:	4b31      	ldr	r3, [pc, #196]	@ (800403c <HAL_RCC_ClockConfig+0x1f0>)
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d208      	bcs.n	8003f92 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f80:	4b2e      	ldr	r3, [pc, #184]	@ (800403c <HAL_RCC_ClockConfig+0x1f0>)
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	492b      	ldr	r1, [pc, #172]	@ (800403c <HAL_RCC_ClockConfig+0x1f0>)
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f92:	4b29      	ldr	r3, [pc, #164]	@ (8004038 <HAL_RCC_ClockConfig+0x1ec>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 0307 	and.w	r3, r3, #7
 8003f9a:	683a      	ldr	r2, [r7, #0]
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d210      	bcs.n	8003fc2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fa0:	4b25      	ldr	r3, [pc, #148]	@ (8004038 <HAL_RCC_ClockConfig+0x1ec>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f023 0207 	bic.w	r2, r3, #7
 8003fa8:	4923      	ldr	r1, [pc, #140]	@ (8004038 <HAL_RCC_ClockConfig+0x1ec>)
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fb0:	4b21      	ldr	r3, [pc, #132]	@ (8004038 <HAL_RCC_ClockConfig+0x1ec>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 0307 	and.w	r3, r3, #7
 8003fb8:	683a      	ldr	r2, [r7, #0]
 8003fba:	429a      	cmp	r2, r3
 8003fbc:	d001      	beq.n	8003fc2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e036      	b.n	8004030 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 0304 	and.w	r3, r3, #4
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d008      	beq.n	8003fe0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fce:	4b1b      	ldr	r3, [pc, #108]	@ (800403c <HAL_RCC_ClockConfig+0x1f0>)
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	68db      	ldr	r3, [r3, #12]
 8003fda:	4918      	ldr	r1, [pc, #96]	@ (800403c <HAL_RCC_ClockConfig+0x1f0>)
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 0308 	and.w	r3, r3, #8
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d009      	beq.n	8004000 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003fec:	4b13      	ldr	r3, [pc, #76]	@ (800403c <HAL_RCC_ClockConfig+0x1f0>)
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	691b      	ldr	r3, [r3, #16]
 8003ff8:	00db      	lsls	r3, r3, #3
 8003ffa:	4910      	ldr	r1, [pc, #64]	@ (800403c <HAL_RCC_ClockConfig+0x1f0>)
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004000:	f000 f824 	bl	800404c <HAL_RCC_GetSysClockFreq>
 8004004:	4602      	mov	r2, r0
 8004006:	4b0d      	ldr	r3, [pc, #52]	@ (800403c <HAL_RCC_ClockConfig+0x1f0>)
 8004008:	689b      	ldr	r3, [r3, #8]
 800400a:	091b      	lsrs	r3, r3, #4
 800400c:	f003 030f 	and.w	r3, r3, #15
 8004010:	490b      	ldr	r1, [pc, #44]	@ (8004040 <HAL_RCC_ClockConfig+0x1f4>)
 8004012:	5ccb      	ldrb	r3, [r1, r3]
 8004014:	f003 031f 	and.w	r3, r3, #31
 8004018:	fa22 f303 	lsr.w	r3, r2, r3
 800401c:	4a09      	ldr	r2, [pc, #36]	@ (8004044 <HAL_RCC_ClockConfig+0x1f8>)
 800401e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004020:	4b09      	ldr	r3, [pc, #36]	@ (8004048 <HAL_RCC_ClockConfig+0x1fc>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4618      	mov	r0, r3
 8004026:	f009 fbbd 	bl	800d7a4 <HAL_InitTick>
 800402a:	4603      	mov	r3, r0
 800402c:	72fb      	strb	r3, [r7, #11]

  return status;
 800402e:	7afb      	ldrb	r3, [r7, #11]
}
 8004030:	4618      	mov	r0, r3
 8004032:	3710      	adds	r7, #16
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}
 8004038:	40022000 	.word	0x40022000
 800403c:	40021000 	.word	0x40021000
 8004040:	0800f66c 	.word	0x0800f66c
 8004044:	20000098 	.word	0x20000098
 8004048:	20000000 	.word	0x20000000

0800404c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800404c:	b480      	push	{r7}
 800404e:	b089      	sub	sp, #36	@ 0x24
 8004050:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004052:	2300      	movs	r3, #0
 8004054:	61fb      	str	r3, [r7, #28]
 8004056:	2300      	movs	r3, #0
 8004058:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800405a:	4b3e      	ldr	r3, [pc, #248]	@ (8004154 <HAL_RCC_GetSysClockFreq+0x108>)
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	f003 030c 	and.w	r3, r3, #12
 8004062:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004064:	4b3b      	ldr	r3, [pc, #236]	@ (8004154 <HAL_RCC_GetSysClockFreq+0x108>)
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	f003 0303 	and.w	r3, r3, #3
 800406c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d005      	beq.n	8004080 <HAL_RCC_GetSysClockFreq+0x34>
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	2b0c      	cmp	r3, #12
 8004078:	d121      	bne.n	80040be <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2b01      	cmp	r3, #1
 800407e:	d11e      	bne.n	80040be <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004080:	4b34      	ldr	r3, [pc, #208]	@ (8004154 <HAL_RCC_GetSysClockFreq+0x108>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f003 0308 	and.w	r3, r3, #8
 8004088:	2b00      	cmp	r3, #0
 800408a:	d107      	bne.n	800409c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800408c:	4b31      	ldr	r3, [pc, #196]	@ (8004154 <HAL_RCC_GetSysClockFreq+0x108>)
 800408e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004092:	0a1b      	lsrs	r3, r3, #8
 8004094:	f003 030f 	and.w	r3, r3, #15
 8004098:	61fb      	str	r3, [r7, #28]
 800409a:	e005      	b.n	80040a8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800409c:	4b2d      	ldr	r3, [pc, #180]	@ (8004154 <HAL_RCC_GetSysClockFreq+0x108>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	091b      	lsrs	r3, r3, #4
 80040a2:	f003 030f 	and.w	r3, r3, #15
 80040a6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80040a8:	4a2b      	ldr	r2, [pc, #172]	@ (8004158 <HAL_RCC_GetSysClockFreq+0x10c>)
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040b0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d10d      	bne.n	80040d4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80040b8:	69fb      	ldr	r3, [r7, #28]
 80040ba:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80040bc:	e00a      	b.n	80040d4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	2b04      	cmp	r3, #4
 80040c2:	d102      	bne.n	80040ca <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80040c4:	4b25      	ldr	r3, [pc, #148]	@ (800415c <HAL_RCC_GetSysClockFreq+0x110>)
 80040c6:	61bb      	str	r3, [r7, #24]
 80040c8:	e004      	b.n	80040d4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	2b08      	cmp	r3, #8
 80040ce:	d101      	bne.n	80040d4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80040d0:	4b23      	ldr	r3, [pc, #140]	@ (8004160 <HAL_RCC_GetSysClockFreq+0x114>)
 80040d2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	2b0c      	cmp	r3, #12
 80040d8:	d134      	bne.n	8004144 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80040da:	4b1e      	ldr	r3, [pc, #120]	@ (8004154 <HAL_RCC_GetSysClockFreq+0x108>)
 80040dc:	68db      	ldr	r3, [r3, #12]
 80040de:	f003 0303 	and.w	r3, r3, #3
 80040e2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	2b02      	cmp	r3, #2
 80040e8:	d003      	beq.n	80040f2 <HAL_RCC_GetSysClockFreq+0xa6>
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	2b03      	cmp	r3, #3
 80040ee:	d003      	beq.n	80040f8 <HAL_RCC_GetSysClockFreq+0xac>
 80040f0:	e005      	b.n	80040fe <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80040f2:	4b1a      	ldr	r3, [pc, #104]	@ (800415c <HAL_RCC_GetSysClockFreq+0x110>)
 80040f4:	617b      	str	r3, [r7, #20]
      break;
 80040f6:	e005      	b.n	8004104 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80040f8:	4b19      	ldr	r3, [pc, #100]	@ (8004160 <HAL_RCC_GetSysClockFreq+0x114>)
 80040fa:	617b      	str	r3, [r7, #20]
      break;
 80040fc:	e002      	b.n	8004104 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80040fe:	69fb      	ldr	r3, [r7, #28]
 8004100:	617b      	str	r3, [r7, #20]
      break;
 8004102:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004104:	4b13      	ldr	r3, [pc, #76]	@ (8004154 <HAL_RCC_GetSysClockFreq+0x108>)
 8004106:	68db      	ldr	r3, [r3, #12]
 8004108:	091b      	lsrs	r3, r3, #4
 800410a:	f003 0307 	and.w	r3, r3, #7
 800410e:	3301      	adds	r3, #1
 8004110:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004112:	4b10      	ldr	r3, [pc, #64]	@ (8004154 <HAL_RCC_GetSysClockFreq+0x108>)
 8004114:	68db      	ldr	r3, [r3, #12]
 8004116:	0a1b      	lsrs	r3, r3, #8
 8004118:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800411c:	697a      	ldr	r2, [r7, #20]
 800411e:	fb03 f202 	mul.w	r2, r3, r2
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	fbb2 f3f3 	udiv	r3, r2, r3
 8004128:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800412a:	4b0a      	ldr	r3, [pc, #40]	@ (8004154 <HAL_RCC_GetSysClockFreq+0x108>)
 800412c:	68db      	ldr	r3, [r3, #12]
 800412e:	0e5b      	lsrs	r3, r3, #25
 8004130:	f003 0303 	and.w	r3, r3, #3
 8004134:	3301      	adds	r3, #1
 8004136:	005b      	lsls	r3, r3, #1
 8004138:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800413a:	697a      	ldr	r2, [r7, #20]
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004142:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004144:	69bb      	ldr	r3, [r7, #24]
}
 8004146:	4618      	mov	r0, r3
 8004148:	3724      	adds	r7, #36	@ 0x24
 800414a:	46bd      	mov	sp, r7
 800414c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004150:	4770      	bx	lr
 8004152:	bf00      	nop
 8004154:	40021000 	.word	0x40021000
 8004158:	0800f684 	.word	0x0800f684
 800415c:	00f42400 	.word	0x00f42400
 8004160:	00989680 	.word	0x00989680

08004164 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004164:	b480      	push	{r7}
 8004166:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004168:	4b03      	ldr	r3, [pc, #12]	@ (8004178 <HAL_RCC_GetHCLKFreq+0x14>)
 800416a:	681b      	ldr	r3, [r3, #0]
}
 800416c:	4618      	mov	r0, r3
 800416e:	46bd      	mov	sp, r7
 8004170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004174:	4770      	bx	lr
 8004176:	bf00      	nop
 8004178:	20000098 	.word	0x20000098

0800417c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004180:	f7ff fff0 	bl	8004164 <HAL_RCC_GetHCLKFreq>
 8004184:	4602      	mov	r2, r0
 8004186:	4b06      	ldr	r3, [pc, #24]	@ (80041a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	0adb      	lsrs	r3, r3, #11
 800418c:	f003 0307 	and.w	r3, r3, #7
 8004190:	4904      	ldr	r1, [pc, #16]	@ (80041a4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004192:	5ccb      	ldrb	r3, [r1, r3]
 8004194:	f003 031f 	and.w	r3, r3, #31
 8004198:	fa22 f303 	lsr.w	r3, r2, r3
}
 800419c:	4618      	mov	r0, r3
 800419e:	bd80      	pop	{r7, pc}
 80041a0:	40021000 	.word	0x40021000
 80041a4:	0800f67c 	.word	0x0800f67c

080041a8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80041a8:	b480      	push	{r7}
 80041aa:	b083      	sub	sp, #12
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
 80041b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	220f      	movs	r2, #15
 80041b6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80041b8:	4b12      	ldr	r3, [pc, #72]	@ (8004204 <HAL_RCC_GetClockConfig+0x5c>)
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	f003 0203 	and.w	r2, r3, #3
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80041c4:	4b0f      	ldr	r3, [pc, #60]	@ (8004204 <HAL_RCC_GetClockConfig+0x5c>)
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80041d0:	4b0c      	ldr	r3, [pc, #48]	@ (8004204 <HAL_RCC_GetClockConfig+0x5c>)
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80041dc:	4b09      	ldr	r3, [pc, #36]	@ (8004204 <HAL_RCC_GetClockConfig+0x5c>)
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	08db      	lsrs	r3, r3, #3
 80041e2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80041ea:	4b07      	ldr	r3, [pc, #28]	@ (8004208 <HAL_RCC_GetClockConfig+0x60>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 0207 	and.w	r2, r3, #7
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	601a      	str	r2, [r3, #0]
}
 80041f6:	bf00      	nop
 80041f8:	370c      	adds	r7, #12
 80041fa:	46bd      	mov	sp, r7
 80041fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004200:	4770      	bx	lr
 8004202:	bf00      	nop
 8004204:	40021000 	.word	0x40021000
 8004208:	40022000 	.word	0x40022000

0800420c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b086      	sub	sp, #24
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004214:	2300      	movs	r3, #0
 8004216:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004218:	4b2a      	ldr	r3, [pc, #168]	@ (80042c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800421a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800421c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004220:	2b00      	cmp	r3, #0
 8004222:	d003      	beq.n	800422c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004224:	f7ff f984 	bl	8003530 <HAL_PWREx_GetVoltageRange>
 8004228:	6178      	str	r0, [r7, #20]
 800422a:	e014      	b.n	8004256 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800422c:	4b25      	ldr	r3, [pc, #148]	@ (80042c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800422e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004230:	4a24      	ldr	r2, [pc, #144]	@ (80042c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004232:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004236:	6593      	str	r3, [r2, #88]	@ 0x58
 8004238:	4b22      	ldr	r3, [pc, #136]	@ (80042c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800423a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800423c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004240:	60fb      	str	r3, [r7, #12]
 8004242:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004244:	f7ff f974 	bl	8003530 <HAL_PWREx_GetVoltageRange>
 8004248:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800424a:	4b1e      	ldr	r3, [pc, #120]	@ (80042c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800424c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800424e:	4a1d      	ldr	r2, [pc, #116]	@ (80042c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004250:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004254:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800425c:	d10b      	bne.n	8004276 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2b80      	cmp	r3, #128	@ 0x80
 8004262:	d919      	bls.n	8004298 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2ba0      	cmp	r3, #160	@ 0xa0
 8004268:	d902      	bls.n	8004270 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800426a:	2302      	movs	r3, #2
 800426c:	613b      	str	r3, [r7, #16]
 800426e:	e013      	b.n	8004298 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004270:	2301      	movs	r3, #1
 8004272:	613b      	str	r3, [r7, #16]
 8004274:	e010      	b.n	8004298 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2b80      	cmp	r3, #128	@ 0x80
 800427a:	d902      	bls.n	8004282 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800427c:	2303      	movs	r3, #3
 800427e:	613b      	str	r3, [r7, #16]
 8004280:	e00a      	b.n	8004298 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2b80      	cmp	r3, #128	@ 0x80
 8004286:	d102      	bne.n	800428e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004288:	2302      	movs	r3, #2
 800428a:	613b      	str	r3, [r7, #16]
 800428c:	e004      	b.n	8004298 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2b70      	cmp	r3, #112	@ 0x70
 8004292:	d101      	bne.n	8004298 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004294:	2301      	movs	r3, #1
 8004296:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004298:	4b0b      	ldr	r3, [pc, #44]	@ (80042c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f023 0207 	bic.w	r2, r3, #7
 80042a0:	4909      	ldr	r1, [pc, #36]	@ (80042c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	4313      	orrs	r3, r2
 80042a6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80042a8:	4b07      	ldr	r3, [pc, #28]	@ (80042c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 0307 	and.w	r3, r3, #7
 80042b0:	693a      	ldr	r2, [r7, #16]
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d001      	beq.n	80042ba <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e000      	b.n	80042bc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80042ba:	2300      	movs	r3, #0
}
 80042bc:	4618      	mov	r0, r3
 80042be:	3718      	adds	r7, #24
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}
 80042c4:	40021000 	.word	0x40021000
 80042c8:	40022000 	.word	0x40022000

080042cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b086      	sub	sp, #24
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80042d4:	2300      	movs	r3, #0
 80042d6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80042d8:	2300      	movs	r3, #0
 80042da:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d041      	beq.n	800436c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042ec:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80042f0:	d02a      	beq.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80042f2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80042f6:	d824      	bhi.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80042f8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80042fc:	d008      	beq.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80042fe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004302:	d81e      	bhi.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004304:	2b00      	cmp	r3, #0
 8004306:	d00a      	beq.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004308:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800430c:	d010      	beq.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800430e:	e018      	b.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004310:	4b86      	ldr	r3, [pc, #536]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004312:	68db      	ldr	r3, [r3, #12]
 8004314:	4a85      	ldr	r2, [pc, #532]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004316:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800431a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800431c:	e015      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	3304      	adds	r3, #4
 8004322:	2100      	movs	r1, #0
 8004324:	4618      	mov	r0, r3
 8004326:	f000 facd 	bl	80048c4 <RCCEx_PLLSAI1_Config>
 800432a:	4603      	mov	r3, r0
 800432c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800432e:	e00c      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	3320      	adds	r3, #32
 8004334:	2100      	movs	r1, #0
 8004336:	4618      	mov	r0, r3
 8004338:	f000 fbb6 	bl	8004aa8 <RCCEx_PLLSAI2_Config>
 800433c:	4603      	mov	r3, r0
 800433e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004340:	e003      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	74fb      	strb	r3, [r7, #19]
      break;
 8004346:	e000      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004348:	bf00      	nop
    }

    if(ret == HAL_OK)
 800434a:	7cfb      	ldrb	r3, [r7, #19]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d10b      	bne.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004350:	4b76      	ldr	r3, [pc, #472]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004352:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004356:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800435e:	4973      	ldr	r1, [pc, #460]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004360:	4313      	orrs	r3, r2
 8004362:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004366:	e001      	b.n	800436c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004368:	7cfb      	ldrb	r3, [r7, #19]
 800436a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004374:	2b00      	cmp	r3, #0
 8004376:	d041      	beq.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800437c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004380:	d02a      	beq.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004382:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004386:	d824      	bhi.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004388:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800438c:	d008      	beq.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800438e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004392:	d81e      	bhi.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004394:	2b00      	cmp	r3, #0
 8004396:	d00a      	beq.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004398:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800439c:	d010      	beq.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800439e:	e018      	b.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80043a0:	4b62      	ldr	r3, [pc, #392]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043a2:	68db      	ldr	r3, [r3, #12]
 80043a4:	4a61      	ldr	r2, [pc, #388]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043aa:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80043ac:	e015      	b.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	3304      	adds	r3, #4
 80043b2:	2100      	movs	r1, #0
 80043b4:	4618      	mov	r0, r3
 80043b6:	f000 fa85 	bl	80048c4 <RCCEx_PLLSAI1_Config>
 80043ba:	4603      	mov	r3, r0
 80043bc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80043be:	e00c      	b.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	3320      	adds	r3, #32
 80043c4:	2100      	movs	r1, #0
 80043c6:	4618      	mov	r0, r3
 80043c8:	f000 fb6e 	bl	8004aa8 <RCCEx_PLLSAI2_Config>
 80043cc:	4603      	mov	r3, r0
 80043ce:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80043d0:	e003      	b.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	74fb      	strb	r3, [r7, #19]
      break;
 80043d6:	e000      	b.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80043d8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80043da:	7cfb      	ldrb	r3, [r7, #19]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d10b      	bne.n	80043f8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80043e0:	4b52      	ldr	r3, [pc, #328]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043e6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043ee:	494f      	ldr	r1, [pc, #316]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043f0:	4313      	orrs	r3, r2
 80043f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80043f6:	e001      	b.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043f8:	7cfb      	ldrb	r3, [r7, #19]
 80043fa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004404:	2b00      	cmp	r3, #0
 8004406:	f000 80a0 	beq.w	800454a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800440a:	2300      	movs	r3, #0
 800440c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800440e:	4b47      	ldr	r3, [pc, #284]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004410:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004412:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004416:	2b00      	cmp	r3, #0
 8004418:	d101      	bne.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800441a:	2301      	movs	r3, #1
 800441c:	e000      	b.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800441e:	2300      	movs	r3, #0
 8004420:	2b00      	cmp	r3, #0
 8004422:	d00d      	beq.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004424:	4b41      	ldr	r3, [pc, #260]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004426:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004428:	4a40      	ldr	r2, [pc, #256]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800442a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800442e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004430:	4b3e      	ldr	r3, [pc, #248]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004432:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004434:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004438:	60bb      	str	r3, [r7, #8]
 800443a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800443c:	2301      	movs	r3, #1
 800443e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004440:	4b3b      	ldr	r3, [pc, #236]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a3a      	ldr	r2, [pc, #232]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004446:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800444a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800444c:	f7fb ff54 	bl	80002f8 <HAL_GetTick>
 8004450:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004452:	e009      	b.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004454:	f7fb ff50 	bl	80002f8 <HAL_GetTick>
 8004458:	4602      	mov	r2, r0
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	1ad3      	subs	r3, r2, r3
 800445e:	2b02      	cmp	r3, #2
 8004460:	d902      	bls.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004462:	2303      	movs	r3, #3
 8004464:	74fb      	strb	r3, [r7, #19]
        break;
 8004466:	e005      	b.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004468:	4b31      	ldr	r3, [pc, #196]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004470:	2b00      	cmp	r3, #0
 8004472:	d0ef      	beq.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004474:	7cfb      	ldrb	r3, [r7, #19]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d15c      	bne.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800447a:	4b2c      	ldr	r3, [pc, #176]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800447c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004480:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004484:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d01f      	beq.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x200>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004492:	697a      	ldr	r2, [r7, #20]
 8004494:	429a      	cmp	r2, r3
 8004496:	d019      	beq.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004498:	4b24      	ldr	r3, [pc, #144]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800449a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800449e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044a2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80044a4:	4b21      	ldr	r3, [pc, #132]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044aa:	4a20      	ldr	r2, [pc, #128]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80044b4:	4b1d      	ldr	r3, [pc, #116]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044ba:	4a1c      	ldr	r2, [pc, #112]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80044c4:	4a19      	ldr	r2, [pc, #100]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	f003 0301 	and.w	r3, r3, #1
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d016      	beq.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044d6:	f7fb ff0f 	bl	80002f8 <HAL_GetTick>
 80044da:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044dc:	e00b      	b.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044de:	f7fb ff0b 	bl	80002f8 <HAL_GetTick>
 80044e2:	4602      	mov	r2, r0
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	1ad3      	subs	r3, r2, r3
 80044e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d902      	bls.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80044f0:	2303      	movs	r3, #3
 80044f2:	74fb      	strb	r3, [r7, #19]
            break;
 80044f4:	e006      	b.n	8004504 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044f6:	4b0d      	ldr	r3, [pc, #52]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044fc:	f003 0302 	and.w	r3, r3, #2
 8004500:	2b00      	cmp	r3, #0
 8004502:	d0ec      	beq.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004504:	7cfb      	ldrb	r3, [r7, #19]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d10c      	bne.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800450a:	4b08      	ldr	r3, [pc, #32]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800450c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004510:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800451a:	4904      	ldr	r1, [pc, #16]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800451c:	4313      	orrs	r3, r2
 800451e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004522:	e009      	b.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004524:	7cfb      	ldrb	r3, [r7, #19]
 8004526:	74bb      	strb	r3, [r7, #18]
 8004528:	e006      	b.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800452a:	bf00      	nop
 800452c:	40021000 	.word	0x40021000
 8004530:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004534:	7cfb      	ldrb	r3, [r7, #19]
 8004536:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004538:	7c7b      	ldrb	r3, [r7, #17]
 800453a:	2b01      	cmp	r3, #1
 800453c:	d105      	bne.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800453e:	4ba6      	ldr	r3, [pc, #664]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004542:	4aa5      	ldr	r2, [pc, #660]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004544:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004548:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0301 	and.w	r3, r3, #1
 8004552:	2b00      	cmp	r3, #0
 8004554:	d00a      	beq.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004556:	4ba0      	ldr	r3, [pc, #640]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004558:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800455c:	f023 0203 	bic.w	r2, r3, #3
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004564:	499c      	ldr	r1, [pc, #624]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004566:	4313      	orrs	r3, r2
 8004568:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 0302 	and.w	r3, r3, #2
 8004574:	2b00      	cmp	r3, #0
 8004576:	d00a      	beq.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004578:	4b97      	ldr	r3, [pc, #604]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800457a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800457e:	f023 020c 	bic.w	r2, r3, #12
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004586:	4994      	ldr	r1, [pc, #592]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004588:	4313      	orrs	r3, r2
 800458a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f003 0304 	and.w	r3, r3, #4
 8004596:	2b00      	cmp	r3, #0
 8004598:	d00a      	beq.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800459a:	4b8f      	ldr	r3, [pc, #572]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800459c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045a0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045a8:	498b      	ldr	r1, [pc, #556]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80045aa:	4313      	orrs	r3, r2
 80045ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f003 0308 	and.w	r3, r3, #8
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d00a      	beq.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80045bc:	4b86      	ldr	r3, [pc, #536]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80045be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045c2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045ca:	4983      	ldr	r1, [pc, #524]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80045cc:	4313      	orrs	r3, r2
 80045ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f003 0310 	and.w	r3, r3, #16
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d00a      	beq.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80045de:	4b7e      	ldr	r3, [pc, #504]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80045e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045ec:	497a      	ldr	r1, [pc, #488]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 0320 	and.w	r3, r3, #32
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d00a      	beq.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004600:	4b75      	ldr	r3, [pc, #468]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004602:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004606:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800460e:	4972      	ldr	r1, [pc, #456]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004610:	4313      	orrs	r3, r2
 8004612:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800461e:	2b00      	cmp	r3, #0
 8004620:	d00a      	beq.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004622:	4b6d      	ldr	r3, [pc, #436]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004624:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004628:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004630:	4969      	ldr	r1, [pc, #420]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004632:	4313      	orrs	r3, r2
 8004634:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004640:	2b00      	cmp	r3, #0
 8004642:	d00a      	beq.n	800465a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004644:	4b64      	ldr	r3, [pc, #400]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004646:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800464a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004652:	4961      	ldr	r1, [pc, #388]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004654:	4313      	orrs	r3, r2
 8004656:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004662:	2b00      	cmp	r3, #0
 8004664:	d00a      	beq.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004666:	4b5c      	ldr	r3, [pc, #368]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004668:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800466c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004674:	4958      	ldr	r1, [pc, #352]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004676:	4313      	orrs	r3, r2
 8004678:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004684:	2b00      	cmp	r3, #0
 8004686:	d00a      	beq.n	800469e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004688:	4b53      	ldr	r3, [pc, #332]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800468a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800468e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004696:	4950      	ldr	r1, [pc, #320]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004698:	4313      	orrs	r3, r2
 800469a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d00a      	beq.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80046aa:	4b4b      	ldr	r3, [pc, #300]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80046ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046b0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046b8:	4947      	ldr	r1, [pc, #284]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80046ba:	4313      	orrs	r3, r2
 80046bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d00a      	beq.n	80046e2 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80046cc:	4b42      	ldr	r3, [pc, #264]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80046ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80046d2:	f023 0203 	bic.w	r2, r3, #3
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046da:	493f      	ldr	r1, [pc, #252]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80046dc:	4313      	orrs	r3, r2
 80046de:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d028      	beq.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80046ee:	4b3a      	ldr	r3, [pc, #232]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80046f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046f4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046fc:	4936      	ldr	r1, [pc, #216]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80046fe:	4313      	orrs	r3, r2
 8004700:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004708:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800470c:	d106      	bne.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800470e:	4b32      	ldr	r3, [pc, #200]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004710:	68db      	ldr	r3, [r3, #12]
 8004712:	4a31      	ldr	r2, [pc, #196]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004714:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004718:	60d3      	str	r3, [r2, #12]
 800471a:	e011      	b.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004720:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004724:	d10c      	bne.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	3304      	adds	r3, #4
 800472a:	2101      	movs	r1, #1
 800472c:	4618      	mov	r0, r3
 800472e:	f000 f8c9 	bl	80048c4 <RCCEx_PLLSAI1_Config>
 8004732:	4603      	mov	r3, r0
 8004734:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004736:	7cfb      	ldrb	r3, [r7, #19]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d001      	beq.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 800473c:	7cfb      	ldrb	r3, [r7, #19]
 800473e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004748:	2b00      	cmp	r3, #0
 800474a:	d028      	beq.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800474c:	4b22      	ldr	r3, [pc, #136]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800474e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004752:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800475a:	491f      	ldr	r1, [pc, #124]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800475c:	4313      	orrs	r3, r2
 800475e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004766:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800476a:	d106      	bne.n	800477a <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800476c:	4b1a      	ldr	r3, [pc, #104]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800476e:	68db      	ldr	r3, [r3, #12]
 8004770:	4a19      	ldr	r2, [pc, #100]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8004772:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004776:	60d3      	str	r3, [r2, #12]
 8004778:	e011      	b.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800477e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004782:	d10c      	bne.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	3304      	adds	r3, #4
 8004788:	2101      	movs	r1, #1
 800478a:	4618      	mov	r0, r3
 800478c:	f000 f89a 	bl	80048c4 <RCCEx_PLLSAI1_Config>
 8004790:	4603      	mov	r3, r0
 8004792:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004794:	7cfb      	ldrb	r3, [r7, #19]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d001      	beq.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 800479a:	7cfb      	ldrb	r3, [r7, #19]
 800479c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d02a      	beq.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80047aa:	4b0b      	ldr	r3, [pc, #44]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80047ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047b0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80047b8:	4907      	ldr	r1, [pc, #28]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80047ba:	4313      	orrs	r3, r2
 80047bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80047c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80047c8:	d108      	bne.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80047ca:	4b03      	ldr	r3, [pc, #12]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80047cc:	68db      	ldr	r3, [r3, #12]
 80047ce:	4a02      	ldr	r2, [pc, #8]	@ (80047d8 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80047d0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80047d4:	60d3      	str	r3, [r2, #12]
 80047d6:	e013      	b.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x534>
 80047d8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80047e0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80047e4:	d10c      	bne.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	3304      	adds	r3, #4
 80047ea:	2101      	movs	r1, #1
 80047ec:	4618      	mov	r0, r3
 80047ee:	f000 f869 	bl	80048c4 <RCCEx_PLLSAI1_Config>
 80047f2:	4603      	mov	r3, r0
 80047f4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80047f6:	7cfb      	ldrb	r3, [r7, #19]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d001      	beq.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 80047fc:	7cfb      	ldrb	r3, [r7, #19]
 80047fe:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004808:	2b00      	cmp	r3, #0
 800480a:	d02f      	beq.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800480c:	4b2c      	ldr	r3, [pc, #176]	@ (80048c0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800480e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004812:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800481a:	4929      	ldr	r1, [pc, #164]	@ (80048c0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800481c:	4313      	orrs	r3, r2
 800481e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004826:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800482a:	d10d      	bne.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	3304      	adds	r3, #4
 8004830:	2102      	movs	r1, #2
 8004832:	4618      	mov	r0, r3
 8004834:	f000 f846 	bl	80048c4 <RCCEx_PLLSAI1_Config>
 8004838:	4603      	mov	r3, r0
 800483a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800483c:	7cfb      	ldrb	r3, [r7, #19]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d014      	beq.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8004842:	7cfb      	ldrb	r3, [r7, #19]
 8004844:	74bb      	strb	r3, [r7, #18]
 8004846:	e011      	b.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800484c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004850:	d10c      	bne.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	3320      	adds	r3, #32
 8004856:	2102      	movs	r1, #2
 8004858:	4618      	mov	r0, r3
 800485a:	f000 f925 	bl	8004aa8 <RCCEx_PLLSAI2_Config>
 800485e:	4603      	mov	r3, r0
 8004860:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004862:	7cfb      	ldrb	r3, [r7, #19]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d001      	beq.n	800486c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8004868:	7cfb      	ldrb	r3, [r7, #19]
 800486a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004874:	2b00      	cmp	r3, #0
 8004876:	d00b      	beq.n	8004890 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004878:	4b11      	ldr	r3, [pc, #68]	@ (80048c0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800487a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800487e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004888:	490d      	ldr	r1, [pc, #52]	@ (80048c0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800488a:	4313      	orrs	r3, r2
 800488c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004898:	2b00      	cmp	r3, #0
 800489a:	d00b      	beq.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800489c:	4b08      	ldr	r3, [pc, #32]	@ (80048c0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800489e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048a2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048ac:	4904      	ldr	r1, [pc, #16]	@ (80048c0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80048ae:	4313      	orrs	r3, r2
 80048b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80048b4:	7cbb      	ldrb	r3, [r7, #18]
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3718      	adds	r7, #24
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd80      	pop	{r7, pc}
 80048be:	bf00      	nop
 80048c0:	40021000 	.word	0x40021000

080048c4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b084      	sub	sp, #16
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80048ce:	2300      	movs	r3, #0
 80048d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80048d2:	4b74      	ldr	r3, [pc, #464]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048d4:	68db      	ldr	r3, [r3, #12]
 80048d6:	f003 0303 	and.w	r3, r3, #3
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d018      	beq.n	8004910 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80048de:	4b71      	ldr	r3, [pc, #452]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048e0:	68db      	ldr	r3, [r3, #12]
 80048e2:	f003 0203 	and.w	r2, r3, #3
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	429a      	cmp	r2, r3
 80048ec:	d10d      	bne.n	800490a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
       ||
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d009      	beq.n	800490a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80048f6:	4b6b      	ldr	r3, [pc, #428]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048f8:	68db      	ldr	r3, [r3, #12]
 80048fa:	091b      	lsrs	r3, r3, #4
 80048fc:	f003 0307 	and.w	r3, r3, #7
 8004900:	1c5a      	adds	r2, r3, #1
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	685b      	ldr	r3, [r3, #4]
       ||
 8004906:	429a      	cmp	r2, r3
 8004908:	d047      	beq.n	800499a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	73fb      	strb	r3, [r7, #15]
 800490e:	e044      	b.n	800499a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	2b03      	cmp	r3, #3
 8004916:	d018      	beq.n	800494a <RCCEx_PLLSAI1_Config+0x86>
 8004918:	2b03      	cmp	r3, #3
 800491a:	d825      	bhi.n	8004968 <RCCEx_PLLSAI1_Config+0xa4>
 800491c:	2b01      	cmp	r3, #1
 800491e:	d002      	beq.n	8004926 <RCCEx_PLLSAI1_Config+0x62>
 8004920:	2b02      	cmp	r3, #2
 8004922:	d009      	beq.n	8004938 <RCCEx_PLLSAI1_Config+0x74>
 8004924:	e020      	b.n	8004968 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004926:	4b5f      	ldr	r3, [pc, #380]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 0302 	and.w	r3, r3, #2
 800492e:	2b00      	cmp	r3, #0
 8004930:	d11d      	bne.n	800496e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004936:	e01a      	b.n	800496e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004938:	4b5a      	ldr	r3, [pc, #360]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004940:	2b00      	cmp	r3, #0
 8004942:	d116      	bne.n	8004972 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004948:	e013      	b.n	8004972 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800494a:	4b56      	ldr	r3, [pc, #344]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004952:	2b00      	cmp	r3, #0
 8004954:	d10f      	bne.n	8004976 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004956:	4b53      	ldr	r3, [pc, #332]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800495e:	2b00      	cmp	r3, #0
 8004960:	d109      	bne.n	8004976 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004966:	e006      	b.n	8004976 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	73fb      	strb	r3, [r7, #15]
      break;
 800496c:	e004      	b.n	8004978 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800496e:	bf00      	nop
 8004970:	e002      	b.n	8004978 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004972:	bf00      	nop
 8004974:	e000      	b.n	8004978 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004976:	bf00      	nop
    }

    if(status == HAL_OK)
 8004978:	7bfb      	ldrb	r3, [r7, #15]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d10d      	bne.n	800499a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800497e:	4b49      	ldr	r3, [pc, #292]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004980:	68db      	ldr	r3, [r3, #12]
 8004982:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6819      	ldr	r1, [r3, #0]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	3b01      	subs	r3, #1
 8004990:	011b      	lsls	r3, r3, #4
 8004992:	430b      	orrs	r3, r1
 8004994:	4943      	ldr	r1, [pc, #268]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004996:	4313      	orrs	r3, r2
 8004998:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800499a:	7bfb      	ldrb	r3, [r7, #15]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d17c      	bne.n	8004a9a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80049a0:	4b40      	ldr	r3, [pc, #256]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a3f      	ldr	r2, [pc, #252]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049a6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80049aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049ac:	f7fb fca4 	bl	80002f8 <HAL_GetTick>
 80049b0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80049b2:	e009      	b.n	80049c8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80049b4:	f7fb fca0 	bl	80002f8 <HAL_GetTick>
 80049b8:	4602      	mov	r2, r0
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	1ad3      	subs	r3, r2, r3
 80049be:	2b02      	cmp	r3, #2
 80049c0:	d902      	bls.n	80049c8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80049c2:	2303      	movs	r3, #3
 80049c4:	73fb      	strb	r3, [r7, #15]
        break;
 80049c6:	e005      	b.n	80049d4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80049c8:	4b36      	ldr	r3, [pc, #216]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d1ef      	bne.n	80049b4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80049d4:	7bfb      	ldrb	r3, [r7, #15]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d15f      	bne.n	8004a9a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d110      	bne.n	8004a02 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80049e0:	4b30      	ldr	r3, [pc, #192]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049e2:	691b      	ldr	r3, [r3, #16]
 80049e4:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 80049e8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80049ec:	687a      	ldr	r2, [r7, #4]
 80049ee:	6892      	ldr	r2, [r2, #8]
 80049f0:	0211      	lsls	r1, r2, #8
 80049f2:	687a      	ldr	r2, [r7, #4]
 80049f4:	68d2      	ldr	r2, [r2, #12]
 80049f6:	06d2      	lsls	r2, r2, #27
 80049f8:	430a      	orrs	r2, r1
 80049fa:	492a      	ldr	r1, [pc, #168]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049fc:	4313      	orrs	r3, r2
 80049fe:	610b      	str	r3, [r1, #16]
 8004a00:	e027      	b.n	8004a52 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d112      	bne.n	8004a2e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004a08:	4b26      	ldr	r3, [pc, #152]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a0a:	691b      	ldr	r3, [r3, #16]
 8004a0c:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004a10:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004a14:	687a      	ldr	r2, [r7, #4]
 8004a16:	6892      	ldr	r2, [r2, #8]
 8004a18:	0211      	lsls	r1, r2, #8
 8004a1a:	687a      	ldr	r2, [r7, #4]
 8004a1c:	6912      	ldr	r2, [r2, #16]
 8004a1e:	0852      	lsrs	r2, r2, #1
 8004a20:	3a01      	subs	r2, #1
 8004a22:	0552      	lsls	r2, r2, #21
 8004a24:	430a      	orrs	r2, r1
 8004a26:	491f      	ldr	r1, [pc, #124]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	610b      	str	r3, [r1, #16]
 8004a2c:	e011      	b.n	8004a52 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004a2e:	4b1d      	ldr	r3, [pc, #116]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a30:	691b      	ldr	r3, [r3, #16]
 8004a32:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004a36:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004a3a:	687a      	ldr	r2, [r7, #4]
 8004a3c:	6892      	ldr	r2, [r2, #8]
 8004a3e:	0211      	lsls	r1, r2, #8
 8004a40:	687a      	ldr	r2, [r7, #4]
 8004a42:	6952      	ldr	r2, [r2, #20]
 8004a44:	0852      	lsrs	r2, r2, #1
 8004a46:	3a01      	subs	r2, #1
 8004a48:	0652      	lsls	r2, r2, #25
 8004a4a:	430a      	orrs	r2, r1
 8004a4c:	4915      	ldr	r1, [pc, #84]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004a52:	4b14      	ldr	r3, [pc, #80]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4a13      	ldr	r2, [pc, #76]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a58:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004a5c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a5e:	f7fb fc4b 	bl	80002f8 <HAL_GetTick>
 8004a62:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004a64:	e009      	b.n	8004a7a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004a66:	f7fb fc47 	bl	80002f8 <HAL_GetTick>
 8004a6a:	4602      	mov	r2, r0
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	1ad3      	subs	r3, r2, r3
 8004a70:	2b02      	cmp	r3, #2
 8004a72:	d902      	bls.n	8004a7a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004a74:	2303      	movs	r3, #3
 8004a76:	73fb      	strb	r3, [r7, #15]
          break;
 8004a78:	e005      	b.n	8004a86 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004a7a:	4b0a      	ldr	r3, [pc, #40]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d0ef      	beq.n	8004a66 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004a86:	7bfb      	ldrb	r3, [r7, #15]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d106      	bne.n	8004a9a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004a8c:	4b05      	ldr	r3, [pc, #20]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a8e:	691a      	ldr	r2, [r3, #16]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	699b      	ldr	r3, [r3, #24]
 8004a94:	4903      	ldr	r1, [pc, #12]	@ (8004aa4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a96:	4313      	orrs	r3, r2
 8004a98:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004a9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	3710      	adds	r7, #16
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}
 8004aa4:	40021000 	.word	0x40021000

08004aa8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b084      	sub	sp, #16
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
 8004ab0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004ab6:	4b69      	ldr	r3, [pc, #420]	@ (8004c5c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004ab8:	68db      	ldr	r3, [r3, #12]
 8004aba:	f003 0303 	and.w	r3, r3, #3
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d018      	beq.n	8004af4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004ac2:	4b66      	ldr	r3, [pc, #408]	@ (8004c5c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004ac4:	68db      	ldr	r3, [r3, #12]
 8004ac6:	f003 0203 	and.w	r2, r3, #3
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	429a      	cmp	r2, r3
 8004ad0:	d10d      	bne.n	8004aee <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
       ||
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d009      	beq.n	8004aee <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004ada:	4b60      	ldr	r3, [pc, #384]	@ (8004c5c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004adc:	68db      	ldr	r3, [r3, #12]
 8004ade:	091b      	lsrs	r3, r3, #4
 8004ae0:	f003 0307 	and.w	r3, r3, #7
 8004ae4:	1c5a      	adds	r2, r3, #1
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	685b      	ldr	r3, [r3, #4]
       ||
 8004aea:	429a      	cmp	r2, r3
 8004aec:	d047      	beq.n	8004b7e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004aee:	2301      	movs	r3, #1
 8004af0:	73fb      	strb	r3, [r7, #15]
 8004af2:	e044      	b.n	8004b7e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	2b03      	cmp	r3, #3
 8004afa:	d018      	beq.n	8004b2e <RCCEx_PLLSAI2_Config+0x86>
 8004afc:	2b03      	cmp	r3, #3
 8004afe:	d825      	bhi.n	8004b4c <RCCEx_PLLSAI2_Config+0xa4>
 8004b00:	2b01      	cmp	r3, #1
 8004b02:	d002      	beq.n	8004b0a <RCCEx_PLLSAI2_Config+0x62>
 8004b04:	2b02      	cmp	r3, #2
 8004b06:	d009      	beq.n	8004b1c <RCCEx_PLLSAI2_Config+0x74>
 8004b08:	e020      	b.n	8004b4c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004b0a:	4b54      	ldr	r3, [pc, #336]	@ (8004c5c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f003 0302 	and.w	r3, r3, #2
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d11d      	bne.n	8004b52 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b1a:	e01a      	b.n	8004b52 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004b1c:	4b4f      	ldr	r3, [pc, #316]	@ (8004c5c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d116      	bne.n	8004b56 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b2c:	e013      	b.n	8004b56 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004b2e:	4b4b      	ldr	r3, [pc, #300]	@ (8004c5c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d10f      	bne.n	8004b5a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004b3a:	4b48      	ldr	r3, [pc, #288]	@ (8004c5c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d109      	bne.n	8004b5a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004b4a:	e006      	b.n	8004b5a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	73fb      	strb	r3, [r7, #15]
      break;
 8004b50:	e004      	b.n	8004b5c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004b52:	bf00      	nop
 8004b54:	e002      	b.n	8004b5c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004b56:	bf00      	nop
 8004b58:	e000      	b.n	8004b5c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004b5a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004b5c:	7bfb      	ldrb	r3, [r7, #15]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d10d      	bne.n	8004b7e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004b62:	4b3e      	ldr	r3, [pc, #248]	@ (8004c5c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b64:	68db      	ldr	r3, [r3, #12]
 8004b66:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6819      	ldr	r1, [r3, #0]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	3b01      	subs	r3, #1
 8004b74:	011b      	lsls	r3, r3, #4
 8004b76:	430b      	orrs	r3, r1
 8004b78:	4938      	ldr	r1, [pc, #224]	@ (8004c5c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004b7e:	7bfb      	ldrb	r3, [r7, #15]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d166      	bne.n	8004c52 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004b84:	4b35      	ldr	r3, [pc, #212]	@ (8004c5c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a34      	ldr	r2, [pc, #208]	@ (8004c5c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004b8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b8e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b90:	f7fb fbb2 	bl	80002f8 <HAL_GetTick>
 8004b94:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004b96:	e009      	b.n	8004bac <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004b98:	f7fb fbae 	bl	80002f8 <HAL_GetTick>
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	1ad3      	subs	r3, r2, r3
 8004ba2:	2b02      	cmp	r3, #2
 8004ba4:	d902      	bls.n	8004bac <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004ba6:	2303      	movs	r3, #3
 8004ba8:	73fb      	strb	r3, [r7, #15]
        break;
 8004baa:	e005      	b.n	8004bb8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004bac:	4b2b      	ldr	r3, [pc, #172]	@ (8004c5c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d1ef      	bne.n	8004b98 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004bb8:	7bfb      	ldrb	r3, [r7, #15]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d149      	bne.n	8004c52 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d110      	bne.n	8004be6 <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004bc4:	4b25      	ldr	r3, [pc, #148]	@ (8004c5c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004bc6:	695b      	ldr	r3, [r3, #20]
 8004bc8:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8004bcc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004bd0:	687a      	ldr	r2, [r7, #4]
 8004bd2:	6892      	ldr	r2, [r2, #8]
 8004bd4:	0211      	lsls	r1, r2, #8
 8004bd6:	687a      	ldr	r2, [r7, #4]
 8004bd8:	68d2      	ldr	r2, [r2, #12]
 8004bda:	06d2      	lsls	r2, r2, #27
 8004bdc:	430a      	orrs	r2, r1
 8004bde:	491f      	ldr	r1, [pc, #124]	@ (8004c5c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004be0:	4313      	orrs	r3, r2
 8004be2:	614b      	str	r3, [r1, #20]
 8004be4:	e011      	b.n	8004c0a <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004be6:	4b1d      	ldr	r3, [pc, #116]	@ (8004c5c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004be8:	695b      	ldr	r3, [r3, #20]
 8004bea:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004bee:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004bf2:	687a      	ldr	r2, [r7, #4]
 8004bf4:	6892      	ldr	r2, [r2, #8]
 8004bf6:	0211      	lsls	r1, r2, #8
 8004bf8:	687a      	ldr	r2, [r7, #4]
 8004bfa:	6912      	ldr	r2, [r2, #16]
 8004bfc:	0852      	lsrs	r2, r2, #1
 8004bfe:	3a01      	subs	r2, #1
 8004c00:	0652      	lsls	r2, r2, #25
 8004c02:	430a      	orrs	r2, r1
 8004c04:	4915      	ldr	r1, [pc, #84]	@ (8004c5c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004c06:	4313      	orrs	r3, r2
 8004c08:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004c0a:	4b14      	ldr	r3, [pc, #80]	@ (8004c5c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a13      	ldr	r2, [pc, #76]	@ (8004c5c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004c10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c14:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c16:	f7fb fb6f 	bl	80002f8 <HAL_GetTick>
 8004c1a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004c1c:	e009      	b.n	8004c32 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004c1e:	f7fb fb6b 	bl	80002f8 <HAL_GetTick>
 8004c22:	4602      	mov	r2, r0
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	1ad3      	subs	r3, r2, r3
 8004c28:	2b02      	cmp	r3, #2
 8004c2a:	d902      	bls.n	8004c32 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8004c2c:	2303      	movs	r3, #3
 8004c2e:	73fb      	strb	r3, [r7, #15]
          break;
 8004c30:	e005      	b.n	8004c3e <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004c32:	4b0a      	ldr	r3, [pc, #40]	@ (8004c5c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d0ef      	beq.n	8004c1e <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 8004c3e:	7bfb      	ldrb	r3, [r7, #15]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d106      	bne.n	8004c52 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004c44:	4b05      	ldr	r3, [pc, #20]	@ (8004c5c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004c46:	695a      	ldr	r2, [r3, #20]
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	695b      	ldr	r3, [r3, #20]
 8004c4c:	4903      	ldr	r1, [pc, #12]	@ (8004c5c <RCCEx_PLLSAI2_Config+0x1b4>)
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004c52:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3710      	adds	r7, #16
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}
 8004c5c:	40021000 	.word	0x40021000

08004c60 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b084      	sub	sp, #16
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	60f8      	str	r0, [r7, #12]
 8004c68:	60b9      	str	r1, [r7, #8]
 8004c6a:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d101      	bne.n	8004c76 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8004c72:	2301      	movs	r3, #1
 8004c74:	e038      	b.n	8004ce8 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d106      	bne.n	8004c90 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2200      	movs	r2, #0
 8004c86:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8004c8a:	68f8      	ldr	r0, [r7, #12]
 8004c8c:	f008 fd80 	bl	800d790 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681a      	ldr	r2, [r3, #0]
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	3308      	adds	r3, #8
 8004c98:	4619      	mov	r1, r3
 8004c9a:	4610      	mov	r0, r2
 8004c9c:	f000 faee 	bl	800527c <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	6818      	ldr	r0, [r3, #0]
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	461a      	mov	r2, r3
 8004caa:	68b9      	ldr	r1, [r7, #8]
 8004cac:	f000 fb76 	bl	800539c <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	6858      	ldr	r0, [r3, #4]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	689a      	ldr	r2, [r3, #8]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cbc:	6879      	ldr	r1, [r7, #4]
 8004cbe:	f000 fbb7 	bl	8005430 <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	68fa      	ldr	r2, [r7, #12]
 8004cc8:	6892      	ldr	r2, [r2, #8]
 8004cca:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	68fa      	ldr	r2, [r7, #12]
 8004cd4:	6892      	ldr	r2, [r2, #8]
 8004cd6:	f041 0101 	orr.w	r1, r1, #1
 8004cda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 8004ce6:	2300      	movs	r3, #0
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	3710      	adds	r7, #16
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}

08004cf0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b082      	sub	sp, #8
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d101      	bne.n	8004d02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004cfe:	2301      	movs	r3, #1
 8004d00:	e049      	b.n	8004d96 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d106      	bne.n	8004d1c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2200      	movs	r2, #0
 8004d12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f000 f841 	bl	8004d9e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2202      	movs	r2, #2
 8004d20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	3304      	adds	r3, #4
 8004d2c:	4619      	mov	r1, r3
 8004d2e:	4610      	mov	r0, r2
 8004d30:	f000 f9e0 	bl	80050f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2201      	movs	r2, #1
 8004d38:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2201      	movs	r2, #1
 8004d48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2201      	movs	r2, #1
 8004d50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2201      	movs	r2, #1
 8004d58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2201      	movs	r2, #1
 8004d60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2201      	movs	r2, #1
 8004d68:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2201      	movs	r2, #1
 8004d78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2201      	movs	r2, #1
 8004d80:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2201      	movs	r2, #1
 8004d88:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2201      	movs	r2, #1
 8004d90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d94:	2300      	movs	r3, #0
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	3708      	adds	r7, #8
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bd80      	pop	{r7, pc}

08004d9e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004d9e:	b480      	push	{r7}
 8004da0:	b083      	sub	sp, #12
 8004da2:	af00      	add	r7, sp, #0
 8004da4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004da6:	bf00      	nop
 8004da8:	370c      	adds	r7, #12
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr
	...

08004db4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b085      	sub	sp, #20
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004dc2:	b2db      	uxtb	r3, r3
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d001      	beq.n	8004dcc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	e04f      	b.n	8004e6c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2202      	movs	r2, #2
 8004dd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	68da      	ldr	r2, [r3, #12]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f042 0201 	orr.w	r2, r2, #1
 8004de2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a23      	ldr	r2, [pc, #140]	@ (8004e78 <HAL_TIM_Base_Start_IT+0xc4>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d01d      	beq.n	8004e2a <HAL_TIM_Base_Start_IT+0x76>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004df6:	d018      	beq.n	8004e2a <HAL_TIM_Base_Start_IT+0x76>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a1f      	ldr	r2, [pc, #124]	@ (8004e7c <HAL_TIM_Base_Start_IT+0xc8>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d013      	beq.n	8004e2a <HAL_TIM_Base_Start_IT+0x76>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a1e      	ldr	r2, [pc, #120]	@ (8004e80 <HAL_TIM_Base_Start_IT+0xcc>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d00e      	beq.n	8004e2a <HAL_TIM_Base_Start_IT+0x76>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a1c      	ldr	r2, [pc, #112]	@ (8004e84 <HAL_TIM_Base_Start_IT+0xd0>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d009      	beq.n	8004e2a <HAL_TIM_Base_Start_IT+0x76>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a1b      	ldr	r2, [pc, #108]	@ (8004e88 <HAL_TIM_Base_Start_IT+0xd4>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d004      	beq.n	8004e2a <HAL_TIM_Base_Start_IT+0x76>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a19      	ldr	r2, [pc, #100]	@ (8004e8c <HAL_TIM_Base_Start_IT+0xd8>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d115      	bne.n	8004e56 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	689a      	ldr	r2, [r3, #8]
 8004e30:	4b17      	ldr	r3, [pc, #92]	@ (8004e90 <HAL_TIM_Base_Start_IT+0xdc>)
 8004e32:	4013      	ands	r3, r2
 8004e34:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2b06      	cmp	r3, #6
 8004e3a:	d015      	beq.n	8004e68 <HAL_TIM_Base_Start_IT+0xb4>
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e42:	d011      	beq.n	8004e68 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f042 0201 	orr.w	r2, r2, #1
 8004e52:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e54:	e008      	b.n	8004e68 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f042 0201 	orr.w	r2, r2, #1
 8004e64:	601a      	str	r2, [r3, #0]
 8004e66:	e000      	b.n	8004e6a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e68:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004e6a:	2300      	movs	r3, #0
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3714      	adds	r7, #20
 8004e70:	46bd      	mov	sp, r7
 8004e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e76:	4770      	bx	lr
 8004e78:	40012c00 	.word	0x40012c00
 8004e7c:	40000400 	.word	0x40000400
 8004e80:	40000800 	.word	0x40000800
 8004e84:	40000c00 	.word	0x40000c00
 8004e88:	40013400 	.word	0x40013400
 8004e8c:	40014000 	.word	0x40014000
 8004e90:	00010007 	.word	0x00010007

08004e94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b084      	sub	sp, #16
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	68db      	ldr	r3, [r3, #12]
 8004ea2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	691b      	ldr	r3, [r3, #16]
 8004eaa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	f003 0302 	and.w	r3, r3, #2
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d020      	beq.n	8004ef8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	f003 0302 	and.w	r3, r3, #2
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d01b      	beq.n	8004ef8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f06f 0202 	mvn.w	r2, #2
 8004ec8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2201      	movs	r2, #1
 8004ece:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	699b      	ldr	r3, [r3, #24]
 8004ed6:	f003 0303 	and.w	r3, r3, #3
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d003      	beq.n	8004ee6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f000 f8e9 	bl	80050b6 <HAL_TIM_IC_CaptureCallback>
 8004ee4:	e005      	b.n	8004ef2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f000 f8db 	bl	80050a2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004eec:	6878      	ldr	r0, [r7, #4]
 8004eee:	f000 f8ec 	bl	80050ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	f003 0304 	and.w	r3, r3, #4
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d020      	beq.n	8004f44 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	f003 0304 	and.w	r3, r3, #4
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d01b      	beq.n	8004f44 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f06f 0204 	mvn.w	r2, #4
 8004f14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2202      	movs	r2, #2
 8004f1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	699b      	ldr	r3, [r3, #24]
 8004f22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d003      	beq.n	8004f32 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f000 f8c3 	bl	80050b6 <HAL_TIM_IC_CaptureCallback>
 8004f30:	e005      	b.n	8004f3e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f000 f8b5 	bl	80050a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f000 f8c6 	bl	80050ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	f003 0308 	and.w	r3, r3, #8
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d020      	beq.n	8004f90 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	f003 0308 	and.w	r3, r3, #8
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d01b      	beq.n	8004f90 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f06f 0208 	mvn.w	r2, #8
 8004f60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2204      	movs	r2, #4
 8004f66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	69db      	ldr	r3, [r3, #28]
 8004f6e:	f003 0303 	and.w	r3, r3, #3
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d003      	beq.n	8004f7e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f76:	6878      	ldr	r0, [r7, #4]
 8004f78:	f000 f89d 	bl	80050b6 <HAL_TIM_IC_CaptureCallback>
 8004f7c:	e005      	b.n	8004f8a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f000 f88f 	bl	80050a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f84:	6878      	ldr	r0, [r7, #4]
 8004f86:	f000 f8a0 	bl	80050ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	f003 0310 	and.w	r3, r3, #16
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d020      	beq.n	8004fdc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f003 0310 	and.w	r3, r3, #16
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d01b      	beq.n	8004fdc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f06f 0210 	mvn.w	r2, #16
 8004fac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2208      	movs	r2, #8
 8004fb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	69db      	ldr	r3, [r3, #28]
 8004fba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d003      	beq.n	8004fca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	f000 f877 	bl	80050b6 <HAL_TIM_IC_CaptureCallback>
 8004fc8:	e005      	b.n	8004fd6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fca:	6878      	ldr	r0, [r7, #4]
 8004fcc:	f000 f869 	bl	80050a2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fd0:	6878      	ldr	r0, [r7, #4]
 8004fd2:	f000 f87a 	bl	80050ca <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	f003 0301 	and.w	r3, r3, #1
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d00c      	beq.n	8005000 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	f003 0301 	and.w	r3, r3, #1
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d007      	beq.n	8005000 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f06f 0201 	mvn.w	r2, #1
 8004ff8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ffa:	6878      	ldr	r0, [r7, #4]
 8004ffc:	f008 f8ce 	bl	800d19c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005006:	2b00      	cmp	r3, #0
 8005008:	d104      	bne.n	8005014 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005010:	2b00      	cmp	r3, #0
 8005012:	d00c      	beq.n	800502e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800501a:	2b00      	cmp	r3, #0
 800501c:	d007      	beq.n	800502e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005026:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005028:	6878      	ldr	r0, [r7, #4]
 800502a:	f000 f913 	bl	8005254 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005034:	2b00      	cmp	r3, #0
 8005036:	d00c      	beq.n	8005052 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800503e:	2b00      	cmp	r3, #0
 8005040:	d007      	beq.n	8005052 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800504a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800504c:	6878      	ldr	r0, [r7, #4]
 800504e:	f000 f90b 	bl	8005268 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005058:	2b00      	cmp	r3, #0
 800505a:	d00c      	beq.n	8005076 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005062:	2b00      	cmp	r3, #0
 8005064:	d007      	beq.n	8005076 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800506e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005070:	6878      	ldr	r0, [r7, #4]
 8005072:	f000 f834 	bl	80050de <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	f003 0320 	and.w	r3, r3, #32
 800507c:	2b00      	cmp	r3, #0
 800507e:	d00c      	beq.n	800509a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	f003 0320 	and.w	r3, r3, #32
 8005086:	2b00      	cmp	r3, #0
 8005088:	d007      	beq.n	800509a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f06f 0220 	mvn.w	r2, #32
 8005092:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	f000 f8d3 	bl	8005240 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800509a:	bf00      	nop
 800509c:	3710      	adds	r7, #16
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}

080050a2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80050a2:	b480      	push	{r7}
 80050a4:	b083      	sub	sp, #12
 80050a6:	af00      	add	r7, sp, #0
 80050a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80050aa:	bf00      	nop
 80050ac:	370c      	adds	r7, #12
 80050ae:	46bd      	mov	sp, r7
 80050b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b4:	4770      	bx	lr

080050b6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80050b6:	b480      	push	{r7}
 80050b8:	b083      	sub	sp, #12
 80050ba:	af00      	add	r7, sp, #0
 80050bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80050be:	bf00      	nop
 80050c0:	370c      	adds	r7, #12
 80050c2:	46bd      	mov	sp, r7
 80050c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c8:	4770      	bx	lr

080050ca <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80050ca:	b480      	push	{r7}
 80050cc:	b083      	sub	sp, #12
 80050ce:	af00      	add	r7, sp, #0
 80050d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80050d2:	bf00      	nop
 80050d4:	370c      	adds	r7, #12
 80050d6:	46bd      	mov	sp, r7
 80050d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050dc:	4770      	bx	lr

080050de <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80050de:	b480      	push	{r7}
 80050e0:	b083      	sub	sp, #12
 80050e2:	af00      	add	r7, sp, #0
 80050e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80050e6:	bf00      	nop
 80050e8:	370c      	adds	r7, #12
 80050ea:	46bd      	mov	sp, r7
 80050ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f0:	4770      	bx	lr
	...

080050f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80050f4:	b480      	push	{r7}
 80050f6:	b085      	sub	sp, #20
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
 80050fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	4a46      	ldr	r2, [pc, #280]	@ (8005220 <TIM_Base_SetConfig+0x12c>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d013      	beq.n	8005134 <TIM_Base_SetConfig+0x40>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005112:	d00f      	beq.n	8005134 <TIM_Base_SetConfig+0x40>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	4a43      	ldr	r2, [pc, #268]	@ (8005224 <TIM_Base_SetConfig+0x130>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d00b      	beq.n	8005134 <TIM_Base_SetConfig+0x40>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	4a42      	ldr	r2, [pc, #264]	@ (8005228 <TIM_Base_SetConfig+0x134>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d007      	beq.n	8005134 <TIM_Base_SetConfig+0x40>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	4a41      	ldr	r2, [pc, #260]	@ (800522c <TIM_Base_SetConfig+0x138>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d003      	beq.n	8005134 <TIM_Base_SetConfig+0x40>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	4a40      	ldr	r2, [pc, #256]	@ (8005230 <TIM_Base_SetConfig+0x13c>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d108      	bne.n	8005146 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800513a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	68fa      	ldr	r2, [r7, #12]
 8005142:	4313      	orrs	r3, r2
 8005144:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	4a35      	ldr	r2, [pc, #212]	@ (8005220 <TIM_Base_SetConfig+0x12c>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d01f      	beq.n	800518e <TIM_Base_SetConfig+0x9a>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005154:	d01b      	beq.n	800518e <TIM_Base_SetConfig+0x9a>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	4a32      	ldr	r2, [pc, #200]	@ (8005224 <TIM_Base_SetConfig+0x130>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d017      	beq.n	800518e <TIM_Base_SetConfig+0x9a>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	4a31      	ldr	r2, [pc, #196]	@ (8005228 <TIM_Base_SetConfig+0x134>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d013      	beq.n	800518e <TIM_Base_SetConfig+0x9a>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	4a30      	ldr	r2, [pc, #192]	@ (800522c <TIM_Base_SetConfig+0x138>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d00f      	beq.n	800518e <TIM_Base_SetConfig+0x9a>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	4a2f      	ldr	r2, [pc, #188]	@ (8005230 <TIM_Base_SetConfig+0x13c>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d00b      	beq.n	800518e <TIM_Base_SetConfig+0x9a>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	4a2e      	ldr	r2, [pc, #184]	@ (8005234 <TIM_Base_SetConfig+0x140>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d007      	beq.n	800518e <TIM_Base_SetConfig+0x9a>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	4a2d      	ldr	r2, [pc, #180]	@ (8005238 <TIM_Base_SetConfig+0x144>)
 8005182:	4293      	cmp	r3, r2
 8005184:	d003      	beq.n	800518e <TIM_Base_SetConfig+0x9a>
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	4a2c      	ldr	r2, [pc, #176]	@ (800523c <TIM_Base_SetConfig+0x148>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d108      	bne.n	80051a0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005194:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	68db      	ldr	r3, [r3, #12]
 800519a:	68fa      	ldr	r2, [r7, #12]
 800519c:	4313      	orrs	r3, r2
 800519e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	695b      	ldr	r3, [r3, #20]
 80051aa:	4313      	orrs	r3, r2
 80051ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	68fa      	ldr	r2, [r7, #12]
 80051b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	689a      	ldr	r2, [r3, #8]
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	681a      	ldr	r2, [r3, #0]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	4a16      	ldr	r2, [pc, #88]	@ (8005220 <TIM_Base_SetConfig+0x12c>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d00f      	beq.n	80051ec <TIM_Base_SetConfig+0xf8>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	4a18      	ldr	r2, [pc, #96]	@ (8005230 <TIM_Base_SetConfig+0x13c>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d00b      	beq.n	80051ec <TIM_Base_SetConfig+0xf8>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	4a17      	ldr	r2, [pc, #92]	@ (8005234 <TIM_Base_SetConfig+0x140>)
 80051d8:	4293      	cmp	r3, r2
 80051da:	d007      	beq.n	80051ec <TIM_Base_SetConfig+0xf8>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	4a16      	ldr	r2, [pc, #88]	@ (8005238 <TIM_Base_SetConfig+0x144>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d003      	beq.n	80051ec <TIM_Base_SetConfig+0xf8>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	4a15      	ldr	r2, [pc, #84]	@ (800523c <TIM_Base_SetConfig+0x148>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d103      	bne.n	80051f4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	691a      	ldr	r2, [r3, #16]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2201      	movs	r2, #1
 80051f8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	691b      	ldr	r3, [r3, #16]
 80051fe:	f003 0301 	and.w	r3, r3, #1
 8005202:	2b01      	cmp	r3, #1
 8005204:	d105      	bne.n	8005212 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	691b      	ldr	r3, [r3, #16]
 800520a:	f023 0201 	bic.w	r2, r3, #1
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	611a      	str	r2, [r3, #16]
  }
}
 8005212:	bf00      	nop
 8005214:	3714      	adds	r7, #20
 8005216:	46bd      	mov	sp, r7
 8005218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521c:	4770      	bx	lr
 800521e:	bf00      	nop
 8005220:	40012c00 	.word	0x40012c00
 8005224:	40000400 	.word	0x40000400
 8005228:	40000800 	.word	0x40000800
 800522c:	40000c00 	.word	0x40000c00
 8005230:	40013400 	.word	0x40013400
 8005234:	40014000 	.word	0x40014000
 8005238:	40014400 	.word	0x40014400
 800523c:	40014800 	.word	0x40014800

08005240 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005240:	b480      	push	{r7}
 8005242:	b083      	sub	sp, #12
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005248:	bf00      	nop
 800524a:	370c      	adds	r7, #12
 800524c:	46bd      	mov	sp, r7
 800524e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005252:	4770      	bx	lr

08005254 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005254:	b480      	push	{r7}
 8005256:	b083      	sub	sp, #12
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800525c:	bf00      	nop
 800525e:	370c      	adds	r7, #12
 8005260:	46bd      	mov	sp, r7
 8005262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005266:	4770      	bx	lr

08005268 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005268:	b480      	push	{r7}
 800526a:	b083      	sub	sp, #12
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005270:	bf00      	nop
 8005272:	370c      	adds	r7, #12
 8005274:	46bd      	mov	sp, r7
 8005276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527a:	4770      	bx	lr

0800527c <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    const FMC_NORSRAM_InitTypeDef *Init)
{
 800527c:	b480      	push	{r7}
 800527e:	b087      	sub	sp, #28
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
 8005284:	6039      	str	r1, [r7, #0]
#if defined(FMC_PCSCNTR_CSCOUNT)
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));
#endif /* FMC_PCSCNTR_CSCOUNT */

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005290:	683a      	ldr	r2, [r7, #0]
 8005292:	6812      	ldr	r2, [r2, #0]
 8005294:	f023 0101 	bic.w	r1, r3, #1
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	689b      	ldr	r3, [r3, #8]
 80052a2:	2b08      	cmp	r3, #8
 80052a4:	d102      	bne.n	80052ac <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80052a6:	2340      	movs	r3, #64	@ 0x40
 80052a8:	617b      	str	r3, [r7, #20]
 80052aa:	e001      	b.n	80052b0 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 80052ac:	2300      	movs	r3, #0
 80052ae:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 80052bc:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 80052c2:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 80052c8:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 80052ce:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 80052d4:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 80052da:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 80052e0:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WaitSignal              | \
 80052e6:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->ExtendedMode            | \
 80052ec:	431a      	orrs	r2, r3
              Init->WriteBurst);
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  btcr_reg = (flashaccess                   | \
 80052f2:	4313      	orrs	r3, r2
 80052f4:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052fa:	693a      	ldr	r2, [r7, #16]
 80052fc:	4313      	orrs	r3, r2
 80052fe:	613b      	str	r3, [r7, #16]
#if defined(FMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005304:	693a      	ldr	r2, [r7, #16]
 8005306:	4313      	orrs	r3, r2
 8005308:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  btcr_reg |= Init->NBLSetupTime;
#endif /* FMC_BCRx_NBLSET */
  btcr_reg |= Init->PageSize;
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800530e:	693a      	ldr	r2, [r7, #16]
 8005310:	4313      	orrs	r3, r2
 8005312:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 8005314:	4b20      	ldr	r3, [pc, #128]	@ (8005398 <FMC_NORSRAM_Init+0x11c>)
 8005316:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800531e:	60fb      	str	r3, [r7, #12]
#if defined(FMC_BCR1_WFDIS)
  mask |= FMC_BCR1_WFDIS;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005326:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  mask |= FMC_BCRx_NBLSET;
#endif /* FMC_BCRx_NBLSET */
  mask |= FMC_BCRx_CPSIZE;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 800532e:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	681a      	ldr	r2, [r3, #0]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	43db      	mvns	r3, r3
 800533e:	ea02 0103 	and.w	r1, r2, r3
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	681a      	ldr	r2, [r3, #0]
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	4319      	orrs	r1, r3
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005354:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005358:	d10c      	bne.n	8005374 <FMC_NORSRAM_Init+0xf8>
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d008      	beq.n	8005374 <FMC_NORSRAM_Init+0xf8>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800536e:	431a      	orrs	r2, r3
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	601a      	str	r2, [r3, #0]
  }
#if defined(FMC_BCR1_WFDIS)

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d006      	beq.n	800538a <FMC_NORSRAM_Init+0x10e>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005384:	431a      	orrs	r2, r3
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	601a      	str	r2, [r3, #0]
        break;
    }
  }
#endif /* FMC_PCSCNTR_CSCOUNT */

  return HAL_OK;
 800538a:	2300      	movs	r3, #0
}
 800538c:	4618      	mov	r0, r3
 800538e:	371c      	adds	r7, #28
 8005390:	46bd      	mov	sp, r7
 8005392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005396:	4770      	bx	lr
 8005398:	0008fb7f 	.word	0x0008fb7f

0800539c <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800539c:	b480      	push	{r7}
 800539e:	b087      	sub	sp, #28
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	60b9      	str	r1, [r7, #8]
 80053a6:	607a      	str	r2, [r7, #4]
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
    Timing->AccessMode;
#else /* FMC_BTRx_DATAHLD */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
 80053b2:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
 80053ba:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	691b      	ldr	r3, [r3, #16]
 80053c0:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
 80053c2:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	695b      	ldr	r3, [r3, #20]
 80053c8:	3b01      	subs	r3, #1
 80053ca:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
 80053cc:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	699b      	ldr	r3, [r3, #24]
 80053d2:	3b02      	subs	r3, #2
 80053d4:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 80053d6:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	69db      	ldr	r3, [r3, #28]
  Device->BTCR[Bank + 1U] =
 80053de:	687a      	ldr	r2, [r7, #4]
 80053e0:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 80053e2:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
#endif /* FMC_BTRx_DATAHLD */

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80053f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80053f6:	d113      	bne.n	8005420 <FMC_NORSRAM_Timing_Init+0x84>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005400:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	695b      	ldr	r3, [r3, #20]
 8005406:	3b01      	subs	r3, #1
 8005408:	051b      	lsls	r3, r3, #20
 800540a:	697a      	ldr	r2, [r7, #20]
 800540c:	4313      	orrs	r3, r2
 800540e:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	431a      	orrs	r2, r3
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005420:	2300      	movs	r3, #0
}
 8005422:	4618      	mov	r0, r3
 8005424:	371c      	adds	r7, #28
 8005426:	46bd      	mov	sp, r7
 8005428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542c:	4770      	bx	lr
	...

08005430 <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8005430:	b480      	push	{r7}
 8005432:	b085      	sub	sp, #20
 8005434:	af00      	add	r7, sp, #0
 8005436:	60f8      	str	r0, [r7, #12]
 8005438:	60b9      	str	r1, [r7, #8]
 800543a:	607a      	str	r2, [r7, #4]
 800543c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005444:	d11d      	bne.n	8005482 <FMC_NORSRAM_Extended_Timing_Init+0x52>
                                                     ((Timing->DataSetupTime)          << FMC_BWTRx_DATAST_Pos)  |
                                                     ((Timing->DataHoldTime)           << FMC_BWTRx_DATAHLD_Pos) |
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
#else /* FMC_BTRx_DATAHLD */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	687a      	ldr	r2, [r7, #4]
 800544a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800544e:	4b13      	ldr	r3, [pc, #76]	@ (800549c <FMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8005450:	4013      	ands	r3, r2
 8005452:	68ba      	ldr	r2, [r7, #8]
 8005454:	6811      	ldr	r1, [r2, #0]
 8005456:	68ba      	ldr	r2, [r7, #8]
 8005458:	6852      	ldr	r2, [r2, #4]
 800545a:	0112      	lsls	r2, r2, #4
 800545c:	4311      	orrs	r1, r2
 800545e:	68ba      	ldr	r2, [r7, #8]
 8005460:	6892      	ldr	r2, [r2, #8]
 8005462:	0212      	lsls	r2, r2, #8
 8005464:	4311      	orrs	r1, r2
 8005466:	68ba      	ldr	r2, [r7, #8]
 8005468:	69d2      	ldr	r2, [r2, #28]
 800546a:	4311      	orrs	r1, r2
 800546c:	68ba      	ldr	r2, [r7, #8]
 800546e:	6912      	ldr	r2, [r2, #16]
 8005470:	0412      	lsls	r2, r2, #16
 8005472:	430a      	orrs	r2, r1
 8005474:	ea43 0102 	orr.w	r1, r3, r2
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	687a      	ldr	r2, [r7, #4]
 800547c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8005480:	e005      	b.n	800548e <FMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
#endif /* FMC_BTRx_DATAHLD */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	687a      	ldr	r2, [r7, #4]
 8005486:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 800548a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800548e:	2300      	movs	r3, #0
}
 8005490:	4618      	mov	r0, r3
 8005492:	3714      	adds	r7, #20
 8005494:	46bd      	mov	sp, r7
 8005496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549a:	4770      	bx	lr
 800549c:	cff00000 	.word	0xcff00000

080054a0 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b08b      	sub	sp, #44	@ 0x2c
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	60f8      	str	r0, [r7, #12]
 80054a8:	60b9      	str	r1, [r7, #8]
 80054aa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681a      	ldr	r2, [r3, #0]
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	fa93 f3a3 	rbit	r3, r3
 80054ba:	613b      	str	r3, [r7, #16]
  return result;
 80054bc:	693b      	ldr	r3, [r7, #16]
 80054be:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80054c0:	69bb      	ldr	r3, [r7, #24]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d101      	bne.n	80054ca <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80054c6:	2320      	movs	r3, #32
 80054c8:	e003      	b.n	80054d2 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80054ca:	69bb      	ldr	r3, [r7, #24]
 80054cc:	fab3 f383 	clz	r3, r3
 80054d0:	b2db      	uxtb	r3, r3
 80054d2:	005b      	lsls	r3, r3, #1
 80054d4:	2103      	movs	r1, #3
 80054d6:	fa01 f303 	lsl.w	r3, r1, r3
 80054da:	43db      	mvns	r3, r3
 80054dc:	401a      	ands	r2, r3
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054e2:	6a3b      	ldr	r3, [r7, #32]
 80054e4:	fa93 f3a3 	rbit	r3, r3
 80054e8:	61fb      	str	r3, [r7, #28]
  return result;
 80054ea:	69fb      	ldr	r3, [r7, #28]
 80054ec:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80054ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d101      	bne.n	80054f8 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80054f4:	2320      	movs	r3, #32
 80054f6:	e003      	b.n	8005500 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80054f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054fa:	fab3 f383 	clz	r3, r3
 80054fe:	b2db      	uxtb	r3, r3
 8005500:	005b      	lsls	r3, r3, #1
 8005502:	6879      	ldr	r1, [r7, #4]
 8005504:	fa01 f303 	lsl.w	r3, r1, r3
 8005508:	431a      	orrs	r2, r3
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	601a      	str	r2, [r3, #0]
}
 800550e:	bf00      	nop
 8005510:	372c      	adds	r7, #44	@ 0x2c
 8005512:	46bd      	mov	sp, r7
 8005514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005518:	4770      	bx	lr

0800551a <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 800551a:	b480      	push	{r7}
 800551c:	b085      	sub	sp, #20
 800551e:	af00      	add	r7, sp, #0
 8005520:	60f8      	str	r0, [r7, #12]
 8005522:	60b9      	str	r1, [r7, #8]
 8005524:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	685a      	ldr	r2, [r3, #4]
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	43db      	mvns	r3, r3
 800552e:	401a      	ands	r2, r3
 8005530:	68bb      	ldr	r3, [r7, #8]
 8005532:	6879      	ldr	r1, [r7, #4]
 8005534:	fb01 f303 	mul.w	r3, r1, r3
 8005538:	431a      	orrs	r2, r3
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	605a      	str	r2, [r3, #4]
}
 800553e:	bf00      	nop
 8005540:	3714      	adds	r7, #20
 8005542:	46bd      	mov	sp, r7
 8005544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005548:	4770      	bx	lr

0800554a <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 800554a:	b480      	push	{r7}
 800554c:	b08b      	sub	sp, #44	@ 0x2c
 800554e:	af00      	add	r7, sp, #0
 8005550:	60f8      	str	r0, [r7, #12]
 8005552:	60b9      	str	r1, [r7, #8]
 8005554:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	689a      	ldr	r2, [r3, #8]
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	fa93 f3a3 	rbit	r3, r3
 8005564:	613b      	str	r3, [r7, #16]
  return result;
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800556a:	69bb      	ldr	r3, [r7, #24]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d101      	bne.n	8005574 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8005570:	2320      	movs	r3, #32
 8005572:	e003      	b.n	800557c <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8005574:	69bb      	ldr	r3, [r7, #24]
 8005576:	fab3 f383 	clz	r3, r3
 800557a:	b2db      	uxtb	r3, r3
 800557c:	005b      	lsls	r3, r3, #1
 800557e:	2103      	movs	r1, #3
 8005580:	fa01 f303 	lsl.w	r3, r1, r3
 8005584:	43db      	mvns	r3, r3
 8005586:	401a      	ands	r2, r3
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800558c:	6a3b      	ldr	r3, [r7, #32]
 800558e:	fa93 f3a3 	rbit	r3, r3
 8005592:	61fb      	str	r3, [r7, #28]
  return result;
 8005594:	69fb      	ldr	r3, [r7, #28]
 8005596:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800559a:	2b00      	cmp	r3, #0
 800559c:	d101      	bne.n	80055a2 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800559e:	2320      	movs	r3, #32
 80055a0:	e003      	b.n	80055aa <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 80055a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a4:	fab3 f383 	clz	r3, r3
 80055a8:	b2db      	uxtb	r3, r3
 80055aa:	005b      	lsls	r3, r3, #1
 80055ac:	6879      	ldr	r1, [r7, #4]
 80055ae:	fa01 f303 	lsl.w	r3, r1, r3
 80055b2:	431a      	orrs	r2, r3
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 80055b8:	bf00      	nop
 80055ba:	372c      	adds	r7, #44	@ 0x2c
 80055bc:	46bd      	mov	sp, r7
 80055be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c2:	4770      	bx	lr

080055c4 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b08b      	sub	sp, #44	@ 0x2c
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	60f8      	str	r0, [r7, #12]
 80055cc:	60b9      	str	r1, [r7, #8]
 80055ce:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	68da      	ldr	r2, [r3, #12]
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055d8:	697b      	ldr	r3, [r7, #20]
 80055da:	fa93 f3a3 	rbit	r3, r3
 80055de:	613b      	str	r3, [r7, #16]
  return result;
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80055e4:	69bb      	ldr	r3, [r7, #24]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d101      	bne.n	80055ee <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80055ea:	2320      	movs	r3, #32
 80055ec:	e003      	b.n	80055f6 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80055ee:	69bb      	ldr	r3, [r7, #24]
 80055f0:	fab3 f383 	clz	r3, r3
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	005b      	lsls	r3, r3, #1
 80055f8:	2103      	movs	r1, #3
 80055fa:	fa01 f303 	lsl.w	r3, r1, r3
 80055fe:	43db      	mvns	r3, r3
 8005600:	401a      	ands	r2, r3
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005606:	6a3b      	ldr	r3, [r7, #32]
 8005608:	fa93 f3a3 	rbit	r3, r3
 800560c:	61fb      	str	r3, [r7, #28]
  return result;
 800560e:	69fb      	ldr	r3, [r7, #28]
 8005610:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8005612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005614:	2b00      	cmp	r3, #0
 8005616:	d101      	bne.n	800561c <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8005618:	2320      	movs	r3, #32
 800561a:	e003      	b.n	8005624 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800561c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800561e:	fab3 f383 	clz	r3, r3
 8005622:	b2db      	uxtb	r3, r3
 8005624:	005b      	lsls	r3, r3, #1
 8005626:	6879      	ldr	r1, [r7, #4]
 8005628:	fa01 f303 	lsl.w	r3, r1, r3
 800562c:	431a      	orrs	r2, r3
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	60da      	str	r2, [r3, #12]
}
 8005632:	bf00      	nop
 8005634:	372c      	adds	r7, #44	@ 0x2c
 8005636:	46bd      	mov	sp, r7
 8005638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563c:	4770      	bx	lr

0800563e <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800563e:	b480      	push	{r7}
 8005640:	b08b      	sub	sp, #44	@ 0x2c
 8005642:	af00      	add	r7, sp, #0
 8005644:	60f8      	str	r0, [r7, #12]
 8005646:	60b9      	str	r1, [r7, #8]
 8005648:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	6a1a      	ldr	r2, [r3, #32]
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	fa93 f3a3 	rbit	r3, r3
 8005658:	613b      	str	r3, [r7, #16]
  return result;
 800565a:	693b      	ldr	r3, [r7, #16]
 800565c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800565e:	69bb      	ldr	r3, [r7, #24]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d101      	bne.n	8005668 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8005664:	2320      	movs	r3, #32
 8005666:	e003      	b.n	8005670 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8005668:	69bb      	ldr	r3, [r7, #24]
 800566a:	fab3 f383 	clz	r3, r3
 800566e:	b2db      	uxtb	r3, r3
 8005670:	009b      	lsls	r3, r3, #2
 8005672:	210f      	movs	r1, #15
 8005674:	fa01 f303 	lsl.w	r3, r1, r3
 8005678:	43db      	mvns	r3, r3
 800567a:	401a      	ands	r2, r3
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005680:	6a3b      	ldr	r3, [r7, #32]
 8005682:	fa93 f3a3 	rbit	r3, r3
 8005686:	61fb      	str	r3, [r7, #28]
  return result;
 8005688:	69fb      	ldr	r3, [r7, #28]
 800568a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800568c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800568e:	2b00      	cmp	r3, #0
 8005690:	d101      	bne.n	8005696 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8005692:	2320      	movs	r3, #32
 8005694:	e003      	b.n	800569e <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8005696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005698:	fab3 f383 	clz	r3, r3
 800569c:	b2db      	uxtb	r3, r3
 800569e:	009b      	lsls	r3, r3, #2
 80056a0:	6879      	ldr	r1, [r7, #4]
 80056a2:	fa01 f303 	lsl.w	r3, r1, r3
 80056a6:	431a      	orrs	r2, r3
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 80056ac:	bf00      	nop
 80056ae:	372c      	adds	r7, #44	@ 0x2c
 80056b0:	46bd      	mov	sp, r7
 80056b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b6:	4770      	bx	lr

080056b8 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b08b      	sub	sp, #44	@ 0x2c
 80056bc:	af00      	add	r7, sp, #0
 80056be:	60f8      	str	r0, [r7, #12]
 80056c0:	60b9      	str	r1, [r7, #8]
 80056c2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	0a1b      	lsrs	r3, r3, #8
 80056cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	fa93 f3a3 	rbit	r3, r3
 80056d4:	613b      	str	r3, [r7, #16]
  return result;
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80056da:	69bb      	ldr	r3, [r7, #24]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d101      	bne.n	80056e4 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 80056e0:	2320      	movs	r3, #32
 80056e2:	e003      	b.n	80056ec <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 80056e4:	69bb      	ldr	r3, [r7, #24]
 80056e6:	fab3 f383 	clz	r3, r3
 80056ea:	b2db      	uxtb	r3, r3
 80056ec:	009b      	lsls	r3, r3, #2
 80056ee:	210f      	movs	r1, #15
 80056f0:	fa01 f303 	lsl.w	r3, r1, r3
 80056f4:	43db      	mvns	r3, r3
 80056f6:	401a      	ands	r2, r3
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	0a1b      	lsrs	r3, r3, #8
 80056fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056fe:	6a3b      	ldr	r3, [r7, #32]
 8005700:	fa93 f3a3 	rbit	r3, r3
 8005704:	61fb      	str	r3, [r7, #28]
  return result;
 8005706:	69fb      	ldr	r3, [r7, #28]
 8005708:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800570a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800570c:	2b00      	cmp	r3, #0
 800570e:	d101      	bne.n	8005714 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8005710:	2320      	movs	r3, #32
 8005712:	e003      	b.n	800571c <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8005714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005716:	fab3 f383 	clz	r3, r3
 800571a:	b2db      	uxtb	r3, r3
 800571c:	009b      	lsls	r3, r3, #2
 800571e:	6879      	ldr	r1, [r7, #4]
 8005720:	fa01 f303 	lsl.w	r3, r1, r3
 8005724:	431a      	orrs	r2, r3
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 800572a:	bf00      	nop
 800572c:	372c      	adds	r7, #44	@ 0x2c
 800572e:	46bd      	mov	sp, r7
 8005730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005734:	4770      	bx	lr

08005736 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8005736:	b580      	push	{r7, lr}
 8005738:	b088      	sub	sp, #32
 800573a:	af00      	add	r7, sp, #0
 800573c:	6078      	str	r0, [r7, #4]
 800573e:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	fa93 f3a3 	rbit	r3, r3
 800574c:	60fb      	str	r3, [r7, #12]
  return result;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d101      	bne.n	800575c <LL_GPIO_Init+0x26>
    return 32U;
 8005758:	2320      	movs	r3, #32
 800575a:	e003      	b.n	8005764 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	fab3 f383 	clz	r3, r3
 8005762:	b2db      	uxtb	r3, r3
 8005764:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8005766:	e048      	b.n	80057fa <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	681a      	ldr	r2, [r3, #0]
 800576c:	2101      	movs	r1, #1
 800576e:	69fb      	ldr	r3, [r7, #28]
 8005770:	fa01 f303 	lsl.w	r3, r1, r3
 8005774:	4013      	ands	r3, r2
 8005776:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8005778:	69bb      	ldr	r3, [r7, #24]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d03a      	beq.n	80057f4 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	2b01      	cmp	r3, #1
 8005784:	d003      	beq.n	800578e <LL_GPIO_Init+0x58>
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	2b02      	cmp	r3, #2
 800578c:	d10e      	bne.n	80057ac <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	689b      	ldr	r3, [r3, #8]
 8005792:	461a      	mov	r2, r3
 8005794:	69b9      	ldr	r1, [r7, #24]
 8005796:	6878      	ldr	r0, [r7, #4]
 8005798:	f7ff fed7 	bl	800554a <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	6819      	ldr	r1, [r3, #0]
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	68db      	ldr	r3, [r3, #12]
 80057a4:	461a      	mov	r2, r3
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f7ff feb7 	bl	800551a <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	691b      	ldr	r3, [r3, #16]
 80057b0:	461a      	mov	r2, r3
 80057b2:	69b9      	ldr	r1, [r7, #24]
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f7ff ff05 	bl	80055c4 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	2b02      	cmp	r3, #2
 80057c0:	d111      	bne.n	80057e6 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 80057c2:	69bb      	ldr	r3, [r7, #24]
 80057c4:	2bff      	cmp	r3, #255	@ 0xff
 80057c6:	d807      	bhi.n	80057d8 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	695b      	ldr	r3, [r3, #20]
 80057cc:	461a      	mov	r2, r3
 80057ce:	69b9      	ldr	r1, [r7, #24]
 80057d0:	6878      	ldr	r0, [r7, #4]
 80057d2:	f7ff ff34 	bl	800563e <LL_GPIO_SetAFPin_0_7>
 80057d6:	e006      	b.n	80057e6 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	695b      	ldr	r3, [r3, #20]
 80057dc:	461a      	mov	r2, r3
 80057de:	69b9      	ldr	r1, [r7, #24]
 80057e0:	6878      	ldr	r0, [r7, #4]
 80057e2:	f7ff ff69 	bl	80056b8 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	461a      	mov	r2, r3
 80057ec:	69b9      	ldr	r1, [r7, #24]
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f7ff fe56 	bl	80054a0 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 80057f4:	69fb      	ldr	r3, [r7, #28]
 80057f6:	3301      	adds	r3, #1
 80057f8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	681a      	ldr	r2, [r3, #0]
 80057fe:	69fb      	ldr	r3, [r7, #28]
 8005800:	fa22 f303 	lsr.w	r3, r2, r3
 8005804:	2b00      	cmp	r3, #0
 8005806:	d1af      	bne.n	8005768 <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 8005808:	2300      	movs	r3, #0
}
 800580a:	4618      	mov	r0, r3
 800580c:	3720      	adds	r7, #32
 800580e:	46bd      	mov	sp, r7
 8005810:	bd80      	pop	{r7, pc}

08005812 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005812:	b084      	sub	sp, #16
 8005814:	b580      	push	{r7, lr}
 8005816:	b084      	sub	sp, #16
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
 800581c:	f107 001c 	add.w	r0, r7, #28
 8005820:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	68db      	ldr	r3, [r3, #12]
 8005828:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8005830:	6878      	ldr	r0, [r7, #4]
 8005832:	f001 fa25 	bl	8006c80 <USB_CoreReset>
 8005836:	4603      	mov	r3, r0
 8005838:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800583a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800583e:	2b00      	cmp	r3, #0
 8005840:	d106      	bne.n	8005850 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005846:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	639a      	str	r2, [r3, #56]	@ 0x38
 800584e:	e005      	b.n	800585c <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005854:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 800585c:	7bfb      	ldrb	r3, [r7, #15]
}
 800585e:	4618      	mov	r0, r3
 8005860:	3710      	adds	r7, #16
 8005862:	46bd      	mov	sp, r7
 8005864:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005868:	b004      	add	sp, #16
 800586a:	4770      	bx	lr

0800586c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800586c:	b480      	push	{r7}
 800586e:	b087      	sub	sp, #28
 8005870:	af00      	add	r7, sp, #0
 8005872:	60f8      	str	r0, [r7, #12]
 8005874:	60b9      	str	r1, [r7, #8]
 8005876:	4613      	mov	r3, r2
 8005878:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800587a:	79fb      	ldrb	r3, [r7, #7]
 800587c:	2b02      	cmp	r3, #2
 800587e:	d165      	bne.n	800594c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	4a3e      	ldr	r2, [pc, #248]	@ (800597c <USB_SetTurnaroundTime+0x110>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d906      	bls.n	8005896 <USB_SetTurnaroundTime+0x2a>
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	4a3d      	ldr	r2, [pc, #244]	@ (8005980 <USB_SetTurnaroundTime+0x114>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d202      	bcs.n	8005896 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005890:	230f      	movs	r3, #15
 8005892:	617b      	str	r3, [r7, #20]
 8005894:	e05c      	b.n	8005950 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	4a39      	ldr	r2, [pc, #228]	@ (8005980 <USB_SetTurnaroundTime+0x114>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d306      	bcc.n	80058ac <USB_SetTurnaroundTime+0x40>
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	4a38      	ldr	r2, [pc, #224]	@ (8005984 <USB_SetTurnaroundTime+0x118>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d202      	bcs.n	80058ac <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80058a6:	230e      	movs	r3, #14
 80058a8:	617b      	str	r3, [r7, #20]
 80058aa:	e051      	b.n	8005950 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	4a35      	ldr	r2, [pc, #212]	@ (8005984 <USB_SetTurnaroundTime+0x118>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d306      	bcc.n	80058c2 <USB_SetTurnaroundTime+0x56>
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	4a34      	ldr	r2, [pc, #208]	@ (8005988 <USB_SetTurnaroundTime+0x11c>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d202      	bcs.n	80058c2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80058bc:	230d      	movs	r3, #13
 80058be:	617b      	str	r3, [r7, #20]
 80058c0:	e046      	b.n	8005950 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	4a30      	ldr	r2, [pc, #192]	@ (8005988 <USB_SetTurnaroundTime+0x11c>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d306      	bcc.n	80058d8 <USB_SetTurnaroundTime+0x6c>
 80058ca:	68bb      	ldr	r3, [r7, #8]
 80058cc:	4a2f      	ldr	r2, [pc, #188]	@ (800598c <USB_SetTurnaroundTime+0x120>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d802      	bhi.n	80058d8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80058d2:	230c      	movs	r3, #12
 80058d4:	617b      	str	r3, [r7, #20]
 80058d6:	e03b      	b.n	8005950 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	4a2c      	ldr	r2, [pc, #176]	@ (800598c <USB_SetTurnaroundTime+0x120>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d906      	bls.n	80058ee <USB_SetTurnaroundTime+0x82>
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	4a2b      	ldr	r2, [pc, #172]	@ (8005990 <USB_SetTurnaroundTime+0x124>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d802      	bhi.n	80058ee <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80058e8:	230b      	movs	r3, #11
 80058ea:	617b      	str	r3, [r7, #20]
 80058ec:	e030      	b.n	8005950 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	4a27      	ldr	r2, [pc, #156]	@ (8005990 <USB_SetTurnaroundTime+0x124>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d906      	bls.n	8005904 <USB_SetTurnaroundTime+0x98>
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	4a26      	ldr	r2, [pc, #152]	@ (8005994 <USB_SetTurnaroundTime+0x128>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d802      	bhi.n	8005904 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80058fe:	230a      	movs	r3, #10
 8005900:	617b      	str	r3, [r7, #20]
 8005902:	e025      	b.n	8005950 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	4a23      	ldr	r2, [pc, #140]	@ (8005994 <USB_SetTurnaroundTime+0x128>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d906      	bls.n	800591a <USB_SetTurnaroundTime+0xae>
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	4a22      	ldr	r2, [pc, #136]	@ (8005998 <USB_SetTurnaroundTime+0x12c>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d202      	bcs.n	800591a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005914:	2309      	movs	r3, #9
 8005916:	617b      	str	r3, [r7, #20]
 8005918:	e01a      	b.n	8005950 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	4a1e      	ldr	r2, [pc, #120]	@ (8005998 <USB_SetTurnaroundTime+0x12c>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d306      	bcc.n	8005930 <USB_SetTurnaroundTime+0xc4>
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	4a1d      	ldr	r2, [pc, #116]	@ (800599c <USB_SetTurnaroundTime+0x130>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d802      	bhi.n	8005930 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800592a:	2308      	movs	r3, #8
 800592c:	617b      	str	r3, [r7, #20]
 800592e:	e00f      	b.n	8005950 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	4a1a      	ldr	r2, [pc, #104]	@ (800599c <USB_SetTurnaroundTime+0x130>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d906      	bls.n	8005946 <USB_SetTurnaroundTime+0xda>
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	4a19      	ldr	r2, [pc, #100]	@ (80059a0 <USB_SetTurnaroundTime+0x134>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d202      	bcs.n	8005946 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005940:	2307      	movs	r3, #7
 8005942:	617b      	str	r3, [r7, #20]
 8005944:	e004      	b.n	8005950 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005946:	2306      	movs	r3, #6
 8005948:	617b      	str	r3, [r7, #20]
 800594a:	e001      	b.n	8005950 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800594c:	2309      	movs	r3, #9
 800594e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	68da      	ldr	r2, [r3, #12]
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	029b      	lsls	r3, r3, #10
 8005964:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005968:	431a      	orrs	r2, r3
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800596e:	2300      	movs	r3, #0
}
 8005970:	4618      	mov	r0, r3
 8005972:	371c      	adds	r7, #28
 8005974:	46bd      	mov	sp, r7
 8005976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597a:	4770      	bx	lr
 800597c:	00d8acbf 	.word	0x00d8acbf
 8005980:	00e4e1c0 	.word	0x00e4e1c0
 8005984:	00f42400 	.word	0x00f42400
 8005988:	01067380 	.word	0x01067380
 800598c:	011a499f 	.word	0x011a499f
 8005990:	01312cff 	.word	0x01312cff
 8005994:	014ca43f 	.word	0x014ca43f
 8005998:	016e3600 	.word	0x016e3600
 800599c:	01a6ab1f 	.word	0x01a6ab1f
 80059a0:	01e84800 	.word	0x01e84800

080059a4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b083      	sub	sp, #12
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	689b      	ldr	r3, [r3, #8]
 80059b0:	f043 0201 	orr.w	r2, r3, #1
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80059b8:	2300      	movs	r3, #0
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	370c      	adds	r7, #12
 80059be:	46bd      	mov	sp, r7
 80059c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c4:	4770      	bx	lr

080059c6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80059c6:	b480      	push	{r7}
 80059c8:	b083      	sub	sp, #12
 80059ca:	af00      	add	r7, sp, #0
 80059cc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	f023 0201 	bic.w	r2, r3, #1
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80059da:	2300      	movs	r3, #0
}
 80059dc:	4618      	mov	r0, r3
 80059de:	370c      	adds	r7, #12
 80059e0:	46bd      	mov	sp, r7
 80059e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e6:	4770      	bx	lr

080059e8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b084      	sub	sp, #16
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
 80059f0:	460b      	mov	r3, r1
 80059f2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80059f4:	2300      	movs	r3, #0
 80059f6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	68db      	ldr	r3, [r3, #12]
 80059fc:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005a04:	78fb      	ldrb	r3, [r7, #3]
 8005a06:	2b01      	cmp	r3, #1
 8005a08:	d115      	bne.n	8005a36 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	68db      	ldr	r3, [r3, #12]
 8005a0e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005a16:	200a      	movs	r0, #10
 8005a18:	f7fa fc7a 	bl	8000310 <HAL_Delay>
      ms += 10U;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	330a      	adds	r3, #10
 8005a20:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f001 f8b3 	bl	8006b8e <USB_GetMode>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	2b01      	cmp	r3, #1
 8005a2c:	d01e      	beq.n	8005a6c <USB_SetCurrentMode+0x84>
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2bc7      	cmp	r3, #199	@ 0xc7
 8005a32:	d9f0      	bls.n	8005a16 <USB_SetCurrentMode+0x2e>
 8005a34:	e01a      	b.n	8005a6c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005a36:	78fb      	ldrb	r3, [r7, #3]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d115      	bne.n	8005a68 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	68db      	ldr	r3, [r3, #12]
 8005a40:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005a48:	200a      	movs	r0, #10
 8005a4a:	f7fa fc61 	bl	8000310 <HAL_Delay>
      ms += 10U;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	330a      	adds	r3, #10
 8005a52:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f001 f89a 	bl	8006b8e <USB_GetMode>
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d005      	beq.n	8005a6c <USB_SetCurrentMode+0x84>
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2bc7      	cmp	r3, #199	@ 0xc7
 8005a64:	d9f0      	bls.n	8005a48 <USB_SetCurrentMode+0x60>
 8005a66:	e001      	b.n	8005a6c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005a68:	2301      	movs	r3, #1
 8005a6a:	e005      	b.n	8005a78 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	2bc8      	cmp	r3, #200	@ 0xc8
 8005a70:	d101      	bne.n	8005a76 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	e000      	b.n	8005a78 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005a76:	2300      	movs	r3, #0
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3710      	adds	r7, #16
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}

08005a80 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005a80:	b084      	sub	sp, #16
 8005a82:	b580      	push	{r7, lr}
 8005a84:	b086      	sub	sp, #24
 8005a86:	af00      	add	r7, sp, #0
 8005a88:	6078      	str	r0, [r7, #4]
 8005a8a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005a8e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005a92:	2300      	movs	r3, #0
 8005a94:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	613b      	str	r3, [r7, #16]
 8005a9e:	e009      	b.n	8005ab4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005aa0:	687a      	ldr	r2, [r7, #4]
 8005aa2:	693b      	ldr	r3, [r7, #16]
 8005aa4:	3340      	adds	r3, #64	@ 0x40
 8005aa6:	009b      	lsls	r3, r3, #2
 8005aa8:	4413      	add	r3, r2
 8005aaa:	2200      	movs	r2, #0
 8005aac:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	3301      	adds	r3, #1
 8005ab2:	613b      	str	r3, [r7, #16]
 8005ab4:	693b      	ldr	r3, [r7, #16]
 8005ab6:	2b0e      	cmp	r3, #14
 8005ab8:	d9f2      	bls.n	8005aa0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005aba:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d11c      	bne.n	8005afc <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	68fa      	ldr	r2, [r7, #12]
 8005acc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005ad0:	f043 0302 	orr.w	r3, r3, #2
 8005ad4:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ada:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	601a      	str	r2, [r3, #0]
 8005afa:	e005      	b.n	8005b08 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b00:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005b0e:	461a      	mov	r2, r3
 8005b10:	2300      	movs	r3, #0
 8005b12:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005b14:	2103      	movs	r1, #3
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	f000 f95a 	bl	8005dd0 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005b1c:	2110      	movs	r1, #16
 8005b1e:	6878      	ldr	r0, [r7, #4]
 8005b20:	f000 f8f6 	bl	8005d10 <USB_FlushTxFifo>
 8005b24:	4603      	mov	r3, r0
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d001      	beq.n	8005b2e <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005b2e:	6878      	ldr	r0, [r7, #4]
 8005b30:	f000 f920 	bl	8005d74 <USB_FlushRxFifo>
 8005b34:	4603      	mov	r3, r0
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d001      	beq.n	8005b3e <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b44:	461a      	mov	r2, r3
 8005b46:	2300      	movs	r3, #0
 8005b48:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b50:	461a      	mov	r2, r3
 8005b52:	2300      	movs	r3, #0
 8005b54:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b5c:	461a      	mov	r2, r3
 8005b5e:	2300      	movs	r3, #0
 8005b60:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005b62:	2300      	movs	r3, #0
 8005b64:	613b      	str	r3, [r7, #16]
 8005b66:	e043      	b.n	8005bf0 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005b68:	693b      	ldr	r3, [r7, #16]
 8005b6a:	015a      	lsls	r2, r3, #5
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	4413      	add	r3, r2
 8005b70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005b7a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005b7e:	d118      	bne.n	8005bb2 <USB_DevInit+0x132>
    {
      if (i == 0U)
 8005b80:	693b      	ldr	r3, [r7, #16]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d10a      	bne.n	8005b9c <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005b86:	693b      	ldr	r3, [r7, #16]
 8005b88:	015a      	lsls	r2, r3, #5
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	4413      	add	r3, r2
 8005b8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b92:	461a      	mov	r2, r3
 8005b94:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005b98:	6013      	str	r3, [r2, #0]
 8005b9a:	e013      	b.n	8005bc4 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005b9c:	693b      	ldr	r3, [r7, #16]
 8005b9e:	015a      	lsls	r2, r3, #5
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	4413      	add	r3, r2
 8005ba4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ba8:	461a      	mov	r2, r3
 8005baa:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005bae:	6013      	str	r3, [r2, #0]
 8005bb0:	e008      	b.n	8005bc4 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	015a      	lsls	r2, r3, #5
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	4413      	add	r3, r2
 8005bba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	015a      	lsls	r2, r3, #5
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	4413      	add	r3, r2
 8005bcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bd0:	461a      	mov	r2, r3
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005bd6:	693b      	ldr	r3, [r7, #16]
 8005bd8:	015a      	lsls	r2, r3, #5
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	4413      	add	r3, r2
 8005bde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005be2:	461a      	mov	r2, r3
 8005be4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005be8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	3301      	adds	r3, #1
 8005bee:	613b      	str	r3, [r7, #16]
 8005bf0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005bf4:	461a      	mov	r2, r3
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d3b5      	bcc.n	8005b68 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	613b      	str	r3, [r7, #16]
 8005c00:	e043      	b.n	8005c8a <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	015a      	lsls	r2, r3, #5
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	4413      	add	r3, r2
 8005c0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005c14:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005c18:	d118      	bne.n	8005c4c <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d10a      	bne.n	8005c36 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	015a      	lsls	r2, r3, #5
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	4413      	add	r3, r2
 8005c28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c2c:	461a      	mov	r2, r3
 8005c2e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005c32:	6013      	str	r3, [r2, #0]
 8005c34:	e013      	b.n	8005c5e <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005c36:	693b      	ldr	r3, [r7, #16]
 8005c38:	015a      	lsls	r2, r3, #5
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	4413      	add	r3, r2
 8005c3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c42:	461a      	mov	r2, r3
 8005c44:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005c48:	6013      	str	r3, [r2, #0]
 8005c4a:	e008      	b.n	8005c5e <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005c4c:	693b      	ldr	r3, [r7, #16]
 8005c4e:	015a      	lsls	r2, r3, #5
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	4413      	add	r3, r2
 8005c54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c58:	461a      	mov	r2, r3
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005c5e:	693b      	ldr	r3, [r7, #16]
 8005c60:	015a      	lsls	r2, r3, #5
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	4413      	add	r3, r2
 8005c66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c6a:	461a      	mov	r2, r3
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005c70:	693b      	ldr	r3, [r7, #16]
 8005c72:	015a      	lsls	r2, r3, #5
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	4413      	add	r3, r2
 8005c78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c7c:	461a      	mov	r2, r3
 8005c7e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005c82:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005c84:	693b      	ldr	r3, [r7, #16]
 8005c86:	3301      	adds	r3, #1
 8005c88:	613b      	str	r3, [r7, #16]
 8005c8a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005c8e:	461a      	mov	r2, r3
 8005c90:	693b      	ldr	r3, [r7, #16]
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d3b5      	bcc.n	8005c02 <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c9c:	691b      	ldr	r3, [r3, #16]
 8005c9e:	68fa      	ldr	r2, [r7, #12]
 8005ca0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005ca4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ca8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2200      	movs	r2, #0
 8005cae:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005cb6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	699b      	ldr	r3, [r3, #24]
 8005cbc:	f043 0210 	orr.w	r2, r3, #16
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	699a      	ldr	r2, [r3, #24]
 8005cc8:	4b10      	ldr	r3, [pc, #64]	@ (8005d0c <USB_DevInit+0x28c>)
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	687a      	ldr	r2, [r7, #4]
 8005cce:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005cd0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d005      	beq.n	8005ce4 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	699b      	ldr	r3, [r3, #24]
 8005cdc:	f043 0208 	orr.w	r2, r3, #8
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005ce4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	d107      	bne.n	8005cfc <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	699b      	ldr	r3, [r3, #24]
 8005cf0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005cf4:	f043 0304 	orr.w	r3, r3, #4
 8005cf8:	687a      	ldr	r2, [r7, #4]
 8005cfa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005cfc:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3718      	adds	r7, #24
 8005d02:	46bd      	mov	sp, r7
 8005d04:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005d08:	b004      	add	sp, #16
 8005d0a:	4770      	bx	lr
 8005d0c:	803c3800 	.word	0x803c3800

08005d10 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b085      	sub	sp, #20
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
 8005d18:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	3301      	adds	r3, #1
 8005d22:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005d2a:	d901      	bls.n	8005d30 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005d2c:	2303      	movs	r3, #3
 8005d2e:	e01b      	b.n	8005d68 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	691b      	ldr	r3, [r3, #16]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	daf2      	bge.n	8005d1e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005d38:	2300      	movs	r3, #0
 8005d3a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	019b      	lsls	r3, r3, #6
 8005d40:	f043 0220 	orr.w	r2, r3, #32
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	3301      	adds	r3, #1
 8005d4c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005d54:	d901      	bls.n	8005d5a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005d56:	2303      	movs	r3, #3
 8005d58:	e006      	b.n	8005d68 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	691b      	ldr	r3, [r3, #16]
 8005d5e:	f003 0320 	and.w	r3, r3, #32
 8005d62:	2b20      	cmp	r3, #32
 8005d64:	d0f0      	beq.n	8005d48 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005d66:	2300      	movs	r3, #0
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	3714      	adds	r7, #20
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d72:	4770      	bx	lr

08005d74 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b085      	sub	sp, #20
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	3301      	adds	r3, #1
 8005d84:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005d8c:	d901      	bls.n	8005d92 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005d8e:	2303      	movs	r3, #3
 8005d90:	e018      	b.n	8005dc4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	691b      	ldr	r3, [r3, #16]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	daf2      	bge.n	8005d80 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2210      	movs	r2, #16
 8005da2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	3301      	adds	r3, #1
 8005da8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005db0:	d901      	bls.n	8005db6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005db2:	2303      	movs	r3, #3
 8005db4:	e006      	b.n	8005dc4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	691b      	ldr	r3, [r3, #16]
 8005dba:	f003 0310 	and.w	r3, r3, #16
 8005dbe:	2b10      	cmp	r3, #16
 8005dc0:	d0f0      	beq.n	8005da4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005dc2:	2300      	movs	r3, #0
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	3714      	adds	r7, #20
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dce:	4770      	bx	lr

08005dd0 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	b085      	sub	sp, #20
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
 8005dd8:	460b      	mov	r3, r1
 8005dda:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005de6:	681a      	ldr	r2, [r3, #0]
 8005de8:	78fb      	ldrb	r3, [r7, #3]
 8005dea:	68f9      	ldr	r1, [r7, #12]
 8005dec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005df0:	4313      	orrs	r3, r2
 8005df2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005df4:	2300      	movs	r3, #0
}
 8005df6:	4618      	mov	r0, r3
 8005df8:	3714      	adds	r7, #20
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e00:	4770      	bx	lr

08005e02 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8005e02:	b480      	push	{r7}
 8005e04:	b087      	sub	sp, #28
 8005e06:	af00      	add	r7, sp, #0
 8005e08:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005e0e:	693b      	ldr	r3, [r7, #16]
 8005e10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e14:	689b      	ldr	r3, [r3, #8]
 8005e16:	f003 0306 	and.w	r3, r3, #6
 8005e1a:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	2b02      	cmp	r3, #2
 8005e20:	d002      	beq.n	8005e28 <USB_GetDevSpeed+0x26>
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2b06      	cmp	r3, #6
 8005e26:	d102      	bne.n	8005e2e <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005e28:	2302      	movs	r3, #2
 8005e2a:	75fb      	strb	r3, [r7, #23]
 8005e2c:	e001      	b.n	8005e32 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 8005e2e:	230f      	movs	r3, #15
 8005e30:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005e32:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e34:	4618      	mov	r0, r3
 8005e36:	371c      	adds	r7, #28
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3e:	4770      	bx	lr

08005e40 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b085      	sub	sp, #20
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
 8005e48:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	781b      	ldrb	r3, [r3, #0]
 8005e52:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	785b      	ldrb	r3, [r3, #1]
 8005e58:	2b01      	cmp	r3, #1
 8005e5a:	d13a      	bne.n	8005ed2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e62:	69da      	ldr	r2, [r3, #28]
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	781b      	ldrb	r3, [r3, #0]
 8005e68:	f003 030f 	and.w	r3, r3, #15
 8005e6c:	2101      	movs	r1, #1
 8005e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8005e72:	b29b      	uxth	r3, r3
 8005e74:	68f9      	ldr	r1, [r7, #12]
 8005e76:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	015a      	lsls	r2, r3, #5
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	4413      	add	r3, r2
 8005e86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d155      	bne.n	8005f40 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	015a      	lsls	r2, r3, #5
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	4413      	add	r3, r2
 8005e9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ea0:	681a      	ldr	r2, [r3, #0]
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	689b      	ldr	r3, [r3, #8]
 8005ea6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	791b      	ldrb	r3, [r3, #4]
 8005eae:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005eb0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	059b      	lsls	r3, r3, #22
 8005eb6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005eb8:	4313      	orrs	r3, r2
 8005eba:	68ba      	ldr	r2, [r7, #8]
 8005ebc:	0151      	lsls	r1, r2, #5
 8005ebe:	68fa      	ldr	r2, [r7, #12]
 8005ec0:	440a      	add	r2, r1
 8005ec2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005ec6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005eca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ece:	6013      	str	r3, [r2, #0]
 8005ed0:	e036      	b.n	8005f40 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ed8:	69da      	ldr	r2, [r3, #28]
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	781b      	ldrb	r3, [r3, #0]
 8005ede:	f003 030f 	and.w	r3, r3, #15
 8005ee2:	2101      	movs	r1, #1
 8005ee4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ee8:	041b      	lsls	r3, r3, #16
 8005eea:	68f9      	ldr	r1, [r7, #12]
 8005eec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	015a      	lsls	r2, r3, #5
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	4413      	add	r3, r2
 8005efc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d11a      	bne.n	8005f40 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	015a      	lsls	r2, r3, #5
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	4413      	add	r3, r2
 8005f12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f16:	681a      	ldr	r2, [r3, #0]
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	791b      	ldrb	r3, [r3, #4]
 8005f24:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005f26:	430b      	orrs	r3, r1
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	68ba      	ldr	r2, [r7, #8]
 8005f2c:	0151      	lsls	r1, r2, #5
 8005f2e:	68fa      	ldr	r2, [r7, #12]
 8005f30:	440a      	add	r2, r1
 8005f32:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005f3e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005f40:	2300      	movs	r3, #0
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	3714      	adds	r7, #20
 8005f46:	46bd      	mov	sp, r7
 8005f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4c:	4770      	bx	lr
	...

08005f50 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005f50:	b480      	push	{r7}
 8005f52:	b085      	sub	sp, #20
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
 8005f58:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	781b      	ldrb	r3, [r3, #0]
 8005f62:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	785b      	ldrb	r3, [r3, #1]
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d161      	bne.n	8006030 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	015a      	lsls	r2, r3, #5
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	4413      	add	r3, r2
 8005f74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f7e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f82:	d11f      	bne.n	8005fc4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	015a      	lsls	r2, r3, #5
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	4413      	add	r3, r2
 8005f8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	68ba      	ldr	r2, [r7, #8]
 8005f94:	0151      	lsls	r1, r2, #5
 8005f96:	68fa      	ldr	r2, [r7, #12]
 8005f98:	440a      	add	r2, r1
 8005f9a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005f9e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005fa2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	015a      	lsls	r2, r3, #5
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	4413      	add	r3, r2
 8005fac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	68ba      	ldr	r2, [r7, #8]
 8005fb4:	0151      	lsls	r1, r2, #5
 8005fb6:	68fa      	ldr	r2, [r7, #12]
 8005fb8:	440a      	add	r2, r1
 8005fba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005fbe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005fc2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	781b      	ldrb	r3, [r3, #0]
 8005fd0:	f003 030f 	and.w	r3, r3, #15
 8005fd4:	2101      	movs	r1, #1
 8005fd6:	fa01 f303 	lsl.w	r3, r1, r3
 8005fda:	b29b      	uxth	r3, r3
 8005fdc:	43db      	mvns	r3, r3
 8005fde:	68f9      	ldr	r1, [r7, #12]
 8005fe0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005fe4:	4013      	ands	r3, r2
 8005fe6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005fee:	69da      	ldr	r2, [r3, #28]
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	781b      	ldrb	r3, [r3, #0]
 8005ff4:	f003 030f 	and.w	r3, r3, #15
 8005ff8:	2101      	movs	r1, #1
 8005ffa:	fa01 f303 	lsl.w	r3, r1, r3
 8005ffe:	b29b      	uxth	r3, r3
 8006000:	43db      	mvns	r3, r3
 8006002:	68f9      	ldr	r1, [r7, #12]
 8006004:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006008:	4013      	ands	r3, r2
 800600a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	015a      	lsls	r2, r3, #5
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	4413      	add	r3, r2
 8006014:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006018:	681a      	ldr	r2, [r3, #0]
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	0159      	lsls	r1, r3, #5
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	440b      	add	r3, r1
 8006022:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006026:	4619      	mov	r1, r3
 8006028:	4b35      	ldr	r3, [pc, #212]	@ (8006100 <USB_DeactivateEndpoint+0x1b0>)
 800602a:	4013      	ands	r3, r2
 800602c:	600b      	str	r3, [r1, #0]
 800602e:	e060      	b.n	80060f2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	015a      	lsls	r2, r3, #5
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	4413      	add	r3, r2
 8006038:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006042:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006046:	d11f      	bne.n	8006088 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	015a      	lsls	r2, r3, #5
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	4413      	add	r3, r2
 8006050:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	68ba      	ldr	r2, [r7, #8]
 8006058:	0151      	lsls	r1, r2, #5
 800605a:	68fa      	ldr	r2, [r7, #12]
 800605c:	440a      	add	r2, r1
 800605e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006062:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006066:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	015a      	lsls	r2, r3, #5
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	4413      	add	r3, r2
 8006070:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	68ba      	ldr	r2, [r7, #8]
 8006078:	0151      	lsls	r1, r2, #5
 800607a:	68fa      	ldr	r2, [r7, #12]
 800607c:	440a      	add	r2, r1
 800607e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006082:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006086:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800608e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	781b      	ldrb	r3, [r3, #0]
 8006094:	f003 030f 	and.w	r3, r3, #15
 8006098:	2101      	movs	r1, #1
 800609a:	fa01 f303 	lsl.w	r3, r1, r3
 800609e:	041b      	lsls	r3, r3, #16
 80060a0:	43db      	mvns	r3, r3
 80060a2:	68f9      	ldr	r1, [r7, #12]
 80060a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80060a8:	4013      	ands	r3, r2
 80060aa:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060b2:	69da      	ldr	r2, [r3, #28]
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	781b      	ldrb	r3, [r3, #0]
 80060b8:	f003 030f 	and.w	r3, r3, #15
 80060bc:	2101      	movs	r1, #1
 80060be:	fa01 f303 	lsl.w	r3, r1, r3
 80060c2:	041b      	lsls	r3, r3, #16
 80060c4:	43db      	mvns	r3, r3
 80060c6:	68f9      	ldr	r1, [r7, #12]
 80060c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80060cc:	4013      	ands	r3, r2
 80060ce:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	015a      	lsls	r2, r3, #5
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	4413      	add	r3, r2
 80060d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060dc:	681a      	ldr	r2, [r3, #0]
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	0159      	lsls	r1, r3, #5
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	440b      	add	r3, r1
 80060e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060ea:	4619      	mov	r1, r3
 80060ec:	4b05      	ldr	r3, [pc, #20]	@ (8006104 <USB_DeactivateEndpoint+0x1b4>)
 80060ee:	4013      	ands	r3, r2
 80060f0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80060f2:	2300      	movs	r3, #0
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	3714      	adds	r7, #20
 80060f8:	46bd      	mov	sp, r7
 80060fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fe:	4770      	bx	lr
 8006100:	ec337800 	.word	0xec337800
 8006104:	eff37800 	.word	0xeff37800

08006108 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b086      	sub	sp, #24
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
 8006110:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	781b      	ldrb	r3, [r3, #0]
 800611a:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	785b      	ldrb	r3, [r3, #1]
 8006120:	2b01      	cmp	r3, #1
 8006122:	f040 812d 	bne.w	8006380 <USB_EPStartXfer+0x278>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	691b      	ldr	r3, [r3, #16]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d132      	bne.n	8006194 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800612e:	693b      	ldr	r3, [r7, #16]
 8006130:	015a      	lsls	r2, r3, #5
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	4413      	add	r3, r2
 8006136:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800613a:	691b      	ldr	r3, [r3, #16]
 800613c:	693a      	ldr	r2, [r7, #16]
 800613e:	0151      	lsls	r1, r2, #5
 8006140:	697a      	ldr	r2, [r7, #20]
 8006142:	440a      	add	r2, r1
 8006144:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006148:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800614c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006150:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006152:	693b      	ldr	r3, [r7, #16]
 8006154:	015a      	lsls	r2, r3, #5
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	4413      	add	r3, r2
 800615a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800615e:	691b      	ldr	r3, [r3, #16]
 8006160:	693a      	ldr	r2, [r7, #16]
 8006162:	0151      	lsls	r1, r2, #5
 8006164:	697a      	ldr	r2, [r7, #20]
 8006166:	440a      	add	r2, r1
 8006168:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800616c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006170:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	015a      	lsls	r2, r3, #5
 8006176:	697b      	ldr	r3, [r7, #20]
 8006178:	4413      	add	r3, r2
 800617a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800617e:	691b      	ldr	r3, [r3, #16]
 8006180:	693a      	ldr	r2, [r7, #16]
 8006182:	0151      	lsls	r1, r2, #5
 8006184:	697a      	ldr	r2, [r7, #20]
 8006186:	440a      	add	r2, r1
 8006188:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800618c:	0cdb      	lsrs	r3, r3, #19
 800618e:	04db      	lsls	r3, r3, #19
 8006190:	6113      	str	r3, [r2, #16]
 8006192:	e097      	b.n	80062c4 <USB_EPStartXfer+0x1bc>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006194:	693b      	ldr	r3, [r7, #16]
 8006196:	015a      	lsls	r2, r3, #5
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	4413      	add	r3, r2
 800619c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061a0:	691b      	ldr	r3, [r3, #16]
 80061a2:	693a      	ldr	r2, [r7, #16]
 80061a4:	0151      	lsls	r1, r2, #5
 80061a6:	697a      	ldr	r2, [r7, #20]
 80061a8:	440a      	add	r2, r1
 80061aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80061ae:	0cdb      	lsrs	r3, r3, #19
 80061b0:	04db      	lsls	r3, r3, #19
 80061b2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80061b4:	693b      	ldr	r3, [r7, #16]
 80061b6:	015a      	lsls	r2, r3, #5
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	4413      	add	r3, r2
 80061bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061c0:	691b      	ldr	r3, [r3, #16]
 80061c2:	693a      	ldr	r2, [r7, #16]
 80061c4:	0151      	lsls	r1, r2, #5
 80061c6:	697a      	ldr	r2, [r7, #20]
 80061c8:	440a      	add	r2, r1
 80061ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80061ce:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80061d2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80061d6:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d11a      	bne.n	8006214 <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	691a      	ldr	r2, [r3, #16]
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	689b      	ldr	r3, [r3, #8]
 80061e6:	429a      	cmp	r2, r3
 80061e8:	d903      	bls.n	80061f2 <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	689a      	ldr	r2, [r3, #8]
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80061f2:	693b      	ldr	r3, [r7, #16]
 80061f4:	015a      	lsls	r2, r3, #5
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	4413      	add	r3, r2
 80061fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061fe:	691b      	ldr	r3, [r3, #16]
 8006200:	693a      	ldr	r2, [r7, #16]
 8006202:	0151      	lsls	r1, r2, #5
 8006204:	697a      	ldr	r2, [r7, #20]
 8006206:	440a      	add	r2, r1
 8006208:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800620c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006210:	6113      	str	r3, [r2, #16]
 8006212:	e044      	b.n	800629e <USB_EPStartXfer+0x196>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	691a      	ldr	r2, [r3, #16]
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	4413      	add	r3, r2
 800621e:	1e5a      	subs	r2, r3, #1
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	689b      	ldr	r3, [r3, #8]
 8006224:	fbb2 f3f3 	udiv	r3, r2, r3
 8006228:	81fb      	strh	r3, [r7, #14]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	015a      	lsls	r2, r3, #5
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	4413      	add	r3, r2
 8006232:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006236:	691a      	ldr	r2, [r3, #16]
 8006238:	89fb      	ldrh	r3, [r7, #14]
 800623a:	04d9      	lsls	r1, r3, #19
 800623c:	4b8f      	ldr	r3, [pc, #572]	@ (800647c <USB_EPStartXfer+0x374>)
 800623e:	400b      	ands	r3, r1
 8006240:	6939      	ldr	r1, [r7, #16]
 8006242:	0148      	lsls	r0, r1, #5
 8006244:	6979      	ldr	r1, [r7, #20]
 8006246:	4401      	add	r1, r0
 8006248:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800624c:	4313      	orrs	r3, r2
 800624e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	791b      	ldrb	r3, [r3, #4]
 8006254:	2b01      	cmp	r3, #1
 8006256:	d122      	bne.n	800629e <USB_EPStartXfer+0x196>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006258:	693b      	ldr	r3, [r7, #16]
 800625a:	015a      	lsls	r2, r3, #5
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	4413      	add	r3, r2
 8006260:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006264:	691b      	ldr	r3, [r3, #16]
 8006266:	693a      	ldr	r2, [r7, #16]
 8006268:	0151      	lsls	r1, r2, #5
 800626a:	697a      	ldr	r2, [r7, #20]
 800626c:	440a      	add	r2, r1
 800626e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006272:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8006276:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	015a      	lsls	r2, r3, #5
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	4413      	add	r3, r2
 8006280:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006284:	691a      	ldr	r2, [r3, #16]
 8006286:	89fb      	ldrh	r3, [r7, #14]
 8006288:	075b      	lsls	r3, r3, #29
 800628a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800628e:	6939      	ldr	r1, [r7, #16]
 8006290:	0148      	lsls	r0, r1, #5
 8006292:	6979      	ldr	r1, [r7, #20]
 8006294:	4401      	add	r1, r0
 8006296:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800629a:	4313      	orrs	r3, r2
 800629c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	015a      	lsls	r2, r3, #5
 80062a2:	697b      	ldr	r3, [r7, #20]
 80062a4:	4413      	add	r3, r2
 80062a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062aa:	691a      	ldr	r2, [r3, #16]
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	691b      	ldr	r3, [r3, #16]
 80062b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062b4:	6939      	ldr	r1, [r7, #16]
 80062b6:	0148      	lsls	r0, r1, #5
 80062b8:	6979      	ldr	r1, [r7, #20]
 80062ba:	4401      	add	r1, r0
 80062bc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80062c0:	4313      	orrs	r3, r2
 80062c2:	610b      	str	r3, [r1, #16]
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	015a      	lsls	r2, r3, #5
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	4413      	add	r3, r2
 80062cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	693a      	ldr	r2, [r7, #16]
 80062d4:	0151      	lsls	r1, r2, #5
 80062d6:	697a      	ldr	r2, [r7, #20]
 80062d8:	440a      	add	r2, r1
 80062da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80062de:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80062e2:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	791b      	ldrb	r3, [r3, #4]
 80062e8:	2b01      	cmp	r3, #1
 80062ea:	d015      	beq.n	8006318 <USB_EPStartXfer+0x210>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	691b      	ldr	r3, [r3, #16]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	f000 813a 	beq.w	800656a <USB_EPStartXfer+0x462>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	781b      	ldrb	r3, [r3, #0]
 8006302:	f003 030f 	and.w	r3, r3, #15
 8006306:	2101      	movs	r1, #1
 8006308:	fa01 f303 	lsl.w	r3, r1, r3
 800630c:	6979      	ldr	r1, [r7, #20]
 800630e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006312:	4313      	orrs	r3, r2
 8006314:	634b      	str	r3, [r1, #52]	@ 0x34
 8006316:	e128      	b.n	800656a <USB_EPStartXfer+0x462>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800631e:	689b      	ldr	r3, [r3, #8]
 8006320:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006324:	2b00      	cmp	r3, #0
 8006326:	d110      	bne.n	800634a <USB_EPStartXfer+0x242>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006328:	693b      	ldr	r3, [r7, #16]
 800632a:	015a      	lsls	r2, r3, #5
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	4413      	add	r3, r2
 8006330:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	693a      	ldr	r2, [r7, #16]
 8006338:	0151      	lsls	r1, r2, #5
 800633a:	697a      	ldr	r2, [r7, #20]
 800633c:	440a      	add	r2, r1
 800633e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006342:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006346:	6013      	str	r3, [r2, #0]
 8006348:	e00f      	b.n	800636a <USB_EPStartXfer+0x262>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800634a:	693b      	ldr	r3, [r7, #16]
 800634c:	015a      	lsls	r2, r3, #5
 800634e:	697b      	ldr	r3, [r7, #20]
 8006350:	4413      	add	r3, r2
 8006352:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	693a      	ldr	r2, [r7, #16]
 800635a:	0151      	lsls	r1, r2, #5
 800635c:	697a      	ldr	r2, [r7, #20]
 800635e:	440a      	add	r2, r1
 8006360:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006364:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006368:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	68d9      	ldr	r1, [r3, #12]
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	781a      	ldrb	r2, [r3, #0]
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	691b      	ldr	r3, [r3, #16]
 8006376:	b29b      	uxth	r3, r3
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f000 f9a7 	bl	80066cc <USB_WritePacket>
 800637e:	e0f4      	b.n	800656a <USB_EPStartXfer+0x462>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	015a      	lsls	r2, r3, #5
 8006384:	697b      	ldr	r3, [r7, #20]
 8006386:	4413      	add	r3, r2
 8006388:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800638c:	691b      	ldr	r3, [r3, #16]
 800638e:	693a      	ldr	r2, [r7, #16]
 8006390:	0151      	lsls	r1, r2, #5
 8006392:	697a      	ldr	r2, [r7, #20]
 8006394:	440a      	add	r2, r1
 8006396:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800639a:	0cdb      	lsrs	r3, r3, #19
 800639c:	04db      	lsls	r3, r3, #19
 800639e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80063a0:	693b      	ldr	r3, [r7, #16]
 80063a2:	015a      	lsls	r2, r3, #5
 80063a4:	697b      	ldr	r3, [r7, #20]
 80063a6:	4413      	add	r3, r2
 80063a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063ac:	691b      	ldr	r3, [r3, #16]
 80063ae:	693a      	ldr	r2, [r7, #16]
 80063b0:	0151      	lsls	r1, r2, #5
 80063b2:	697a      	ldr	r2, [r7, #20]
 80063b4:	440a      	add	r2, r1
 80063b6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80063ba:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80063be:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80063c2:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80063c4:	693b      	ldr	r3, [r7, #16]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d12f      	bne.n	800642a <USB_EPStartXfer+0x322>
    {
      if (ep->xfer_len > 0U)
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	691b      	ldr	r3, [r3, #16]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d003      	beq.n	80063da <USB_EPStartXfer+0x2d2>
      {
        ep->xfer_len = ep->maxpacket;
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	689a      	ldr	r2, [r3, #8]
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	689a      	ldr	r2, [r3, #8]
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	015a      	lsls	r2, r3, #5
 80063e6:	697b      	ldr	r3, [r7, #20]
 80063e8:	4413      	add	r3, r2
 80063ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063ee:	691a      	ldr	r2, [r3, #16]
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	6a1b      	ldr	r3, [r3, #32]
 80063f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063f8:	6939      	ldr	r1, [r7, #16]
 80063fa:	0148      	lsls	r0, r1, #5
 80063fc:	6979      	ldr	r1, [r7, #20]
 80063fe:	4401      	add	r1, r0
 8006400:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006404:	4313      	orrs	r3, r2
 8006406:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006408:	693b      	ldr	r3, [r7, #16]
 800640a:	015a      	lsls	r2, r3, #5
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	4413      	add	r3, r2
 8006410:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006414:	691b      	ldr	r3, [r3, #16]
 8006416:	693a      	ldr	r2, [r7, #16]
 8006418:	0151      	lsls	r1, r2, #5
 800641a:	697a      	ldr	r2, [r7, #20]
 800641c:	440a      	add	r2, r1
 800641e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006422:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006426:	6113      	str	r3, [r2, #16]
 8006428:	e062      	b.n	80064f0 <USB_EPStartXfer+0x3e8>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	691b      	ldr	r3, [r3, #16]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d126      	bne.n	8006480 <USB_EPStartXfer+0x378>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8006432:	693b      	ldr	r3, [r7, #16]
 8006434:	015a      	lsls	r2, r3, #5
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	4413      	add	r3, r2
 800643a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800643e:	691a      	ldr	r2, [r3, #16]
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	689b      	ldr	r3, [r3, #8]
 8006444:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006448:	6939      	ldr	r1, [r7, #16]
 800644a:	0148      	lsls	r0, r1, #5
 800644c:	6979      	ldr	r1, [r7, #20]
 800644e:	4401      	add	r1, r0
 8006450:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006454:	4313      	orrs	r3, r2
 8006456:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006458:	693b      	ldr	r3, [r7, #16]
 800645a:	015a      	lsls	r2, r3, #5
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	4413      	add	r3, r2
 8006460:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006464:	691b      	ldr	r3, [r3, #16]
 8006466:	693a      	ldr	r2, [r7, #16]
 8006468:	0151      	lsls	r1, r2, #5
 800646a:	697a      	ldr	r2, [r7, #20]
 800646c:	440a      	add	r2, r1
 800646e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006472:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006476:	6113      	str	r3, [r2, #16]
 8006478:	e03a      	b.n	80064f0 <USB_EPStartXfer+0x3e8>
 800647a:	bf00      	nop
 800647c:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	691a      	ldr	r2, [r3, #16]
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	689b      	ldr	r3, [r3, #8]
 8006488:	4413      	add	r3, r2
 800648a:	1e5a      	subs	r2, r3, #1
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	689b      	ldr	r3, [r3, #8]
 8006490:	fbb2 f3f3 	udiv	r3, r2, r3
 8006494:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	689b      	ldr	r3, [r3, #8]
 800649a:	89fa      	ldrh	r2, [r7, #14]
 800649c:	fb03 f202 	mul.w	r2, r3, r2
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80064a4:	693b      	ldr	r3, [r7, #16]
 80064a6:	015a      	lsls	r2, r3, #5
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	4413      	add	r3, r2
 80064ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064b0:	691a      	ldr	r2, [r3, #16]
 80064b2:	89fb      	ldrh	r3, [r7, #14]
 80064b4:	04d9      	lsls	r1, r3, #19
 80064b6:	4b2f      	ldr	r3, [pc, #188]	@ (8006574 <USB_EPStartXfer+0x46c>)
 80064b8:	400b      	ands	r3, r1
 80064ba:	6939      	ldr	r1, [r7, #16]
 80064bc:	0148      	lsls	r0, r1, #5
 80064be:	6979      	ldr	r1, [r7, #20]
 80064c0:	4401      	add	r1, r0
 80064c2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80064c6:	4313      	orrs	r3, r2
 80064c8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80064ca:	693b      	ldr	r3, [r7, #16]
 80064cc:	015a      	lsls	r2, r3, #5
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	4413      	add	r3, r2
 80064d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064d6:	691a      	ldr	r2, [r3, #16]
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	6a1b      	ldr	r3, [r3, #32]
 80064dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80064e0:	6939      	ldr	r1, [r7, #16]
 80064e2:	0148      	lsls	r0, r1, #5
 80064e4:	6979      	ldr	r1, [r7, #20]
 80064e6:	4401      	add	r1, r0
 80064e8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80064ec:	4313      	orrs	r3, r2
 80064ee:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	791b      	ldrb	r3, [r3, #4]
 80064f4:	2b01      	cmp	r3, #1
 80064f6:	d128      	bne.n	800654a <USB_EPStartXfer+0x442>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80064f8:	697b      	ldr	r3, [r7, #20]
 80064fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064fe:	689b      	ldr	r3, [r3, #8]
 8006500:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006504:	2b00      	cmp	r3, #0
 8006506:	d110      	bne.n	800652a <USB_EPStartXfer+0x422>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006508:	693b      	ldr	r3, [r7, #16]
 800650a:	015a      	lsls	r2, r3, #5
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	4413      	add	r3, r2
 8006510:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	693a      	ldr	r2, [r7, #16]
 8006518:	0151      	lsls	r1, r2, #5
 800651a:	697a      	ldr	r2, [r7, #20]
 800651c:	440a      	add	r2, r1
 800651e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006522:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006526:	6013      	str	r3, [r2, #0]
 8006528:	e00f      	b.n	800654a <USB_EPStartXfer+0x442>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800652a:	693b      	ldr	r3, [r7, #16]
 800652c:	015a      	lsls	r2, r3, #5
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	4413      	add	r3, r2
 8006532:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	693a      	ldr	r2, [r7, #16]
 800653a:	0151      	lsls	r1, r2, #5
 800653c:	697a      	ldr	r2, [r7, #20]
 800653e:	440a      	add	r2, r1
 8006540:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006544:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006548:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800654a:	693b      	ldr	r3, [r7, #16]
 800654c:	015a      	lsls	r2, r3, #5
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	4413      	add	r3, r2
 8006552:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	693a      	ldr	r2, [r7, #16]
 800655a:	0151      	lsls	r1, r2, #5
 800655c:	697a      	ldr	r2, [r7, #20]
 800655e:	440a      	add	r2, r1
 8006560:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006564:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006568:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800656a:	2300      	movs	r3, #0
}
 800656c:	4618      	mov	r0, r3
 800656e:	3718      	adds	r7, #24
 8006570:	46bd      	mov	sp, r7
 8006572:	bd80      	pop	{r7, pc}
 8006574:	1ff80000 	.word	0x1ff80000

08006578 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006578:	b480      	push	{r7}
 800657a:	b087      	sub	sp, #28
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
 8006580:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006582:	2300      	movs	r3, #0
 8006584:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006586:	2300      	movs	r3, #0
 8006588:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	785b      	ldrb	r3, [r3, #1]
 8006592:	2b01      	cmp	r3, #1
 8006594:	d14a      	bne.n	800662c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	781b      	ldrb	r3, [r3, #0]
 800659a:	015a      	lsls	r2, r3, #5
 800659c:	693b      	ldr	r3, [r7, #16]
 800659e:	4413      	add	r3, r2
 80065a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80065aa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80065ae:	f040 8086 	bne.w	80066be <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	781b      	ldrb	r3, [r3, #0]
 80065b6:	015a      	lsls	r2, r3, #5
 80065b8:	693b      	ldr	r3, [r7, #16]
 80065ba:	4413      	add	r3, r2
 80065bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	683a      	ldr	r2, [r7, #0]
 80065c4:	7812      	ldrb	r2, [r2, #0]
 80065c6:	0151      	lsls	r1, r2, #5
 80065c8:	693a      	ldr	r2, [r7, #16]
 80065ca:	440a      	add	r2, r1
 80065cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80065d0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80065d4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	781b      	ldrb	r3, [r3, #0]
 80065da:	015a      	lsls	r2, r3, #5
 80065dc:	693b      	ldr	r3, [r7, #16]
 80065de:	4413      	add	r3, r2
 80065e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	683a      	ldr	r2, [r7, #0]
 80065e8:	7812      	ldrb	r2, [r2, #0]
 80065ea:	0151      	lsls	r1, r2, #5
 80065ec:	693a      	ldr	r2, [r7, #16]
 80065ee:	440a      	add	r2, r1
 80065f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80065f4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80065f8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	3301      	adds	r3, #1
 80065fe:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006606:	4293      	cmp	r3, r2
 8006608:	d902      	bls.n	8006610 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800660a:	2301      	movs	r3, #1
 800660c:	75fb      	strb	r3, [r7, #23]
          break;
 800660e:	e056      	b.n	80066be <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	781b      	ldrb	r3, [r3, #0]
 8006614:	015a      	lsls	r2, r3, #5
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	4413      	add	r3, r2
 800661a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006624:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006628:	d0e7      	beq.n	80065fa <USB_EPStopXfer+0x82>
 800662a:	e048      	b.n	80066be <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	781b      	ldrb	r3, [r3, #0]
 8006630:	015a      	lsls	r2, r3, #5
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	4413      	add	r3, r2
 8006636:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006640:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006644:	d13b      	bne.n	80066be <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	781b      	ldrb	r3, [r3, #0]
 800664a:	015a      	lsls	r2, r3, #5
 800664c:	693b      	ldr	r3, [r7, #16]
 800664e:	4413      	add	r3, r2
 8006650:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	683a      	ldr	r2, [r7, #0]
 8006658:	7812      	ldrb	r2, [r2, #0]
 800665a:	0151      	lsls	r1, r2, #5
 800665c:	693a      	ldr	r2, [r7, #16]
 800665e:	440a      	add	r2, r1
 8006660:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006664:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006668:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	781b      	ldrb	r3, [r3, #0]
 800666e:	015a      	lsls	r2, r3, #5
 8006670:	693b      	ldr	r3, [r7, #16]
 8006672:	4413      	add	r3, r2
 8006674:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	683a      	ldr	r2, [r7, #0]
 800667c:	7812      	ldrb	r2, [r2, #0]
 800667e:	0151      	lsls	r1, r2, #5
 8006680:	693a      	ldr	r2, [r7, #16]
 8006682:	440a      	add	r2, r1
 8006684:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006688:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800668c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	3301      	adds	r3, #1
 8006692:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	f242 7210 	movw	r2, #10000	@ 0x2710
 800669a:	4293      	cmp	r3, r2
 800669c:	d902      	bls.n	80066a4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800669e:	2301      	movs	r3, #1
 80066a0:	75fb      	strb	r3, [r7, #23]
          break;
 80066a2:	e00c      	b.n	80066be <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	781b      	ldrb	r3, [r3, #0]
 80066a8:	015a      	lsls	r2, r3, #5
 80066aa:	693b      	ldr	r3, [r7, #16]
 80066ac:	4413      	add	r3, r2
 80066ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80066b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80066bc:	d0e7      	beq.n	800668e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80066be:	7dfb      	ldrb	r3, [r7, #23]
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	371c      	adds	r7, #28
 80066c4:	46bd      	mov	sp, r7
 80066c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ca:	4770      	bx	lr

080066cc <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 80066cc:	b480      	push	{r7}
 80066ce:	b089      	sub	sp, #36	@ 0x24
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	60f8      	str	r0, [r7, #12]
 80066d4:	60b9      	str	r1, [r7, #8]
 80066d6:	4611      	mov	r1, r2
 80066d8:	461a      	mov	r2, r3
 80066da:	460b      	mov	r3, r1
 80066dc:	71fb      	strb	r3, [r7, #7]
 80066de:	4613      	mov	r3, r2
 80066e0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 80066ea:	88bb      	ldrh	r3, [r7, #4]
 80066ec:	3303      	adds	r3, #3
 80066ee:	089b      	lsrs	r3, r3, #2
 80066f0:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 80066f2:	2300      	movs	r3, #0
 80066f4:	61bb      	str	r3, [r7, #24]
 80066f6:	e018      	b.n	800672a <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80066f8:	79fb      	ldrb	r3, [r7, #7]
 80066fa:	031a      	lsls	r2, r3, #12
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	4413      	add	r3, r2
 8006700:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006704:	461a      	mov	r2, r3
 8006706:	69fb      	ldr	r3, [r7, #28]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	6013      	str	r3, [r2, #0]
    pSrc++;
 800670c:	69fb      	ldr	r3, [r7, #28]
 800670e:	3301      	adds	r3, #1
 8006710:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8006712:	69fb      	ldr	r3, [r7, #28]
 8006714:	3301      	adds	r3, #1
 8006716:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8006718:	69fb      	ldr	r3, [r7, #28]
 800671a:	3301      	adds	r3, #1
 800671c:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800671e:	69fb      	ldr	r3, [r7, #28]
 8006720:	3301      	adds	r3, #1
 8006722:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8006724:	69bb      	ldr	r3, [r7, #24]
 8006726:	3301      	adds	r3, #1
 8006728:	61bb      	str	r3, [r7, #24]
 800672a:	69ba      	ldr	r2, [r7, #24]
 800672c:	693b      	ldr	r3, [r7, #16]
 800672e:	429a      	cmp	r2, r3
 8006730:	d3e2      	bcc.n	80066f8 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8006732:	2300      	movs	r3, #0
}
 8006734:	4618      	mov	r0, r3
 8006736:	3724      	adds	r7, #36	@ 0x24
 8006738:	46bd      	mov	sp, r7
 800673a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673e:	4770      	bx	lr

08006740 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006740:	b480      	push	{r7}
 8006742:	b08b      	sub	sp, #44	@ 0x2c
 8006744:	af00      	add	r7, sp, #0
 8006746:	60f8      	str	r0, [r7, #12]
 8006748:	60b9      	str	r1, [r7, #8]
 800674a:	4613      	mov	r3, r2
 800674c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006756:	88fb      	ldrh	r3, [r7, #6]
 8006758:	089b      	lsrs	r3, r3, #2
 800675a:	b29b      	uxth	r3, r3
 800675c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800675e:	88fb      	ldrh	r3, [r7, #6]
 8006760:	f003 0303 	and.w	r3, r3, #3
 8006764:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006766:	2300      	movs	r3, #0
 8006768:	623b      	str	r3, [r7, #32]
 800676a:	e014      	b.n	8006796 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800676c:	69bb      	ldr	r3, [r7, #24]
 800676e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006772:	681a      	ldr	r2, [r3, #0]
 8006774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006776:	601a      	str	r2, [r3, #0]
    pDest++;
 8006778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800677a:	3301      	adds	r3, #1
 800677c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800677e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006780:	3301      	adds	r3, #1
 8006782:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006786:	3301      	adds	r3, #1
 8006788:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800678a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800678c:	3301      	adds	r3, #1
 800678e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006790:	6a3b      	ldr	r3, [r7, #32]
 8006792:	3301      	adds	r3, #1
 8006794:	623b      	str	r3, [r7, #32]
 8006796:	6a3a      	ldr	r2, [r7, #32]
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	429a      	cmp	r2, r3
 800679c:	d3e6      	bcc.n	800676c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800679e:	8bfb      	ldrh	r3, [r7, #30]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d01e      	beq.n	80067e2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80067a4:	2300      	movs	r3, #0
 80067a6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80067a8:	69bb      	ldr	r3, [r7, #24]
 80067aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067ae:	461a      	mov	r2, r3
 80067b0:	f107 0310 	add.w	r3, r7, #16
 80067b4:	6812      	ldr	r2, [r2, #0]
 80067b6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80067b8:	693a      	ldr	r2, [r7, #16]
 80067ba:	6a3b      	ldr	r3, [r7, #32]
 80067bc:	b2db      	uxtb	r3, r3
 80067be:	00db      	lsls	r3, r3, #3
 80067c0:	fa22 f303 	lsr.w	r3, r2, r3
 80067c4:	b2da      	uxtb	r2, r3
 80067c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067c8:	701a      	strb	r2, [r3, #0]
      i++;
 80067ca:	6a3b      	ldr	r3, [r7, #32]
 80067cc:	3301      	adds	r3, #1
 80067ce:	623b      	str	r3, [r7, #32]
      pDest++;
 80067d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067d2:	3301      	adds	r3, #1
 80067d4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80067d6:	8bfb      	ldrh	r3, [r7, #30]
 80067d8:	3b01      	subs	r3, #1
 80067da:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80067dc:	8bfb      	ldrh	r3, [r7, #30]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d1ea      	bne.n	80067b8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80067e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80067e4:	4618      	mov	r0, r3
 80067e6:	372c      	adds	r7, #44	@ 0x2c
 80067e8:	46bd      	mov	sp, r7
 80067ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ee:	4770      	bx	lr

080067f0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80067f0:	b480      	push	{r7}
 80067f2:	b085      	sub	sp, #20
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
 80067f8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	781b      	ldrb	r3, [r3, #0]
 8006802:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	785b      	ldrb	r3, [r3, #1]
 8006808:	2b01      	cmp	r3, #1
 800680a:	d12c      	bne.n	8006866 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800680c:	68bb      	ldr	r3, [r7, #8]
 800680e:	015a      	lsls	r2, r3, #5
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	4413      	add	r3, r2
 8006814:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	2b00      	cmp	r3, #0
 800681c:	db12      	blt.n	8006844 <USB_EPSetStall+0x54>
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d00f      	beq.n	8006844 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	015a      	lsls	r2, r3, #5
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	4413      	add	r3, r2
 800682c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	68ba      	ldr	r2, [r7, #8]
 8006834:	0151      	lsls	r1, r2, #5
 8006836:	68fa      	ldr	r2, [r7, #12]
 8006838:	440a      	add	r2, r1
 800683a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800683e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006842:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006844:	68bb      	ldr	r3, [r7, #8]
 8006846:	015a      	lsls	r2, r3, #5
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	4413      	add	r3, r2
 800684c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	68ba      	ldr	r2, [r7, #8]
 8006854:	0151      	lsls	r1, r2, #5
 8006856:	68fa      	ldr	r2, [r7, #12]
 8006858:	440a      	add	r2, r1
 800685a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800685e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006862:	6013      	str	r3, [r2, #0]
 8006864:	e02b      	b.n	80068be <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	015a      	lsls	r2, r3, #5
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	4413      	add	r3, r2
 800686e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	2b00      	cmp	r3, #0
 8006876:	db12      	blt.n	800689e <USB_EPSetStall+0xae>
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d00f      	beq.n	800689e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800687e:	68bb      	ldr	r3, [r7, #8]
 8006880:	015a      	lsls	r2, r3, #5
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	4413      	add	r3, r2
 8006886:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	68ba      	ldr	r2, [r7, #8]
 800688e:	0151      	lsls	r1, r2, #5
 8006890:	68fa      	ldr	r2, [r7, #12]
 8006892:	440a      	add	r2, r1
 8006894:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006898:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800689c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	015a      	lsls	r2, r3, #5
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	4413      	add	r3, r2
 80068a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	68ba      	ldr	r2, [r7, #8]
 80068ae:	0151      	lsls	r1, r2, #5
 80068b0:	68fa      	ldr	r2, [r7, #12]
 80068b2:	440a      	add	r2, r1
 80068b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80068b8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80068bc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80068be:	2300      	movs	r3, #0
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	3714      	adds	r7, #20
 80068c4:	46bd      	mov	sp, r7
 80068c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ca:	4770      	bx	lr

080068cc <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80068cc:	b480      	push	{r7}
 80068ce:	b085      	sub	sp, #20
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
 80068d4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	781b      	ldrb	r3, [r3, #0]
 80068de:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	785b      	ldrb	r3, [r3, #1]
 80068e4:	2b01      	cmp	r3, #1
 80068e6:	d128      	bne.n	800693a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80068e8:	68bb      	ldr	r3, [r7, #8]
 80068ea:	015a      	lsls	r2, r3, #5
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	4413      	add	r3, r2
 80068f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	68ba      	ldr	r2, [r7, #8]
 80068f8:	0151      	lsls	r1, r2, #5
 80068fa:	68fa      	ldr	r2, [r7, #12]
 80068fc:	440a      	add	r2, r1
 80068fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006902:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006906:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	791b      	ldrb	r3, [r3, #4]
 800690c:	2b03      	cmp	r3, #3
 800690e:	d003      	beq.n	8006918 <USB_EPClearStall+0x4c>
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	791b      	ldrb	r3, [r3, #4]
 8006914:	2b02      	cmp	r3, #2
 8006916:	d138      	bne.n	800698a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	015a      	lsls	r2, r3, #5
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	4413      	add	r3, r2
 8006920:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	68ba      	ldr	r2, [r7, #8]
 8006928:	0151      	lsls	r1, r2, #5
 800692a:	68fa      	ldr	r2, [r7, #12]
 800692c:	440a      	add	r2, r1
 800692e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006932:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006936:	6013      	str	r3, [r2, #0]
 8006938:	e027      	b.n	800698a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	015a      	lsls	r2, r3, #5
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	4413      	add	r3, r2
 8006942:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	68ba      	ldr	r2, [r7, #8]
 800694a:	0151      	lsls	r1, r2, #5
 800694c:	68fa      	ldr	r2, [r7, #12]
 800694e:	440a      	add	r2, r1
 8006950:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006954:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006958:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	791b      	ldrb	r3, [r3, #4]
 800695e:	2b03      	cmp	r3, #3
 8006960:	d003      	beq.n	800696a <USB_EPClearStall+0x9e>
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	791b      	ldrb	r3, [r3, #4]
 8006966:	2b02      	cmp	r3, #2
 8006968:	d10f      	bne.n	800698a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	015a      	lsls	r2, r3, #5
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	4413      	add	r3, r2
 8006972:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	68ba      	ldr	r2, [r7, #8]
 800697a:	0151      	lsls	r1, r2, #5
 800697c:	68fa      	ldr	r2, [r7, #12]
 800697e:	440a      	add	r2, r1
 8006980:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006984:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006988:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800698a:	2300      	movs	r3, #0
}
 800698c:	4618      	mov	r0, r3
 800698e:	3714      	adds	r7, #20
 8006990:	46bd      	mov	sp, r7
 8006992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006996:	4770      	bx	lr

08006998 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006998:	b480      	push	{r7}
 800699a:	b085      	sub	sp, #20
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
 80069a0:	460b      	mov	r3, r1
 80069a2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	68fa      	ldr	r2, [r7, #12]
 80069b2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80069b6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80069ba:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069c2:	681a      	ldr	r2, [r3, #0]
 80069c4:	78fb      	ldrb	r3, [r7, #3]
 80069c6:	011b      	lsls	r3, r3, #4
 80069c8:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80069cc:	68f9      	ldr	r1, [r7, #12]
 80069ce:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80069d2:	4313      	orrs	r3, r2
 80069d4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80069d6:	2300      	movs	r3, #0
}
 80069d8:	4618      	mov	r0, r3
 80069da:	3714      	adds	r7, #20
 80069dc:	46bd      	mov	sp, r7
 80069de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e2:	4770      	bx	lr

080069e4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b085      	sub	sp, #20
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	68fa      	ldr	r2, [r7, #12]
 80069fa:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80069fe:	f023 0303 	bic.w	r3, r3, #3
 8006a02:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a0a:	685b      	ldr	r3, [r3, #4]
 8006a0c:	68fa      	ldr	r2, [r7, #12]
 8006a0e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006a12:	f023 0302 	bic.w	r3, r3, #2
 8006a16:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006a18:	2300      	movs	r3, #0
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	3714      	adds	r7, #20
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a24:	4770      	bx	lr

08006a26 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006a26:	b480      	push	{r7}
 8006a28:	b085      	sub	sp, #20
 8006a2a:	af00      	add	r7, sp, #0
 8006a2c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	68fa      	ldr	r2, [r7, #12]
 8006a3c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006a40:	f023 0303 	bic.w	r3, r3, #3
 8006a44:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	68fa      	ldr	r2, [r7, #12]
 8006a50:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006a54:	f043 0302 	orr.w	r3, r3, #2
 8006a58:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006a5a:	2300      	movs	r3, #0
}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	3714      	adds	r7, #20
 8006a60:	46bd      	mov	sp, r7
 8006a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a66:	4770      	bx	lr

08006a68 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006a68:	b480      	push	{r7}
 8006a6a:	b085      	sub	sp, #20
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	695b      	ldr	r3, [r3, #20]
 8006a74:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	699b      	ldr	r3, [r3, #24]
 8006a7a:	68fa      	ldr	r2, [r7, #12]
 8006a7c:	4013      	ands	r3, r2
 8006a7e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006a80:	68fb      	ldr	r3, [r7, #12]
}
 8006a82:	4618      	mov	r0, r3
 8006a84:	3714      	adds	r7, #20
 8006a86:	46bd      	mov	sp, r7
 8006a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8c:	4770      	bx	lr

08006a8e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006a8e:	b480      	push	{r7}
 8006a90:	b085      	sub	sp, #20
 8006a92:	af00      	add	r7, sp, #0
 8006a94:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006aa0:	699b      	ldr	r3, [r3, #24]
 8006aa2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006aaa:	69db      	ldr	r3, [r3, #28]
 8006aac:	68ba      	ldr	r2, [r7, #8]
 8006aae:	4013      	ands	r3, r2
 8006ab0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006ab2:	68bb      	ldr	r3, [r7, #8]
 8006ab4:	0c1b      	lsrs	r3, r3, #16
}
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	3714      	adds	r7, #20
 8006aba:	46bd      	mov	sp, r7
 8006abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac0:	4770      	bx	lr

08006ac2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006ac2:	b480      	push	{r7}
 8006ac4:	b085      	sub	sp, #20
 8006ac6:	af00      	add	r7, sp, #0
 8006ac8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ad4:	699b      	ldr	r3, [r3, #24]
 8006ad6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ade:	69db      	ldr	r3, [r3, #28]
 8006ae0:	68ba      	ldr	r2, [r7, #8]
 8006ae2:	4013      	ands	r3, r2
 8006ae4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	b29b      	uxth	r3, r3
}
 8006aea:	4618      	mov	r0, r3
 8006aec:	3714      	adds	r7, #20
 8006aee:	46bd      	mov	sp, r7
 8006af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af4:	4770      	bx	lr

08006af6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006af6:	b480      	push	{r7}
 8006af8:	b085      	sub	sp, #20
 8006afa:	af00      	add	r7, sp, #0
 8006afc:	6078      	str	r0, [r7, #4]
 8006afe:	460b      	mov	r3, r1
 8006b00:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006b06:	78fb      	ldrb	r3, [r7, #3]
 8006b08:	015a      	lsls	r2, r3, #5
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	4413      	add	r3, r2
 8006b0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b12:	689b      	ldr	r3, [r3, #8]
 8006b14:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b1c:	695b      	ldr	r3, [r3, #20]
 8006b1e:	68ba      	ldr	r2, [r7, #8]
 8006b20:	4013      	ands	r3, r2
 8006b22:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006b24:	68bb      	ldr	r3, [r7, #8]
}
 8006b26:	4618      	mov	r0, r3
 8006b28:	3714      	adds	r7, #20
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b30:	4770      	bx	lr

08006b32 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006b32:	b480      	push	{r7}
 8006b34:	b087      	sub	sp, #28
 8006b36:	af00      	add	r7, sp, #0
 8006b38:	6078      	str	r0, [r7, #4]
 8006b3a:	460b      	mov	r3, r1
 8006b3c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006b42:	697b      	ldr	r3, [r7, #20]
 8006b44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b48:	691b      	ldr	r3, [r3, #16]
 8006b4a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006b4c:	697b      	ldr	r3, [r7, #20]
 8006b4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b54:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006b56:	78fb      	ldrb	r3, [r7, #3]
 8006b58:	f003 030f 	and.w	r3, r3, #15
 8006b5c:	68fa      	ldr	r2, [r7, #12]
 8006b5e:	fa22 f303 	lsr.w	r3, r2, r3
 8006b62:	01db      	lsls	r3, r3, #7
 8006b64:	b2db      	uxtb	r3, r3
 8006b66:	693a      	ldr	r2, [r7, #16]
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006b6c:	78fb      	ldrb	r3, [r7, #3]
 8006b6e:	015a      	lsls	r2, r3, #5
 8006b70:	697b      	ldr	r3, [r7, #20]
 8006b72:	4413      	add	r3, r2
 8006b74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	693a      	ldr	r2, [r7, #16]
 8006b7c:	4013      	ands	r3, r2
 8006b7e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006b80:	68bb      	ldr	r3, [r7, #8]
}
 8006b82:	4618      	mov	r0, r3
 8006b84:	371c      	adds	r7, #28
 8006b86:	46bd      	mov	sp, r7
 8006b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8c:	4770      	bx	lr

08006b8e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006b8e:	b480      	push	{r7}
 8006b90:	b083      	sub	sp, #12
 8006b92:	af00      	add	r7, sp, #0
 8006b94:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	695b      	ldr	r3, [r3, #20]
 8006b9a:	f003 0301 	and.w	r3, r3, #1
}
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	370c      	adds	r7, #12
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba8:	4770      	bx	lr

08006baa <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8006baa:	b480      	push	{r7}
 8006bac:	b085      	sub	sp, #20
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	68fa      	ldr	r2, [r7, #12]
 8006bc0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006bc4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8006bc8:	f023 0307 	bic.w	r3, r3, #7
 8006bcc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	68fa      	ldr	r2, [r7, #12]
 8006bd8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006bdc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006be0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006be2:	2300      	movs	r3, #0
}
 8006be4:	4618      	mov	r0, r3
 8006be6:	3714      	adds	r7, #20
 8006be8:	46bd      	mov	sp, r7
 8006bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bee:	4770      	bx	lr

08006bf0 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, const uint8_t *psetup)
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	b085      	sub	sp, #20
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
 8006bf8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	333c      	adds	r3, #60	@ 0x3c
 8006c02:	3304      	adds	r3, #4
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	4a1c      	ldr	r2, [pc, #112]	@ (8006c7c <USB_EP0_OutStart+0x8c>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d90a      	bls.n	8006c26 <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006c1c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006c20:	d101      	bne.n	8006c26 <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 8006c22:	2300      	movs	r3, #0
 8006c24:	e024      	b.n	8006c70 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c2c:	461a      	mov	r2, r3
 8006c2e:	2300      	movs	r3, #0
 8006c30:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c38:	691b      	ldr	r3, [r3, #16]
 8006c3a:	68fa      	ldr	r2, [r7, #12]
 8006c3c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c40:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006c44:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c4c:	691b      	ldr	r3, [r3, #16]
 8006c4e:	68fa      	ldr	r2, [r7, #12]
 8006c50:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c54:	f043 0318 	orr.w	r3, r3, #24
 8006c58:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c60:	691b      	ldr	r3, [r3, #16]
 8006c62:	68fa      	ldr	r2, [r7, #12]
 8006c64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c68:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006c6c:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8006c6e:	2300      	movs	r3, #0
}
 8006c70:	4618      	mov	r0, r3
 8006c72:	3714      	adds	r7, #20
 8006c74:	46bd      	mov	sp, r7
 8006c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7a:	4770      	bx	lr
 8006c7c:	4f54300a 	.word	0x4f54300a

08006c80 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b085      	sub	sp, #20
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006c88:	2300      	movs	r3, #0
 8006c8a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	3301      	adds	r3, #1
 8006c90:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006c98:	d901      	bls.n	8006c9e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006c9a:	2303      	movs	r3, #3
 8006c9c:	e01b      	b.n	8006cd6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	691b      	ldr	r3, [r3, #16]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	daf2      	bge.n	8006c8c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	691b      	ldr	r3, [r3, #16]
 8006cae:	f043 0201 	orr.w	r2, r3, #1
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	3301      	adds	r3, #1
 8006cba:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006cc2:	d901      	bls.n	8006cc8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006cc4:	2303      	movs	r3, #3
 8006cc6:	e006      	b.n	8006cd6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	691b      	ldr	r3, [r3, #16]
 8006ccc:	f003 0301 	and.w	r3, r3, #1
 8006cd0:	2b01      	cmp	r3, #1
 8006cd2:	d0f0      	beq.n	8006cb6 <USB_CoreReset+0x36>

  return HAL_OK;
 8006cd4:	2300      	movs	r3, #0
}
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	3714      	adds	r7, #20
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce0:	4770      	bx	lr
	...

08006ce4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b084      	sub	sp, #16
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
 8006cec:	460b      	mov	r3, r1
 8006cee:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006cf0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006cf4:	f007 fb18 	bl	800e328 <USBD_static_malloc>
 8006cf8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d109      	bne.n	8006d14 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	32b0      	adds	r2, #176	@ 0xb0
 8006d0a:	2100      	movs	r1, #0
 8006d0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006d10:	2302      	movs	r3, #2
 8006d12:	e0d4      	b.n	8006ebe <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006d14:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8006d18:	2100      	movs	r1, #0
 8006d1a:	68f8      	ldr	r0, [r7, #12]
 8006d1c:	f007 ff48 	bl	800ebb0 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	32b0      	adds	r2, #176	@ 0xb0
 8006d2a:	68f9      	ldr	r1, [r7, #12]
 8006d2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	32b0      	adds	r2, #176	@ 0xb0
 8006d3a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	7c1b      	ldrb	r3, [r3, #16]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d138      	bne.n	8006dbe <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006d4c:	4b5e      	ldr	r3, [pc, #376]	@ (8006ec8 <USBD_CDC_Init+0x1e4>)
 8006d4e:	7819      	ldrb	r1, [r3, #0]
 8006d50:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006d54:	2202      	movs	r2, #2
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	f007 f920 	bl	800df9c <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006d5c:	4b5a      	ldr	r3, [pc, #360]	@ (8006ec8 <USBD_CDC_Init+0x1e4>)
 8006d5e:	781b      	ldrb	r3, [r3, #0]
 8006d60:	f003 020f 	and.w	r2, r3, #15
 8006d64:	6879      	ldr	r1, [r7, #4]
 8006d66:	4613      	mov	r3, r2
 8006d68:	009b      	lsls	r3, r3, #2
 8006d6a:	4413      	add	r3, r2
 8006d6c:	009b      	lsls	r3, r3, #2
 8006d6e:	440b      	add	r3, r1
 8006d70:	3324      	adds	r3, #36	@ 0x24
 8006d72:	2201      	movs	r2, #1
 8006d74:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006d76:	4b55      	ldr	r3, [pc, #340]	@ (8006ecc <USBD_CDC_Init+0x1e8>)
 8006d78:	7819      	ldrb	r1, [r3, #0]
 8006d7a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006d7e:	2202      	movs	r2, #2
 8006d80:	6878      	ldr	r0, [r7, #4]
 8006d82:	f007 f90b 	bl	800df9c <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006d86:	4b51      	ldr	r3, [pc, #324]	@ (8006ecc <USBD_CDC_Init+0x1e8>)
 8006d88:	781b      	ldrb	r3, [r3, #0]
 8006d8a:	f003 020f 	and.w	r2, r3, #15
 8006d8e:	6879      	ldr	r1, [r7, #4]
 8006d90:	4613      	mov	r3, r2
 8006d92:	009b      	lsls	r3, r3, #2
 8006d94:	4413      	add	r3, r2
 8006d96:	009b      	lsls	r3, r3, #2
 8006d98:	440b      	add	r3, r1
 8006d9a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006d9e:	2201      	movs	r2, #1
 8006da0:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006da2:	4b4b      	ldr	r3, [pc, #300]	@ (8006ed0 <USBD_CDC_Init+0x1ec>)
 8006da4:	781b      	ldrb	r3, [r3, #0]
 8006da6:	f003 020f 	and.w	r2, r3, #15
 8006daa:	6879      	ldr	r1, [r7, #4]
 8006dac:	4613      	mov	r3, r2
 8006dae:	009b      	lsls	r3, r3, #2
 8006db0:	4413      	add	r3, r2
 8006db2:	009b      	lsls	r3, r3, #2
 8006db4:	440b      	add	r3, r1
 8006db6:	3326      	adds	r3, #38	@ 0x26
 8006db8:	2210      	movs	r2, #16
 8006dba:	801a      	strh	r2, [r3, #0]
 8006dbc:	e035      	b.n	8006e2a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006dbe:	4b42      	ldr	r3, [pc, #264]	@ (8006ec8 <USBD_CDC_Init+0x1e4>)
 8006dc0:	7819      	ldrb	r1, [r3, #0]
 8006dc2:	2340      	movs	r3, #64	@ 0x40
 8006dc4:	2202      	movs	r2, #2
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f007 f8e8 	bl	800df9c <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006dcc:	4b3e      	ldr	r3, [pc, #248]	@ (8006ec8 <USBD_CDC_Init+0x1e4>)
 8006dce:	781b      	ldrb	r3, [r3, #0]
 8006dd0:	f003 020f 	and.w	r2, r3, #15
 8006dd4:	6879      	ldr	r1, [r7, #4]
 8006dd6:	4613      	mov	r3, r2
 8006dd8:	009b      	lsls	r3, r3, #2
 8006dda:	4413      	add	r3, r2
 8006ddc:	009b      	lsls	r3, r3, #2
 8006dde:	440b      	add	r3, r1
 8006de0:	3324      	adds	r3, #36	@ 0x24
 8006de2:	2201      	movs	r2, #1
 8006de4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006de6:	4b39      	ldr	r3, [pc, #228]	@ (8006ecc <USBD_CDC_Init+0x1e8>)
 8006de8:	7819      	ldrb	r1, [r3, #0]
 8006dea:	2340      	movs	r3, #64	@ 0x40
 8006dec:	2202      	movs	r2, #2
 8006dee:	6878      	ldr	r0, [r7, #4]
 8006df0:	f007 f8d4 	bl	800df9c <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006df4:	4b35      	ldr	r3, [pc, #212]	@ (8006ecc <USBD_CDC_Init+0x1e8>)
 8006df6:	781b      	ldrb	r3, [r3, #0]
 8006df8:	f003 020f 	and.w	r2, r3, #15
 8006dfc:	6879      	ldr	r1, [r7, #4]
 8006dfe:	4613      	mov	r3, r2
 8006e00:	009b      	lsls	r3, r3, #2
 8006e02:	4413      	add	r3, r2
 8006e04:	009b      	lsls	r3, r3, #2
 8006e06:	440b      	add	r3, r1
 8006e08:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006e0c:	2201      	movs	r2, #1
 8006e0e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006e10:	4b2f      	ldr	r3, [pc, #188]	@ (8006ed0 <USBD_CDC_Init+0x1ec>)
 8006e12:	781b      	ldrb	r3, [r3, #0]
 8006e14:	f003 020f 	and.w	r2, r3, #15
 8006e18:	6879      	ldr	r1, [r7, #4]
 8006e1a:	4613      	mov	r3, r2
 8006e1c:	009b      	lsls	r3, r3, #2
 8006e1e:	4413      	add	r3, r2
 8006e20:	009b      	lsls	r3, r3, #2
 8006e22:	440b      	add	r3, r1
 8006e24:	3326      	adds	r3, #38	@ 0x26
 8006e26:	2210      	movs	r2, #16
 8006e28:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006e2a:	4b29      	ldr	r3, [pc, #164]	@ (8006ed0 <USBD_CDC_Init+0x1ec>)
 8006e2c:	7819      	ldrb	r1, [r3, #0]
 8006e2e:	2308      	movs	r3, #8
 8006e30:	2203      	movs	r2, #3
 8006e32:	6878      	ldr	r0, [r7, #4]
 8006e34:	f007 f8b2 	bl	800df9c <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8006e38:	4b25      	ldr	r3, [pc, #148]	@ (8006ed0 <USBD_CDC_Init+0x1ec>)
 8006e3a:	781b      	ldrb	r3, [r3, #0]
 8006e3c:	f003 020f 	and.w	r2, r3, #15
 8006e40:	6879      	ldr	r1, [r7, #4]
 8006e42:	4613      	mov	r3, r2
 8006e44:	009b      	lsls	r3, r3, #2
 8006e46:	4413      	add	r3, r2
 8006e48:	009b      	lsls	r3, r3, #2
 8006e4a:	440b      	add	r3, r1
 8006e4c:	3324      	adds	r3, #36	@ 0x24
 8006e4e:	2201      	movs	r2, #1
 8006e50:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	2200      	movs	r2, #0
 8006e56:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006e60:	687a      	ldr	r2, [r7, #4]
 8006e62:	33b0      	adds	r3, #176	@ 0xb0
 8006e64:	009b      	lsls	r3, r3, #2
 8006e66:	4413      	add	r3, r2
 8006e68:	685b      	ldr	r3, [r3, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	2200      	movs	r2, #0
 8006e72:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d101      	bne.n	8006e8c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8006e88:	2302      	movs	r3, #2
 8006e8a:	e018      	b.n	8006ebe <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	7c1b      	ldrb	r3, [r3, #16]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d10a      	bne.n	8006eaa <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006e94:	4b0d      	ldr	r3, [pc, #52]	@ (8006ecc <USBD_CDC_Init+0x1e8>)
 8006e96:	7819      	ldrb	r1, [r3, #0]
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006e9e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006ea2:	6878      	ldr	r0, [r7, #4]
 8006ea4:	f007 f9f4 	bl	800e290 <USBD_LL_PrepareReceive>
 8006ea8:	e008      	b.n	8006ebc <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006eaa:	4b08      	ldr	r3, [pc, #32]	@ (8006ecc <USBD_CDC_Init+0x1e8>)
 8006eac:	7819      	ldrb	r1, [r3, #0]
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006eb4:	2340      	movs	r3, #64	@ 0x40
 8006eb6:	6878      	ldr	r0, [r7, #4]
 8006eb8:	f007 f9ea 	bl	800e290 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006ebc:	2300      	movs	r3, #0
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	3710      	adds	r7, #16
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bd80      	pop	{r7, pc}
 8006ec6:	bf00      	nop
 8006ec8:	2000008f 	.word	0x2000008f
 8006ecc:	20000090 	.word	0x20000090
 8006ed0:	20000091 	.word	0x20000091

08006ed4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b082      	sub	sp, #8
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
 8006edc:	460b      	mov	r3, r1
 8006ede:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8006ee0:	4b3a      	ldr	r3, [pc, #232]	@ (8006fcc <USBD_CDC_DeInit+0xf8>)
 8006ee2:	781b      	ldrb	r3, [r3, #0]
 8006ee4:	4619      	mov	r1, r3
 8006ee6:	6878      	ldr	r0, [r7, #4]
 8006ee8:	f007 f896 	bl	800e018 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8006eec:	4b37      	ldr	r3, [pc, #220]	@ (8006fcc <USBD_CDC_DeInit+0xf8>)
 8006eee:	781b      	ldrb	r3, [r3, #0]
 8006ef0:	f003 020f 	and.w	r2, r3, #15
 8006ef4:	6879      	ldr	r1, [r7, #4]
 8006ef6:	4613      	mov	r3, r2
 8006ef8:	009b      	lsls	r3, r3, #2
 8006efa:	4413      	add	r3, r2
 8006efc:	009b      	lsls	r3, r3, #2
 8006efe:	440b      	add	r3, r1
 8006f00:	3324      	adds	r3, #36	@ 0x24
 8006f02:	2200      	movs	r2, #0
 8006f04:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8006f06:	4b32      	ldr	r3, [pc, #200]	@ (8006fd0 <USBD_CDC_DeInit+0xfc>)
 8006f08:	781b      	ldrb	r3, [r3, #0]
 8006f0a:	4619      	mov	r1, r3
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f007 f883 	bl	800e018 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8006f12:	4b2f      	ldr	r3, [pc, #188]	@ (8006fd0 <USBD_CDC_DeInit+0xfc>)
 8006f14:	781b      	ldrb	r3, [r3, #0]
 8006f16:	f003 020f 	and.w	r2, r3, #15
 8006f1a:	6879      	ldr	r1, [r7, #4]
 8006f1c:	4613      	mov	r3, r2
 8006f1e:	009b      	lsls	r3, r3, #2
 8006f20:	4413      	add	r3, r2
 8006f22:	009b      	lsls	r3, r3, #2
 8006f24:	440b      	add	r3, r1
 8006f26:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8006f2e:	4b29      	ldr	r3, [pc, #164]	@ (8006fd4 <USBD_CDC_DeInit+0x100>)
 8006f30:	781b      	ldrb	r3, [r3, #0]
 8006f32:	4619      	mov	r1, r3
 8006f34:	6878      	ldr	r0, [r7, #4]
 8006f36:	f007 f86f 	bl	800e018 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8006f3a:	4b26      	ldr	r3, [pc, #152]	@ (8006fd4 <USBD_CDC_DeInit+0x100>)
 8006f3c:	781b      	ldrb	r3, [r3, #0]
 8006f3e:	f003 020f 	and.w	r2, r3, #15
 8006f42:	6879      	ldr	r1, [r7, #4]
 8006f44:	4613      	mov	r3, r2
 8006f46:	009b      	lsls	r3, r3, #2
 8006f48:	4413      	add	r3, r2
 8006f4a:	009b      	lsls	r3, r3, #2
 8006f4c:	440b      	add	r3, r1
 8006f4e:	3324      	adds	r3, #36	@ 0x24
 8006f50:	2200      	movs	r2, #0
 8006f52:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8006f54:	4b1f      	ldr	r3, [pc, #124]	@ (8006fd4 <USBD_CDC_DeInit+0x100>)
 8006f56:	781b      	ldrb	r3, [r3, #0]
 8006f58:	f003 020f 	and.w	r2, r3, #15
 8006f5c:	6879      	ldr	r1, [r7, #4]
 8006f5e:	4613      	mov	r3, r2
 8006f60:	009b      	lsls	r3, r3, #2
 8006f62:	4413      	add	r3, r2
 8006f64:	009b      	lsls	r3, r3, #2
 8006f66:	440b      	add	r3, r1
 8006f68:	3326      	adds	r3, #38	@ 0x26
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	32b0      	adds	r2, #176	@ 0xb0
 8006f78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d01f      	beq.n	8006fc0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006f86:	687a      	ldr	r2, [r7, #4]
 8006f88:	33b0      	adds	r3, #176	@ 0xb0
 8006f8a:	009b      	lsls	r3, r3, #2
 8006f8c:	4413      	add	r3, r2
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	685b      	ldr	r3, [r3, #4]
 8006f92:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	32b0      	adds	r2, #176	@ 0xb0
 8006f9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	f007 f9ce 	bl	800e344 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	32b0      	adds	r2, #176	@ 0xb0
 8006fb2:	2100      	movs	r1, #0
 8006fb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006fc0:	2300      	movs	r3, #0
}
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	3708      	adds	r7, #8
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}
 8006fca:	bf00      	nop
 8006fcc:	2000008f 	.word	0x2000008f
 8006fd0:	20000090 	.word	0x20000090
 8006fd4:	20000091 	.word	0x20000091

08006fd8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b086      	sub	sp, #24
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
 8006fe0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	32b0      	adds	r2, #176	@ 0xb0
 8006fec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ff0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006ffe:	693b      	ldr	r3, [r7, #16]
 8007000:	2b00      	cmp	r3, #0
 8007002:	d101      	bne.n	8007008 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007004:	2303      	movs	r3, #3
 8007006:	e0bf      	b.n	8007188 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	781b      	ldrb	r3, [r3, #0]
 800700c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007010:	2b00      	cmp	r3, #0
 8007012:	d050      	beq.n	80070b6 <USBD_CDC_Setup+0xde>
 8007014:	2b20      	cmp	r3, #32
 8007016:	f040 80af 	bne.w	8007178 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	88db      	ldrh	r3, [r3, #6]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d03a      	beq.n	8007098 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	781b      	ldrb	r3, [r3, #0]
 8007026:	b25b      	sxtb	r3, r3
 8007028:	2b00      	cmp	r3, #0
 800702a:	da1b      	bge.n	8007064 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007032:	687a      	ldr	r2, [r7, #4]
 8007034:	33b0      	adds	r3, #176	@ 0xb0
 8007036:	009b      	lsls	r3, r3, #2
 8007038:	4413      	add	r3, r2
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	689b      	ldr	r3, [r3, #8]
 800703e:	683a      	ldr	r2, [r7, #0]
 8007040:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8007042:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007044:	683a      	ldr	r2, [r7, #0]
 8007046:	88d2      	ldrh	r2, [r2, #6]
 8007048:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	88db      	ldrh	r3, [r3, #6]
 800704e:	2b07      	cmp	r3, #7
 8007050:	bf28      	it	cs
 8007052:	2307      	movcs	r3, #7
 8007054:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	89fa      	ldrh	r2, [r7, #14]
 800705a:	4619      	mov	r1, r3
 800705c:	6878      	ldr	r0, [r7, #4]
 800705e:	f001 fd93 	bl	8008b88 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007062:	e090      	b.n	8007186 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	785a      	ldrb	r2, [r3, #1]
 8007068:	693b      	ldr	r3, [r7, #16]
 800706a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	88db      	ldrh	r3, [r3, #6]
 8007072:	2b3f      	cmp	r3, #63	@ 0x3f
 8007074:	d803      	bhi.n	800707e <USBD_CDC_Setup+0xa6>
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	88db      	ldrh	r3, [r3, #6]
 800707a:	b2da      	uxtb	r2, r3
 800707c:	e000      	b.n	8007080 <USBD_CDC_Setup+0xa8>
 800707e:	2240      	movs	r2, #64	@ 0x40
 8007080:	693b      	ldr	r3, [r7, #16]
 8007082:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8007086:	6939      	ldr	r1, [r7, #16]
 8007088:	693b      	ldr	r3, [r7, #16]
 800708a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800708e:	461a      	mov	r2, r3
 8007090:	6878      	ldr	r0, [r7, #4]
 8007092:	f001 fda5 	bl	8008be0 <USBD_CtlPrepareRx>
      break;
 8007096:	e076      	b.n	8007186 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800709e:	687a      	ldr	r2, [r7, #4]
 80070a0:	33b0      	adds	r3, #176	@ 0xb0
 80070a2:	009b      	lsls	r3, r3, #2
 80070a4:	4413      	add	r3, r2
 80070a6:	685b      	ldr	r3, [r3, #4]
 80070a8:	689b      	ldr	r3, [r3, #8]
 80070aa:	683a      	ldr	r2, [r7, #0]
 80070ac:	7850      	ldrb	r0, [r2, #1]
 80070ae:	2200      	movs	r2, #0
 80070b0:	6839      	ldr	r1, [r7, #0]
 80070b2:	4798      	blx	r3
      break;
 80070b4:	e067      	b.n	8007186 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	785b      	ldrb	r3, [r3, #1]
 80070ba:	2b0b      	cmp	r3, #11
 80070bc:	d851      	bhi.n	8007162 <USBD_CDC_Setup+0x18a>
 80070be:	a201      	add	r2, pc, #4	@ (adr r2, 80070c4 <USBD_CDC_Setup+0xec>)
 80070c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070c4:	080070f5 	.word	0x080070f5
 80070c8:	08007171 	.word	0x08007171
 80070cc:	08007163 	.word	0x08007163
 80070d0:	08007163 	.word	0x08007163
 80070d4:	08007163 	.word	0x08007163
 80070d8:	08007163 	.word	0x08007163
 80070dc:	08007163 	.word	0x08007163
 80070e0:	08007163 	.word	0x08007163
 80070e4:	08007163 	.word	0x08007163
 80070e8:	08007163 	.word	0x08007163
 80070ec:	0800711f 	.word	0x0800711f
 80070f0:	08007149 	.word	0x08007149
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80070fa:	b2db      	uxtb	r3, r3
 80070fc:	2b03      	cmp	r3, #3
 80070fe:	d107      	bne.n	8007110 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007100:	f107 030a 	add.w	r3, r7, #10
 8007104:	2202      	movs	r2, #2
 8007106:	4619      	mov	r1, r3
 8007108:	6878      	ldr	r0, [r7, #4]
 800710a:	f001 fd3d 	bl	8008b88 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800710e:	e032      	b.n	8007176 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007110:	6839      	ldr	r1, [r7, #0]
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f001 fcbb 	bl	8008a8e <USBD_CtlError>
            ret = USBD_FAIL;
 8007118:	2303      	movs	r3, #3
 800711a:	75fb      	strb	r3, [r7, #23]
          break;
 800711c:	e02b      	b.n	8007176 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007124:	b2db      	uxtb	r3, r3
 8007126:	2b03      	cmp	r3, #3
 8007128:	d107      	bne.n	800713a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800712a:	f107 030d 	add.w	r3, r7, #13
 800712e:	2201      	movs	r2, #1
 8007130:	4619      	mov	r1, r3
 8007132:	6878      	ldr	r0, [r7, #4]
 8007134:	f001 fd28 	bl	8008b88 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007138:	e01d      	b.n	8007176 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800713a:	6839      	ldr	r1, [r7, #0]
 800713c:	6878      	ldr	r0, [r7, #4]
 800713e:	f001 fca6 	bl	8008a8e <USBD_CtlError>
            ret = USBD_FAIL;
 8007142:	2303      	movs	r3, #3
 8007144:	75fb      	strb	r3, [r7, #23]
          break;
 8007146:	e016      	b.n	8007176 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800714e:	b2db      	uxtb	r3, r3
 8007150:	2b03      	cmp	r3, #3
 8007152:	d00f      	beq.n	8007174 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8007154:	6839      	ldr	r1, [r7, #0]
 8007156:	6878      	ldr	r0, [r7, #4]
 8007158:	f001 fc99 	bl	8008a8e <USBD_CtlError>
            ret = USBD_FAIL;
 800715c:	2303      	movs	r3, #3
 800715e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007160:	e008      	b.n	8007174 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007162:	6839      	ldr	r1, [r7, #0]
 8007164:	6878      	ldr	r0, [r7, #4]
 8007166:	f001 fc92 	bl	8008a8e <USBD_CtlError>
          ret = USBD_FAIL;
 800716a:	2303      	movs	r3, #3
 800716c:	75fb      	strb	r3, [r7, #23]
          break;
 800716e:	e002      	b.n	8007176 <USBD_CDC_Setup+0x19e>
          break;
 8007170:	bf00      	nop
 8007172:	e008      	b.n	8007186 <USBD_CDC_Setup+0x1ae>
          break;
 8007174:	bf00      	nop
      }
      break;
 8007176:	e006      	b.n	8007186 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8007178:	6839      	ldr	r1, [r7, #0]
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f001 fc87 	bl	8008a8e <USBD_CtlError>
      ret = USBD_FAIL;
 8007180:	2303      	movs	r3, #3
 8007182:	75fb      	strb	r3, [r7, #23]
      break;
 8007184:	bf00      	nop
  }

  return (uint8_t)ret;
 8007186:	7dfb      	ldrb	r3, [r7, #23]
}
 8007188:	4618      	mov	r0, r3
 800718a:	3718      	adds	r7, #24
 800718c:	46bd      	mov	sp, r7
 800718e:	bd80      	pop	{r7, pc}

08007190 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b084      	sub	sp, #16
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
 8007198:	460b      	mov	r3, r1
 800719a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80071a2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	32b0      	adds	r2, #176	@ 0xb0
 80071ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d101      	bne.n	80071ba <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80071b6:	2303      	movs	r3, #3
 80071b8:	e065      	b.n	8007286 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	32b0      	adds	r2, #176	@ 0xb0
 80071c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071c8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80071ca:	78fb      	ldrb	r3, [r7, #3]
 80071cc:	f003 020f 	and.w	r2, r3, #15
 80071d0:	6879      	ldr	r1, [r7, #4]
 80071d2:	4613      	mov	r3, r2
 80071d4:	009b      	lsls	r3, r3, #2
 80071d6:	4413      	add	r3, r2
 80071d8:	009b      	lsls	r3, r3, #2
 80071da:	440b      	add	r3, r1
 80071dc:	3318      	adds	r3, #24
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d02f      	beq.n	8007244 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80071e4:	78fb      	ldrb	r3, [r7, #3]
 80071e6:	f003 020f 	and.w	r2, r3, #15
 80071ea:	6879      	ldr	r1, [r7, #4]
 80071ec:	4613      	mov	r3, r2
 80071ee:	009b      	lsls	r3, r3, #2
 80071f0:	4413      	add	r3, r2
 80071f2:	009b      	lsls	r3, r3, #2
 80071f4:	440b      	add	r3, r1
 80071f6:	3318      	adds	r3, #24
 80071f8:	681a      	ldr	r2, [r3, #0]
 80071fa:	78fb      	ldrb	r3, [r7, #3]
 80071fc:	f003 010f 	and.w	r1, r3, #15
 8007200:	68f8      	ldr	r0, [r7, #12]
 8007202:	460b      	mov	r3, r1
 8007204:	00db      	lsls	r3, r3, #3
 8007206:	440b      	add	r3, r1
 8007208:	009b      	lsls	r3, r3, #2
 800720a:	4403      	add	r3, r0
 800720c:	331c      	adds	r3, #28
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	fbb2 f1f3 	udiv	r1, r2, r3
 8007214:	fb01 f303 	mul.w	r3, r1, r3
 8007218:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800721a:	2b00      	cmp	r3, #0
 800721c:	d112      	bne.n	8007244 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800721e:	78fb      	ldrb	r3, [r7, #3]
 8007220:	f003 020f 	and.w	r2, r3, #15
 8007224:	6879      	ldr	r1, [r7, #4]
 8007226:	4613      	mov	r3, r2
 8007228:	009b      	lsls	r3, r3, #2
 800722a:	4413      	add	r3, r2
 800722c:	009b      	lsls	r3, r3, #2
 800722e:	440b      	add	r3, r1
 8007230:	3318      	adds	r3, #24
 8007232:	2200      	movs	r2, #0
 8007234:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007236:	78f9      	ldrb	r1, [r7, #3]
 8007238:	2300      	movs	r3, #0
 800723a:	2200      	movs	r2, #0
 800723c:	6878      	ldr	r0, [r7, #4]
 800723e:	f006 ffef 	bl	800e220 <USBD_LL_Transmit>
 8007242:	e01f      	b.n	8007284 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	2200      	movs	r2, #0
 8007248:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007252:	687a      	ldr	r2, [r7, #4]
 8007254:	33b0      	adds	r3, #176	@ 0xb0
 8007256:	009b      	lsls	r3, r3, #2
 8007258:	4413      	add	r3, r2
 800725a:	685b      	ldr	r3, [r3, #4]
 800725c:	691b      	ldr	r3, [r3, #16]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d010      	beq.n	8007284 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007268:	687a      	ldr	r2, [r7, #4]
 800726a:	33b0      	adds	r3, #176	@ 0xb0
 800726c:	009b      	lsls	r3, r3, #2
 800726e:	4413      	add	r3, r2
 8007270:	685b      	ldr	r3, [r3, #4]
 8007272:	691b      	ldr	r3, [r3, #16]
 8007274:	68ba      	ldr	r2, [r7, #8]
 8007276:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800727a:	68ba      	ldr	r2, [r7, #8]
 800727c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8007280:	78fa      	ldrb	r2, [r7, #3]
 8007282:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007284:	2300      	movs	r3, #0
}
 8007286:	4618      	mov	r0, r3
 8007288:	3710      	adds	r7, #16
 800728a:	46bd      	mov	sp, r7
 800728c:	bd80      	pop	{r7, pc}

0800728e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800728e:	b580      	push	{r7, lr}
 8007290:	b084      	sub	sp, #16
 8007292:	af00      	add	r7, sp, #0
 8007294:	6078      	str	r0, [r7, #4]
 8007296:	460b      	mov	r3, r1
 8007298:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	32b0      	adds	r2, #176	@ 0xb0
 80072a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072a8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	32b0      	adds	r2, #176	@ 0xb0
 80072b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d101      	bne.n	80072c0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80072bc:	2303      	movs	r3, #3
 80072be:	e01a      	b.n	80072f6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80072c0:	78fb      	ldrb	r3, [r7, #3]
 80072c2:	4619      	mov	r1, r3
 80072c4:	6878      	ldr	r0, [r7, #4]
 80072c6:	f007 f81b 	bl	800e300 <USBD_LL_GetRxDataSize>
 80072ca:	4602      	mov	r2, r0
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80072d8:	687a      	ldr	r2, [r7, #4]
 80072da:	33b0      	adds	r3, #176	@ 0xb0
 80072dc:	009b      	lsls	r3, r3, #2
 80072de:	4413      	add	r3, r2
 80072e0:	685b      	ldr	r3, [r3, #4]
 80072e2:	68db      	ldr	r3, [r3, #12]
 80072e4:	68fa      	ldr	r2, [r7, #12]
 80072e6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80072ea:	68fa      	ldr	r2, [r7, #12]
 80072ec:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80072f0:	4611      	mov	r1, r2
 80072f2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80072f4:	2300      	movs	r3, #0
}
 80072f6:	4618      	mov	r0, r3
 80072f8:	3710      	adds	r7, #16
 80072fa:	46bd      	mov	sp, r7
 80072fc:	bd80      	pop	{r7, pc}

080072fe <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80072fe:	b580      	push	{r7, lr}
 8007300:	b084      	sub	sp, #16
 8007302:	af00      	add	r7, sp, #0
 8007304:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	32b0      	adds	r2, #176	@ 0xb0
 8007310:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007314:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d101      	bne.n	8007320 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800731c:	2303      	movs	r3, #3
 800731e:	e024      	b.n	800736a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007326:	687a      	ldr	r2, [r7, #4]
 8007328:	33b0      	adds	r3, #176	@ 0xb0
 800732a:	009b      	lsls	r3, r3, #2
 800732c:	4413      	add	r3, r2
 800732e:	685b      	ldr	r3, [r3, #4]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d019      	beq.n	8007368 <USBD_CDC_EP0_RxReady+0x6a>
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800733a:	2bff      	cmp	r3, #255	@ 0xff
 800733c:	d014      	beq.n	8007368 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007344:	687a      	ldr	r2, [r7, #4]
 8007346:	33b0      	adds	r3, #176	@ 0xb0
 8007348:	009b      	lsls	r3, r3, #2
 800734a:	4413      	add	r3, r2
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	689b      	ldr	r3, [r3, #8]
 8007350:	68fa      	ldr	r2, [r7, #12]
 8007352:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8007356:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8007358:	68fa      	ldr	r2, [r7, #12]
 800735a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800735e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	22ff      	movs	r2, #255	@ 0xff
 8007364:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8007368:	2300      	movs	r3, #0
}
 800736a:	4618      	mov	r0, r3
 800736c:	3710      	adds	r7, #16
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}
	...

08007374 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007374:	b580      	push	{r7, lr}
 8007376:	b086      	sub	sp, #24
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800737c:	2182      	movs	r1, #130	@ 0x82
 800737e:	4818      	ldr	r0, [pc, #96]	@ (80073e0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007380:	f000 fd4f 	bl	8007e22 <USBD_GetEpDesc>
 8007384:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007386:	2101      	movs	r1, #1
 8007388:	4815      	ldr	r0, [pc, #84]	@ (80073e0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800738a:	f000 fd4a 	bl	8007e22 <USBD_GetEpDesc>
 800738e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007390:	2181      	movs	r1, #129	@ 0x81
 8007392:	4813      	ldr	r0, [pc, #76]	@ (80073e0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007394:	f000 fd45 	bl	8007e22 <USBD_GetEpDesc>
 8007398:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800739a:	697b      	ldr	r3, [r7, #20]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d002      	beq.n	80073a6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80073a0:	697b      	ldr	r3, [r7, #20]
 80073a2:	2210      	movs	r2, #16
 80073a4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d006      	beq.n	80073ba <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80073ac:	693b      	ldr	r3, [r7, #16]
 80073ae:	2200      	movs	r2, #0
 80073b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80073b4:	711a      	strb	r2, [r3, #4]
 80073b6:	2200      	movs	r2, #0
 80073b8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d006      	beq.n	80073ce <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	2200      	movs	r2, #0
 80073c4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80073c8:	711a      	strb	r2, [r3, #4]
 80073ca:	2200      	movs	r2, #0
 80073cc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2243      	movs	r2, #67	@ 0x43
 80073d2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80073d4:	4b02      	ldr	r3, [pc, #8]	@ (80073e0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80073d6:	4618      	mov	r0, r3
 80073d8:	3718      	adds	r7, #24
 80073da:	46bd      	mov	sp, r7
 80073dc:	bd80      	pop	{r7, pc}
 80073de:	bf00      	nop
 80073e0:	2000004c 	.word	0x2000004c

080073e4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b086      	sub	sp, #24
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80073ec:	2182      	movs	r1, #130	@ 0x82
 80073ee:	4818      	ldr	r0, [pc, #96]	@ (8007450 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80073f0:	f000 fd17 	bl	8007e22 <USBD_GetEpDesc>
 80073f4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80073f6:	2101      	movs	r1, #1
 80073f8:	4815      	ldr	r0, [pc, #84]	@ (8007450 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80073fa:	f000 fd12 	bl	8007e22 <USBD_GetEpDesc>
 80073fe:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007400:	2181      	movs	r1, #129	@ 0x81
 8007402:	4813      	ldr	r0, [pc, #76]	@ (8007450 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007404:	f000 fd0d 	bl	8007e22 <USBD_GetEpDesc>
 8007408:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d002      	beq.n	8007416 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007410:	697b      	ldr	r3, [r7, #20]
 8007412:	2210      	movs	r2, #16
 8007414:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d006      	beq.n	800742a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	2200      	movs	r2, #0
 8007420:	711a      	strb	r2, [r3, #4]
 8007422:	2200      	movs	r2, #0
 8007424:	f042 0202 	orr.w	r2, r2, #2
 8007428:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	2b00      	cmp	r3, #0
 800742e:	d006      	beq.n	800743e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	2200      	movs	r2, #0
 8007434:	711a      	strb	r2, [r3, #4]
 8007436:	2200      	movs	r2, #0
 8007438:	f042 0202 	orr.w	r2, r2, #2
 800743c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2243      	movs	r2, #67	@ 0x43
 8007442:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007444:	4b02      	ldr	r3, [pc, #8]	@ (8007450 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8007446:	4618      	mov	r0, r3
 8007448:	3718      	adds	r7, #24
 800744a:	46bd      	mov	sp, r7
 800744c:	bd80      	pop	{r7, pc}
 800744e:	bf00      	nop
 8007450:	2000004c 	.word	0x2000004c

08007454 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b086      	sub	sp, #24
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800745c:	2182      	movs	r1, #130	@ 0x82
 800745e:	4818      	ldr	r0, [pc, #96]	@ (80074c0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007460:	f000 fcdf 	bl	8007e22 <USBD_GetEpDesc>
 8007464:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007466:	2101      	movs	r1, #1
 8007468:	4815      	ldr	r0, [pc, #84]	@ (80074c0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800746a:	f000 fcda 	bl	8007e22 <USBD_GetEpDesc>
 800746e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007470:	2181      	movs	r1, #129	@ 0x81
 8007472:	4813      	ldr	r0, [pc, #76]	@ (80074c0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007474:	f000 fcd5 	bl	8007e22 <USBD_GetEpDesc>
 8007478:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800747a:	697b      	ldr	r3, [r7, #20]
 800747c:	2b00      	cmp	r3, #0
 800747e:	d002      	beq.n	8007486 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007480:	697b      	ldr	r3, [r7, #20]
 8007482:	2210      	movs	r2, #16
 8007484:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8007486:	693b      	ldr	r3, [r7, #16]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d006      	beq.n	800749a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800748c:	693b      	ldr	r3, [r7, #16]
 800748e:	2200      	movs	r2, #0
 8007490:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007494:	711a      	strb	r2, [r3, #4]
 8007496:	2200      	movs	r2, #0
 8007498:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d006      	beq.n	80074ae <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	2200      	movs	r2, #0
 80074a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80074a8:	711a      	strb	r2, [r3, #4]
 80074aa:	2200      	movs	r2, #0
 80074ac:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2243      	movs	r2, #67	@ 0x43
 80074b2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80074b4:	4b02      	ldr	r3, [pc, #8]	@ (80074c0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80074b6:	4618      	mov	r0, r3
 80074b8:	3718      	adds	r7, #24
 80074ba:	46bd      	mov	sp, r7
 80074bc:	bd80      	pop	{r7, pc}
 80074be:	bf00      	nop
 80074c0:	2000004c 	.word	0x2000004c

080074c4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b083      	sub	sp, #12
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	220a      	movs	r2, #10
 80074d0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80074d2:	4b03      	ldr	r3, [pc, #12]	@ (80074e0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	370c      	adds	r7, #12
 80074d8:	46bd      	mov	sp, r7
 80074da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074de:	4770      	bx	lr
 80074e0:	20000008 	.word	0x20000008

080074e4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b083      	sub	sp, #12
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
 80074ec:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d101      	bne.n	80074f8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80074f4:	2303      	movs	r3, #3
 80074f6:	e009      	b.n	800750c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80074fe:	687a      	ldr	r2, [r7, #4]
 8007500:	33b0      	adds	r3, #176	@ 0xb0
 8007502:	009b      	lsls	r3, r3, #2
 8007504:	4413      	add	r3, r2
 8007506:	683a      	ldr	r2, [r7, #0]
 8007508:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800750a:	2300      	movs	r3, #0
}
 800750c:	4618      	mov	r0, r3
 800750e:	370c      	adds	r7, #12
 8007510:	46bd      	mov	sp, r7
 8007512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007516:	4770      	bx	lr

08007518 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007518:	b480      	push	{r7}
 800751a:	b087      	sub	sp, #28
 800751c:	af00      	add	r7, sp, #0
 800751e:	60f8      	str	r0, [r7, #12]
 8007520:	60b9      	str	r1, [r7, #8]
 8007522:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	32b0      	adds	r2, #176	@ 0xb0
 800752e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007532:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007534:	697b      	ldr	r3, [r7, #20]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d101      	bne.n	800753e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800753a:	2303      	movs	r3, #3
 800753c:	e008      	b.n	8007550 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800753e:	697b      	ldr	r3, [r7, #20]
 8007540:	68ba      	ldr	r2, [r7, #8]
 8007542:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007546:	697b      	ldr	r3, [r7, #20]
 8007548:	687a      	ldr	r2, [r7, #4]
 800754a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800754e:	2300      	movs	r3, #0
}
 8007550:	4618      	mov	r0, r3
 8007552:	371c      	adds	r7, #28
 8007554:	46bd      	mov	sp, r7
 8007556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755a:	4770      	bx	lr

0800755c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800755c:	b480      	push	{r7}
 800755e:	b085      	sub	sp, #20
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
 8007564:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	32b0      	adds	r2, #176	@ 0xb0
 8007570:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007574:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d101      	bne.n	8007580 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800757c:	2303      	movs	r3, #3
 800757e:	e004      	b.n	800758a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	683a      	ldr	r2, [r7, #0]
 8007584:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8007588:	2300      	movs	r3, #0
}
 800758a:	4618      	mov	r0, r3
 800758c:	3714      	adds	r7, #20
 800758e:	46bd      	mov	sp, r7
 8007590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007594:	4770      	bx	lr
	...

08007598 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b084      	sub	sp, #16
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	32b0      	adds	r2, #176	@ 0xb0
 80075aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075ae:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80075b0:	2301      	movs	r3, #1
 80075b2:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d101      	bne.n	80075be <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80075ba:	2303      	movs	r3, #3
 80075bc:	e025      	b.n	800760a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d11f      	bne.n	8007608 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	2201      	movs	r2, #1
 80075cc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80075d0:	4b10      	ldr	r3, [pc, #64]	@ (8007614 <USBD_CDC_TransmitPacket+0x7c>)
 80075d2:	781b      	ldrb	r3, [r3, #0]
 80075d4:	f003 020f 	and.w	r2, r3, #15
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	4613      	mov	r3, r2
 80075e2:	009b      	lsls	r3, r3, #2
 80075e4:	4413      	add	r3, r2
 80075e6:	009b      	lsls	r3, r3, #2
 80075e8:	4403      	add	r3, r0
 80075ea:	3318      	adds	r3, #24
 80075ec:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80075ee:	4b09      	ldr	r3, [pc, #36]	@ (8007614 <USBD_CDC_TransmitPacket+0x7c>)
 80075f0:	7819      	ldrb	r1, [r3, #0]
 80075f2:	68bb      	ldr	r3, [r7, #8]
 80075f4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80075f8:	68bb      	ldr	r3, [r7, #8]
 80075fa:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	f006 fe0e 	bl	800e220 <USBD_LL_Transmit>

    ret = USBD_OK;
 8007604:	2300      	movs	r3, #0
 8007606:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007608:	7bfb      	ldrb	r3, [r7, #15]
}
 800760a:	4618      	mov	r0, r3
 800760c:	3710      	adds	r7, #16
 800760e:	46bd      	mov	sp, r7
 8007610:	bd80      	pop	{r7, pc}
 8007612:	bf00      	nop
 8007614:	2000008f 	.word	0x2000008f

08007618 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b084      	sub	sp, #16
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	32b0      	adds	r2, #176	@ 0xb0
 800762a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800762e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	32b0      	adds	r2, #176	@ 0xb0
 800763a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d101      	bne.n	8007646 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007642:	2303      	movs	r3, #3
 8007644:	e018      	b.n	8007678 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	7c1b      	ldrb	r3, [r3, #16]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d10a      	bne.n	8007664 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800764e:	4b0c      	ldr	r3, [pc, #48]	@ (8007680 <USBD_CDC_ReceivePacket+0x68>)
 8007650:	7819      	ldrb	r1, [r3, #0]
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007658:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800765c:	6878      	ldr	r0, [r7, #4]
 800765e:	f006 fe17 	bl	800e290 <USBD_LL_PrepareReceive>
 8007662:	e008      	b.n	8007676 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007664:	4b06      	ldr	r3, [pc, #24]	@ (8007680 <USBD_CDC_ReceivePacket+0x68>)
 8007666:	7819      	ldrb	r1, [r3, #0]
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800766e:	2340      	movs	r3, #64	@ 0x40
 8007670:	6878      	ldr	r0, [r7, #4]
 8007672:	f006 fe0d 	bl	800e290 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007676:	2300      	movs	r3, #0
}
 8007678:	4618      	mov	r0, r3
 800767a:	3710      	adds	r7, #16
 800767c:	46bd      	mov	sp, r7
 800767e:	bd80      	pop	{r7, pc}
 8007680:	20000090 	.word	0x20000090

08007684 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b086      	sub	sp, #24
 8007688:	af00      	add	r7, sp, #0
 800768a:	60f8      	str	r0, [r7, #12]
 800768c:	60b9      	str	r1, [r7, #8]
 800768e:	4613      	mov	r3, r2
 8007690:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d101      	bne.n	800769c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007698:	2303      	movs	r3, #3
 800769a:	e01f      	b.n	80076dc <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	2200      	movs	r2, #0
 80076a0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	2200      	movs	r2, #0
 80076a8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	2200      	movs	r2, #0
 80076b0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d003      	beq.n	80076c2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	68ba      	ldr	r2, [r7, #8]
 80076be:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	2201      	movs	r2, #1
 80076c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	79fa      	ldrb	r2, [r7, #7]
 80076ce:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80076d0:	68f8      	ldr	r0, [r7, #12]
 80076d2:	f006 fbe5 	bl	800dea0 <USBD_LL_Init>
 80076d6:	4603      	mov	r3, r0
 80076d8:	75fb      	strb	r3, [r7, #23]

  return ret;
 80076da:	7dfb      	ldrb	r3, [r7, #23]
}
 80076dc:	4618      	mov	r0, r3
 80076de:	3718      	adds	r7, #24
 80076e0:	46bd      	mov	sp, r7
 80076e2:	bd80      	pop	{r7, pc}

080076e4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b084      	sub	sp, #16
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
 80076ec:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80076ee:	2300      	movs	r3, #0
 80076f0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d101      	bne.n	80076fc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80076f8:	2303      	movs	r3, #3
 80076fa:	e025      	b.n	8007748 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	683a      	ldr	r2, [r7, #0]
 8007700:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	32ae      	adds	r2, #174	@ 0xae
 800770e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007714:	2b00      	cmp	r3, #0
 8007716:	d00f      	beq.n	8007738 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	32ae      	adds	r2, #174	@ 0xae
 8007722:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007726:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007728:	f107 020e 	add.w	r2, r7, #14
 800772c:	4610      	mov	r0, r2
 800772e:	4798      	blx	r3
 8007730:	4602      	mov	r2, r0
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800773e:	1c5a      	adds	r2, r3, #1
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007746:	2300      	movs	r3, #0
}
 8007748:	4618      	mov	r0, r3
 800774a:	3710      	adds	r7, #16
 800774c:	46bd      	mov	sp, r7
 800774e:	bd80      	pop	{r7, pc}

08007750 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007750:	b580      	push	{r7, lr}
 8007752:	b082      	sub	sp, #8
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007758:	6878      	ldr	r0, [r7, #4]
 800775a:	f006 fbed 	bl	800df38 <USBD_LL_Start>
 800775e:	4603      	mov	r3, r0
}
 8007760:	4618      	mov	r0, r3
 8007762:	3708      	adds	r7, #8
 8007764:	46bd      	mov	sp, r7
 8007766:	bd80      	pop	{r7, pc}

08007768 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007768:	b480      	push	{r7}
 800776a:	b083      	sub	sp, #12
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007770:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007772:	4618      	mov	r0, r3
 8007774:	370c      	adds	r7, #12
 8007776:	46bd      	mov	sp, r7
 8007778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777c:	4770      	bx	lr

0800777e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800777e:	b580      	push	{r7, lr}
 8007780:	b084      	sub	sp, #16
 8007782:	af00      	add	r7, sp, #0
 8007784:	6078      	str	r0, [r7, #4]
 8007786:	460b      	mov	r3, r1
 8007788:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800778a:	2300      	movs	r3, #0
 800778c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007794:	2b00      	cmp	r3, #0
 8007796:	d009      	beq.n	80077ac <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	78fa      	ldrb	r2, [r7, #3]
 80077a2:	4611      	mov	r1, r2
 80077a4:	6878      	ldr	r0, [r7, #4]
 80077a6:	4798      	blx	r3
 80077a8:	4603      	mov	r3, r0
 80077aa:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80077ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80077ae:	4618      	mov	r0, r3
 80077b0:	3710      	adds	r7, #16
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bd80      	pop	{r7, pc}

080077b6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80077b6:	b580      	push	{r7, lr}
 80077b8:	b084      	sub	sp, #16
 80077ba:	af00      	add	r7, sp, #0
 80077bc:	6078      	str	r0, [r7, #4]
 80077be:	460b      	mov	r3, r1
 80077c0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80077c2:	2300      	movs	r3, #0
 80077c4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80077cc:	685b      	ldr	r3, [r3, #4]
 80077ce:	78fa      	ldrb	r2, [r7, #3]
 80077d0:	4611      	mov	r1, r2
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	4798      	blx	r3
 80077d6:	4603      	mov	r3, r0
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d001      	beq.n	80077e0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80077dc:	2303      	movs	r3, #3
 80077de:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80077e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80077e2:	4618      	mov	r0, r3
 80077e4:	3710      	adds	r7, #16
 80077e6:	46bd      	mov	sp, r7
 80077e8:	bd80      	pop	{r7, pc}

080077ea <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80077ea:	b580      	push	{r7, lr}
 80077ec:	b084      	sub	sp, #16
 80077ee:	af00      	add	r7, sp, #0
 80077f0:	6078      	str	r0, [r7, #4]
 80077f2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80077fa:	6839      	ldr	r1, [r7, #0]
 80077fc:	4618      	mov	r0, r3
 80077fe:	f001 f90c 	bl	8008a1a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	2201      	movs	r2, #1
 8007806:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007810:	461a      	mov	r2, r3
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800781e:	f003 031f 	and.w	r3, r3, #31
 8007822:	2b02      	cmp	r3, #2
 8007824:	d01a      	beq.n	800785c <USBD_LL_SetupStage+0x72>
 8007826:	2b02      	cmp	r3, #2
 8007828:	d822      	bhi.n	8007870 <USBD_LL_SetupStage+0x86>
 800782a:	2b00      	cmp	r3, #0
 800782c:	d002      	beq.n	8007834 <USBD_LL_SetupStage+0x4a>
 800782e:	2b01      	cmp	r3, #1
 8007830:	d00a      	beq.n	8007848 <USBD_LL_SetupStage+0x5e>
 8007832:	e01d      	b.n	8007870 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800783a:	4619      	mov	r1, r3
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f000 fb63 	bl	8007f08 <USBD_StdDevReq>
 8007842:	4603      	mov	r3, r0
 8007844:	73fb      	strb	r3, [r7, #15]
      break;
 8007846:	e020      	b.n	800788a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800784e:	4619      	mov	r1, r3
 8007850:	6878      	ldr	r0, [r7, #4]
 8007852:	f000 fbcb 	bl	8007fec <USBD_StdItfReq>
 8007856:	4603      	mov	r3, r0
 8007858:	73fb      	strb	r3, [r7, #15]
      break;
 800785a:	e016      	b.n	800788a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007862:	4619      	mov	r1, r3
 8007864:	6878      	ldr	r0, [r7, #4]
 8007866:	f000 fc2d 	bl	80080c4 <USBD_StdEPReq>
 800786a:	4603      	mov	r3, r0
 800786c:	73fb      	strb	r3, [r7, #15]
      break;
 800786e:	e00c      	b.n	800788a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007876:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800787a:	b2db      	uxtb	r3, r3
 800787c:	4619      	mov	r1, r3
 800787e:	6878      	ldr	r0, [r7, #4]
 8007880:	f006 fc00 	bl	800e084 <USBD_LL_StallEP>
 8007884:	4603      	mov	r3, r0
 8007886:	73fb      	strb	r3, [r7, #15]
      break;
 8007888:	bf00      	nop
  }

  return ret;
 800788a:	7bfb      	ldrb	r3, [r7, #15]
}
 800788c:	4618      	mov	r0, r3
 800788e:	3710      	adds	r7, #16
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}

08007894 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b086      	sub	sp, #24
 8007898:	af00      	add	r7, sp, #0
 800789a:	60f8      	str	r0, [r7, #12]
 800789c:	460b      	mov	r3, r1
 800789e:	607a      	str	r2, [r7, #4]
 80078a0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80078a2:	2300      	movs	r3, #0
 80078a4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80078a6:	7afb      	ldrb	r3, [r7, #11]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d16e      	bne.n	800798a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80078b2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80078ba:	2b03      	cmp	r3, #3
 80078bc:	f040 8098 	bne.w	80079f0 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80078c0:	693b      	ldr	r3, [r7, #16]
 80078c2:	689a      	ldr	r2, [r3, #8]
 80078c4:	693b      	ldr	r3, [r7, #16]
 80078c6:	68db      	ldr	r3, [r3, #12]
 80078c8:	429a      	cmp	r2, r3
 80078ca:	d913      	bls.n	80078f4 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	689a      	ldr	r2, [r3, #8]
 80078d0:	693b      	ldr	r3, [r7, #16]
 80078d2:	68db      	ldr	r3, [r3, #12]
 80078d4:	1ad2      	subs	r2, r2, r3
 80078d6:	693b      	ldr	r3, [r7, #16]
 80078d8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80078da:	693b      	ldr	r3, [r7, #16]
 80078dc:	68da      	ldr	r2, [r3, #12]
 80078de:	693b      	ldr	r3, [r7, #16]
 80078e0:	689b      	ldr	r3, [r3, #8]
 80078e2:	4293      	cmp	r3, r2
 80078e4:	bf28      	it	cs
 80078e6:	4613      	movcs	r3, r2
 80078e8:	461a      	mov	r2, r3
 80078ea:	6879      	ldr	r1, [r7, #4]
 80078ec:	68f8      	ldr	r0, [r7, #12]
 80078ee:	f001 f994 	bl	8008c1a <USBD_CtlContinueRx>
 80078f2:	e07d      	b.n	80079f0 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80078fa:	f003 031f 	and.w	r3, r3, #31
 80078fe:	2b02      	cmp	r3, #2
 8007900:	d014      	beq.n	800792c <USBD_LL_DataOutStage+0x98>
 8007902:	2b02      	cmp	r3, #2
 8007904:	d81d      	bhi.n	8007942 <USBD_LL_DataOutStage+0xae>
 8007906:	2b00      	cmp	r3, #0
 8007908:	d002      	beq.n	8007910 <USBD_LL_DataOutStage+0x7c>
 800790a:	2b01      	cmp	r3, #1
 800790c:	d003      	beq.n	8007916 <USBD_LL_DataOutStage+0x82>
 800790e:	e018      	b.n	8007942 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007910:	2300      	movs	r3, #0
 8007912:	75bb      	strb	r3, [r7, #22]
            break;
 8007914:	e018      	b.n	8007948 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800791c:	b2db      	uxtb	r3, r3
 800791e:	4619      	mov	r1, r3
 8007920:	68f8      	ldr	r0, [r7, #12]
 8007922:	f000 fa64 	bl	8007dee <USBD_CoreFindIF>
 8007926:	4603      	mov	r3, r0
 8007928:	75bb      	strb	r3, [r7, #22]
            break;
 800792a:	e00d      	b.n	8007948 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007932:	b2db      	uxtb	r3, r3
 8007934:	4619      	mov	r1, r3
 8007936:	68f8      	ldr	r0, [r7, #12]
 8007938:	f000 fa66 	bl	8007e08 <USBD_CoreFindEP>
 800793c:	4603      	mov	r3, r0
 800793e:	75bb      	strb	r3, [r7, #22]
            break;
 8007940:	e002      	b.n	8007948 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007942:	2300      	movs	r3, #0
 8007944:	75bb      	strb	r3, [r7, #22]
            break;
 8007946:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007948:	7dbb      	ldrb	r3, [r7, #22]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d119      	bne.n	8007982 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007954:	b2db      	uxtb	r3, r3
 8007956:	2b03      	cmp	r3, #3
 8007958:	d113      	bne.n	8007982 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800795a:	7dba      	ldrb	r2, [r7, #22]
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	32ae      	adds	r2, #174	@ 0xae
 8007960:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007964:	691b      	ldr	r3, [r3, #16]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d00b      	beq.n	8007982 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800796a:	7dba      	ldrb	r2, [r7, #22]
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007972:	7dba      	ldrb	r2, [r7, #22]
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	32ae      	adds	r2, #174	@ 0xae
 8007978:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800797c:	691b      	ldr	r3, [r3, #16]
 800797e:	68f8      	ldr	r0, [r7, #12]
 8007980:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007982:	68f8      	ldr	r0, [r7, #12]
 8007984:	f001 f95a 	bl	8008c3c <USBD_CtlSendStatus>
 8007988:	e032      	b.n	80079f0 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800798a:	7afb      	ldrb	r3, [r7, #11]
 800798c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007990:	b2db      	uxtb	r3, r3
 8007992:	4619      	mov	r1, r3
 8007994:	68f8      	ldr	r0, [r7, #12]
 8007996:	f000 fa37 	bl	8007e08 <USBD_CoreFindEP>
 800799a:	4603      	mov	r3, r0
 800799c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800799e:	7dbb      	ldrb	r3, [r7, #22]
 80079a0:	2bff      	cmp	r3, #255	@ 0xff
 80079a2:	d025      	beq.n	80079f0 <USBD_LL_DataOutStage+0x15c>
 80079a4:	7dbb      	ldrb	r3, [r7, #22]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d122      	bne.n	80079f0 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80079b0:	b2db      	uxtb	r3, r3
 80079b2:	2b03      	cmp	r3, #3
 80079b4:	d117      	bne.n	80079e6 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80079b6:	7dba      	ldrb	r2, [r7, #22]
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	32ae      	adds	r2, #174	@ 0xae
 80079bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079c0:	699b      	ldr	r3, [r3, #24]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d00f      	beq.n	80079e6 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80079c6:	7dba      	ldrb	r2, [r7, #22]
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80079ce:	7dba      	ldrb	r2, [r7, #22]
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	32ae      	adds	r2, #174	@ 0xae
 80079d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079d8:	699b      	ldr	r3, [r3, #24]
 80079da:	7afa      	ldrb	r2, [r7, #11]
 80079dc:	4611      	mov	r1, r2
 80079de:	68f8      	ldr	r0, [r7, #12]
 80079e0:	4798      	blx	r3
 80079e2:	4603      	mov	r3, r0
 80079e4:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80079e6:	7dfb      	ldrb	r3, [r7, #23]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d001      	beq.n	80079f0 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80079ec:	7dfb      	ldrb	r3, [r7, #23]
 80079ee:	e000      	b.n	80079f2 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80079f0:	2300      	movs	r3, #0
}
 80079f2:	4618      	mov	r0, r3
 80079f4:	3718      	adds	r7, #24
 80079f6:	46bd      	mov	sp, r7
 80079f8:	bd80      	pop	{r7, pc}

080079fa <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80079fa:	b580      	push	{r7, lr}
 80079fc:	b086      	sub	sp, #24
 80079fe:	af00      	add	r7, sp, #0
 8007a00:	60f8      	str	r0, [r7, #12]
 8007a02:	460b      	mov	r3, r1
 8007a04:	607a      	str	r2, [r7, #4]
 8007a06:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8007a08:	7afb      	ldrb	r3, [r7, #11]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d16f      	bne.n	8007aee <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	3314      	adds	r3, #20
 8007a12:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007a1a:	2b02      	cmp	r3, #2
 8007a1c:	d15a      	bne.n	8007ad4 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8007a1e:	693b      	ldr	r3, [r7, #16]
 8007a20:	689a      	ldr	r2, [r3, #8]
 8007a22:	693b      	ldr	r3, [r7, #16]
 8007a24:	68db      	ldr	r3, [r3, #12]
 8007a26:	429a      	cmp	r2, r3
 8007a28:	d914      	bls.n	8007a54 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007a2a:	693b      	ldr	r3, [r7, #16]
 8007a2c:	689a      	ldr	r2, [r3, #8]
 8007a2e:	693b      	ldr	r3, [r7, #16]
 8007a30:	68db      	ldr	r3, [r3, #12]
 8007a32:	1ad2      	subs	r2, r2, r3
 8007a34:	693b      	ldr	r3, [r7, #16]
 8007a36:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	461a      	mov	r2, r3
 8007a3e:	6879      	ldr	r1, [r7, #4]
 8007a40:	68f8      	ldr	r0, [r7, #12]
 8007a42:	f001 f8bc 	bl	8008bbe <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007a46:	2300      	movs	r3, #0
 8007a48:	2200      	movs	r2, #0
 8007a4a:	2100      	movs	r1, #0
 8007a4c:	68f8      	ldr	r0, [r7, #12]
 8007a4e:	f006 fc1f 	bl	800e290 <USBD_LL_PrepareReceive>
 8007a52:	e03f      	b.n	8007ad4 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007a54:	693b      	ldr	r3, [r7, #16]
 8007a56:	68da      	ldr	r2, [r3, #12]
 8007a58:	693b      	ldr	r3, [r7, #16]
 8007a5a:	689b      	ldr	r3, [r3, #8]
 8007a5c:	429a      	cmp	r2, r3
 8007a5e:	d11c      	bne.n	8007a9a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007a60:	693b      	ldr	r3, [r7, #16]
 8007a62:	685a      	ldr	r2, [r3, #4]
 8007a64:	693b      	ldr	r3, [r7, #16]
 8007a66:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007a68:	429a      	cmp	r2, r3
 8007a6a:	d316      	bcc.n	8007a9a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007a6c:	693b      	ldr	r3, [r7, #16]
 8007a6e:	685a      	ldr	r2, [r3, #4]
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007a76:	429a      	cmp	r2, r3
 8007a78:	d20f      	bcs.n	8007a9a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	2100      	movs	r1, #0
 8007a7e:	68f8      	ldr	r0, [r7, #12]
 8007a80:	f001 f89d 	bl	8008bbe <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	2200      	movs	r2, #0
 8007a88:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	2200      	movs	r2, #0
 8007a90:	2100      	movs	r1, #0
 8007a92:	68f8      	ldr	r0, [r7, #12]
 8007a94:	f006 fbfc 	bl	800e290 <USBD_LL_PrepareReceive>
 8007a98:	e01c      	b.n	8007ad4 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007aa0:	b2db      	uxtb	r3, r3
 8007aa2:	2b03      	cmp	r3, #3
 8007aa4:	d10f      	bne.n	8007ac6 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007aac:	68db      	ldr	r3, [r3, #12]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d009      	beq.n	8007ac6 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ac0:	68db      	ldr	r3, [r3, #12]
 8007ac2:	68f8      	ldr	r0, [r7, #12]
 8007ac4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007ac6:	2180      	movs	r1, #128	@ 0x80
 8007ac8:	68f8      	ldr	r0, [r7, #12]
 8007aca:	f006 fadb 	bl	800e084 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007ace:	68f8      	ldr	r0, [r7, #12]
 8007ad0:	f001 f8c7 	bl	8008c62 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d03a      	beq.n	8007b54 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8007ade:	68f8      	ldr	r0, [r7, #12]
 8007ae0:	f7ff fe42 	bl	8007768 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007aec:	e032      	b.n	8007b54 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007aee:	7afb      	ldrb	r3, [r7, #11]
 8007af0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007af4:	b2db      	uxtb	r3, r3
 8007af6:	4619      	mov	r1, r3
 8007af8:	68f8      	ldr	r0, [r7, #12]
 8007afa:	f000 f985 	bl	8007e08 <USBD_CoreFindEP>
 8007afe:	4603      	mov	r3, r0
 8007b00:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007b02:	7dfb      	ldrb	r3, [r7, #23]
 8007b04:	2bff      	cmp	r3, #255	@ 0xff
 8007b06:	d025      	beq.n	8007b54 <USBD_LL_DataInStage+0x15a>
 8007b08:	7dfb      	ldrb	r3, [r7, #23]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d122      	bne.n	8007b54 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b14:	b2db      	uxtb	r3, r3
 8007b16:	2b03      	cmp	r3, #3
 8007b18:	d11c      	bne.n	8007b54 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007b1a:	7dfa      	ldrb	r2, [r7, #23]
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	32ae      	adds	r2, #174	@ 0xae
 8007b20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b24:	695b      	ldr	r3, [r3, #20]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d014      	beq.n	8007b54 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8007b2a:	7dfa      	ldrb	r2, [r7, #23]
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007b32:	7dfa      	ldrb	r2, [r7, #23]
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	32ae      	adds	r2, #174	@ 0xae
 8007b38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b3c:	695b      	ldr	r3, [r3, #20]
 8007b3e:	7afa      	ldrb	r2, [r7, #11]
 8007b40:	4611      	mov	r1, r2
 8007b42:	68f8      	ldr	r0, [r7, #12]
 8007b44:	4798      	blx	r3
 8007b46:	4603      	mov	r3, r0
 8007b48:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007b4a:	7dbb      	ldrb	r3, [r7, #22]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d001      	beq.n	8007b54 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8007b50:	7dbb      	ldrb	r3, [r7, #22]
 8007b52:	e000      	b.n	8007b56 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8007b54:	2300      	movs	r3, #0
}
 8007b56:	4618      	mov	r0, r3
 8007b58:	3718      	adds	r7, #24
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	bd80      	pop	{r7, pc}

08007b5e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007b5e:	b580      	push	{r7, lr}
 8007b60:	b084      	sub	sp, #16
 8007b62:	af00      	add	r7, sp, #0
 8007b64:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007b66:	2300      	movs	r3, #0
 8007b68:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	2201      	movs	r2, #1
 8007b6e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2200      	movs	r2, #0
 8007b76:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2200      	movs	r2, #0
 8007b84:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d014      	beq.n	8007bc4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ba0:	685b      	ldr	r3, [r3, #4]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d00e      	beq.n	8007bc4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007bac:	685b      	ldr	r3, [r3, #4]
 8007bae:	687a      	ldr	r2, [r7, #4]
 8007bb0:	6852      	ldr	r2, [r2, #4]
 8007bb2:	b2d2      	uxtb	r2, r2
 8007bb4:	4611      	mov	r1, r2
 8007bb6:	6878      	ldr	r0, [r7, #4]
 8007bb8:	4798      	blx	r3
 8007bba:	4603      	mov	r3, r0
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d001      	beq.n	8007bc4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007bc0:	2303      	movs	r3, #3
 8007bc2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007bc4:	2340      	movs	r3, #64	@ 0x40
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	2100      	movs	r1, #0
 8007bca:	6878      	ldr	r0, [r7, #4]
 8007bcc:	f006 f9e6 	bl	800df9c <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2240      	movs	r2, #64	@ 0x40
 8007bdc:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007be0:	2340      	movs	r3, #64	@ 0x40
 8007be2:	2200      	movs	r2, #0
 8007be4:	2180      	movs	r1, #128	@ 0x80
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f006 f9d8 	bl	800df9c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2201      	movs	r2, #1
 8007bf0:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2240      	movs	r2, #64	@ 0x40
 8007bf6:	621a      	str	r2, [r3, #32]

  return ret;
 8007bf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	3710      	adds	r7, #16
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bd80      	pop	{r7, pc}

08007c02 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007c02:	b480      	push	{r7}
 8007c04:	b083      	sub	sp, #12
 8007c06:	af00      	add	r7, sp, #0
 8007c08:	6078      	str	r0, [r7, #4]
 8007c0a:	460b      	mov	r3, r1
 8007c0c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	78fa      	ldrb	r2, [r7, #3]
 8007c12:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007c14:	2300      	movs	r3, #0
}
 8007c16:	4618      	mov	r0, r3
 8007c18:	370c      	adds	r7, #12
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c20:	4770      	bx	lr

08007c22 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007c22:	b480      	push	{r7}
 8007c24:	b083      	sub	sp, #12
 8007c26:	af00      	add	r7, sp, #0
 8007c28:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c30:	b2db      	uxtb	r3, r3
 8007c32:	2b04      	cmp	r3, #4
 8007c34:	d006      	beq.n	8007c44 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c3c:	b2da      	uxtb	r2, r3
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2204      	movs	r2, #4
 8007c48:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007c4c:	2300      	movs	r3, #0
}
 8007c4e:	4618      	mov	r0, r3
 8007c50:	370c      	adds	r7, #12
 8007c52:	46bd      	mov	sp, r7
 8007c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c58:	4770      	bx	lr

08007c5a <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007c5a:	b480      	push	{r7}
 8007c5c:	b083      	sub	sp, #12
 8007c5e:	af00      	add	r7, sp, #0
 8007c60:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c68:	b2db      	uxtb	r3, r3
 8007c6a:	2b04      	cmp	r3, #4
 8007c6c:	d106      	bne.n	8007c7c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8007c74:	b2da      	uxtb	r2, r3
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007c7c:	2300      	movs	r3, #0
}
 8007c7e:	4618      	mov	r0, r3
 8007c80:	370c      	adds	r7, #12
 8007c82:	46bd      	mov	sp, r7
 8007c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c88:	4770      	bx	lr

08007c8a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007c8a:	b580      	push	{r7, lr}
 8007c8c:	b082      	sub	sp, #8
 8007c8e:	af00      	add	r7, sp, #0
 8007c90:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c98:	b2db      	uxtb	r3, r3
 8007c9a:	2b03      	cmp	r3, #3
 8007c9c:	d110      	bne.n	8007cc0 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d00b      	beq.n	8007cc0 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cae:	69db      	ldr	r3, [r3, #28]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d005      	beq.n	8007cc0 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cba:	69db      	ldr	r3, [r3, #28]
 8007cbc:	6878      	ldr	r0, [r7, #4]
 8007cbe:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007cc0:	2300      	movs	r3, #0
}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	3708      	adds	r7, #8
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	bd80      	pop	{r7, pc}

08007cca <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007cca:	b580      	push	{r7, lr}
 8007ccc:	b082      	sub	sp, #8
 8007cce:	af00      	add	r7, sp, #0
 8007cd0:	6078      	str	r0, [r7, #4]
 8007cd2:	460b      	mov	r3, r1
 8007cd4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	32ae      	adds	r2, #174	@ 0xae
 8007ce0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d101      	bne.n	8007cec <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007ce8:	2303      	movs	r3, #3
 8007cea:	e01c      	b.n	8007d26 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007cf2:	b2db      	uxtb	r3, r3
 8007cf4:	2b03      	cmp	r3, #3
 8007cf6:	d115      	bne.n	8007d24 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	32ae      	adds	r2, #174	@ 0xae
 8007d02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d06:	6a1b      	ldr	r3, [r3, #32]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d00b      	beq.n	8007d24 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	32ae      	adds	r2, #174	@ 0xae
 8007d16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d1a:	6a1b      	ldr	r3, [r3, #32]
 8007d1c:	78fa      	ldrb	r2, [r7, #3]
 8007d1e:	4611      	mov	r1, r2
 8007d20:	6878      	ldr	r0, [r7, #4]
 8007d22:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007d24:	2300      	movs	r3, #0
}
 8007d26:	4618      	mov	r0, r3
 8007d28:	3708      	adds	r7, #8
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	bd80      	pop	{r7, pc}

08007d2e <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007d2e:	b580      	push	{r7, lr}
 8007d30:	b082      	sub	sp, #8
 8007d32:	af00      	add	r7, sp, #0
 8007d34:	6078      	str	r0, [r7, #4]
 8007d36:	460b      	mov	r3, r1
 8007d38:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	32ae      	adds	r2, #174	@ 0xae
 8007d44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d101      	bne.n	8007d50 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007d4c:	2303      	movs	r3, #3
 8007d4e:	e01c      	b.n	8007d8a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d56:	b2db      	uxtb	r3, r3
 8007d58:	2b03      	cmp	r3, #3
 8007d5a:	d115      	bne.n	8007d88 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	32ae      	adds	r2, #174	@ 0xae
 8007d66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d00b      	beq.n	8007d88 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	32ae      	adds	r2, #174	@ 0xae
 8007d7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d80:	78fa      	ldrb	r2, [r7, #3]
 8007d82:	4611      	mov	r1, r2
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007d88:	2300      	movs	r3, #0
}
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	3708      	adds	r7, #8
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	bd80      	pop	{r7, pc}

08007d92 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007d92:	b480      	push	{r7}
 8007d94:	b083      	sub	sp, #12
 8007d96:	af00      	add	r7, sp, #0
 8007d98:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007d9a:	2300      	movs	r3, #0
}
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	370c      	adds	r7, #12
 8007da0:	46bd      	mov	sp, r7
 8007da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da6:	4770      	bx	lr

08007da8 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b084      	sub	sp, #16
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007db0:	2300      	movs	r3, #0
 8007db2:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2201      	movs	r2, #1
 8007db8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d00e      	beq.n	8007de4 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007dcc:	685b      	ldr	r3, [r3, #4]
 8007dce:	687a      	ldr	r2, [r7, #4]
 8007dd0:	6852      	ldr	r2, [r2, #4]
 8007dd2:	b2d2      	uxtb	r2, r2
 8007dd4:	4611      	mov	r1, r2
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	4798      	blx	r3
 8007dda:	4603      	mov	r3, r0
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d001      	beq.n	8007de4 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007de0:	2303      	movs	r3, #3
 8007de2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007de4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007de6:	4618      	mov	r0, r3
 8007de8:	3710      	adds	r7, #16
 8007dea:	46bd      	mov	sp, r7
 8007dec:	bd80      	pop	{r7, pc}

08007dee <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007dee:	b480      	push	{r7}
 8007df0:	b083      	sub	sp, #12
 8007df2:	af00      	add	r7, sp, #0
 8007df4:	6078      	str	r0, [r7, #4]
 8007df6:	460b      	mov	r3, r1
 8007df8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007dfa:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	370c      	adds	r7, #12
 8007e00:	46bd      	mov	sp, r7
 8007e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e06:	4770      	bx	lr

08007e08 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	b083      	sub	sp, #12
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
 8007e10:	460b      	mov	r3, r1
 8007e12:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007e14:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007e16:	4618      	mov	r0, r3
 8007e18:	370c      	adds	r7, #12
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e20:	4770      	bx	lr

08007e22 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007e22:	b580      	push	{r7, lr}
 8007e24:	b086      	sub	sp, #24
 8007e26:	af00      	add	r7, sp, #0
 8007e28:	6078      	str	r0, [r7, #4]
 8007e2a:	460b      	mov	r3, r1
 8007e2c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007e36:	2300      	movs	r3, #0
 8007e38:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	885b      	ldrh	r3, [r3, #2]
 8007e3e:	b29b      	uxth	r3, r3
 8007e40:	68fa      	ldr	r2, [r7, #12]
 8007e42:	7812      	ldrb	r2, [r2, #0]
 8007e44:	4293      	cmp	r3, r2
 8007e46:	d91f      	bls.n	8007e88 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	781b      	ldrb	r3, [r3, #0]
 8007e4c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007e4e:	e013      	b.n	8007e78 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007e50:	f107 030a 	add.w	r3, r7, #10
 8007e54:	4619      	mov	r1, r3
 8007e56:	6978      	ldr	r0, [r7, #20]
 8007e58:	f000 f81b 	bl	8007e92 <USBD_GetNextDesc>
 8007e5c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007e5e:	697b      	ldr	r3, [r7, #20]
 8007e60:	785b      	ldrb	r3, [r3, #1]
 8007e62:	2b05      	cmp	r3, #5
 8007e64:	d108      	bne.n	8007e78 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007e66:	697b      	ldr	r3, [r7, #20]
 8007e68:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007e6a:	693b      	ldr	r3, [r7, #16]
 8007e6c:	789b      	ldrb	r3, [r3, #2]
 8007e6e:	78fa      	ldrb	r2, [r7, #3]
 8007e70:	429a      	cmp	r2, r3
 8007e72:	d008      	beq.n	8007e86 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007e74:	2300      	movs	r3, #0
 8007e76:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	885b      	ldrh	r3, [r3, #2]
 8007e7c:	b29a      	uxth	r2, r3
 8007e7e:	897b      	ldrh	r3, [r7, #10]
 8007e80:	429a      	cmp	r2, r3
 8007e82:	d8e5      	bhi.n	8007e50 <USBD_GetEpDesc+0x2e>
 8007e84:	e000      	b.n	8007e88 <USBD_GetEpDesc+0x66>
          break;
 8007e86:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8007e88:	693b      	ldr	r3, [r7, #16]
}
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	3718      	adds	r7, #24
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	bd80      	pop	{r7, pc}

08007e92 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007e92:	b480      	push	{r7}
 8007e94:	b085      	sub	sp, #20
 8007e96:	af00      	add	r7, sp, #0
 8007e98:	6078      	str	r0, [r7, #4]
 8007e9a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	881b      	ldrh	r3, [r3, #0]
 8007ea4:	68fa      	ldr	r2, [r7, #12]
 8007ea6:	7812      	ldrb	r2, [r2, #0]
 8007ea8:	4413      	add	r3, r2
 8007eaa:	b29a      	uxth	r2, r3
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	781b      	ldrb	r3, [r3, #0]
 8007eb4:	461a      	mov	r2, r3
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	4413      	add	r3, r2
 8007eba:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007ebc:	68fb      	ldr	r3, [r7, #12]
}
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	3714      	adds	r7, #20
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec8:	4770      	bx	lr

08007eca <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007eca:	b480      	push	{r7}
 8007ecc:	b087      	sub	sp, #28
 8007ece:	af00      	add	r7, sp, #0
 8007ed0:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007ed6:	697b      	ldr	r3, [r7, #20]
 8007ed8:	781b      	ldrb	r3, [r3, #0]
 8007eda:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007edc:	697b      	ldr	r3, [r7, #20]
 8007ede:	3301      	adds	r3, #1
 8007ee0:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	781b      	ldrb	r3, [r3, #0]
 8007ee6:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007ee8:	8a3b      	ldrh	r3, [r7, #16]
 8007eea:	021b      	lsls	r3, r3, #8
 8007eec:	b21a      	sxth	r2, r3
 8007eee:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007ef2:	4313      	orrs	r3, r2
 8007ef4:	b21b      	sxth	r3, r3
 8007ef6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007ef8:	89fb      	ldrh	r3, [r7, #14]
}
 8007efa:	4618      	mov	r0, r3
 8007efc:	371c      	adds	r7, #28
 8007efe:	46bd      	mov	sp, r7
 8007f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f04:	4770      	bx	lr
	...

08007f08 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b084      	sub	sp, #16
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
 8007f10:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007f12:	2300      	movs	r3, #0
 8007f14:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	781b      	ldrb	r3, [r3, #0]
 8007f1a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007f1e:	2b40      	cmp	r3, #64	@ 0x40
 8007f20:	d005      	beq.n	8007f2e <USBD_StdDevReq+0x26>
 8007f22:	2b40      	cmp	r3, #64	@ 0x40
 8007f24:	d857      	bhi.n	8007fd6 <USBD_StdDevReq+0xce>
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d00f      	beq.n	8007f4a <USBD_StdDevReq+0x42>
 8007f2a:	2b20      	cmp	r3, #32
 8007f2c:	d153      	bne.n	8007fd6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	32ae      	adds	r2, #174	@ 0xae
 8007f38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f3c:	689b      	ldr	r3, [r3, #8]
 8007f3e:	6839      	ldr	r1, [r7, #0]
 8007f40:	6878      	ldr	r0, [r7, #4]
 8007f42:	4798      	blx	r3
 8007f44:	4603      	mov	r3, r0
 8007f46:	73fb      	strb	r3, [r7, #15]
      break;
 8007f48:	e04a      	b.n	8007fe0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	785b      	ldrb	r3, [r3, #1]
 8007f4e:	2b09      	cmp	r3, #9
 8007f50:	d83b      	bhi.n	8007fca <USBD_StdDevReq+0xc2>
 8007f52:	a201      	add	r2, pc, #4	@ (adr r2, 8007f58 <USBD_StdDevReq+0x50>)
 8007f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f58:	08007fad 	.word	0x08007fad
 8007f5c:	08007fc1 	.word	0x08007fc1
 8007f60:	08007fcb 	.word	0x08007fcb
 8007f64:	08007fb7 	.word	0x08007fb7
 8007f68:	08007fcb 	.word	0x08007fcb
 8007f6c:	08007f8b 	.word	0x08007f8b
 8007f70:	08007f81 	.word	0x08007f81
 8007f74:	08007fcb 	.word	0x08007fcb
 8007f78:	08007fa3 	.word	0x08007fa3
 8007f7c:	08007f95 	.word	0x08007f95
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007f80:	6839      	ldr	r1, [r7, #0]
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f000 fa3c 	bl	8008400 <USBD_GetDescriptor>
          break;
 8007f88:	e024      	b.n	8007fd4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007f8a:	6839      	ldr	r1, [r7, #0]
 8007f8c:	6878      	ldr	r0, [r7, #4]
 8007f8e:	f000 fba1 	bl	80086d4 <USBD_SetAddress>
          break;
 8007f92:	e01f      	b.n	8007fd4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007f94:	6839      	ldr	r1, [r7, #0]
 8007f96:	6878      	ldr	r0, [r7, #4]
 8007f98:	f000 fbe0 	bl	800875c <USBD_SetConfig>
 8007f9c:	4603      	mov	r3, r0
 8007f9e:	73fb      	strb	r3, [r7, #15]
          break;
 8007fa0:	e018      	b.n	8007fd4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007fa2:	6839      	ldr	r1, [r7, #0]
 8007fa4:	6878      	ldr	r0, [r7, #4]
 8007fa6:	f000 fc83 	bl	80088b0 <USBD_GetConfig>
          break;
 8007faa:	e013      	b.n	8007fd4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007fac:	6839      	ldr	r1, [r7, #0]
 8007fae:	6878      	ldr	r0, [r7, #4]
 8007fb0:	f000 fcb4 	bl	800891c <USBD_GetStatus>
          break;
 8007fb4:	e00e      	b.n	8007fd4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007fb6:	6839      	ldr	r1, [r7, #0]
 8007fb8:	6878      	ldr	r0, [r7, #4]
 8007fba:	f000 fce3 	bl	8008984 <USBD_SetFeature>
          break;
 8007fbe:	e009      	b.n	8007fd4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007fc0:	6839      	ldr	r1, [r7, #0]
 8007fc2:	6878      	ldr	r0, [r7, #4]
 8007fc4:	f000 fd07 	bl	80089d6 <USBD_ClrFeature>
          break;
 8007fc8:	e004      	b.n	8007fd4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8007fca:	6839      	ldr	r1, [r7, #0]
 8007fcc:	6878      	ldr	r0, [r7, #4]
 8007fce:	f000 fd5e 	bl	8008a8e <USBD_CtlError>
          break;
 8007fd2:	bf00      	nop
      }
      break;
 8007fd4:	e004      	b.n	8007fe0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8007fd6:	6839      	ldr	r1, [r7, #0]
 8007fd8:	6878      	ldr	r0, [r7, #4]
 8007fda:	f000 fd58 	bl	8008a8e <USBD_CtlError>
      break;
 8007fde:	bf00      	nop
  }

  return ret;
 8007fe0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	3710      	adds	r7, #16
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	bd80      	pop	{r7, pc}
 8007fea:	bf00      	nop

08007fec <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b084      	sub	sp, #16
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
 8007ff4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	781b      	ldrb	r3, [r3, #0]
 8007ffe:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008002:	2b40      	cmp	r3, #64	@ 0x40
 8008004:	d005      	beq.n	8008012 <USBD_StdItfReq+0x26>
 8008006:	2b40      	cmp	r3, #64	@ 0x40
 8008008:	d852      	bhi.n	80080b0 <USBD_StdItfReq+0xc4>
 800800a:	2b00      	cmp	r3, #0
 800800c:	d001      	beq.n	8008012 <USBD_StdItfReq+0x26>
 800800e:	2b20      	cmp	r3, #32
 8008010:	d14e      	bne.n	80080b0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008018:	b2db      	uxtb	r3, r3
 800801a:	3b01      	subs	r3, #1
 800801c:	2b02      	cmp	r3, #2
 800801e:	d840      	bhi.n	80080a2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	889b      	ldrh	r3, [r3, #4]
 8008024:	b2db      	uxtb	r3, r3
 8008026:	2b01      	cmp	r3, #1
 8008028:	d836      	bhi.n	8008098 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	889b      	ldrh	r3, [r3, #4]
 800802e:	b2db      	uxtb	r3, r3
 8008030:	4619      	mov	r1, r3
 8008032:	6878      	ldr	r0, [r7, #4]
 8008034:	f7ff fedb 	bl	8007dee <USBD_CoreFindIF>
 8008038:	4603      	mov	r3, r0
 800803a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800803c:	7bbb      	ldrb	r3, [r7, #14]
 800803e:	2bff      	cmp	r3, #255	@ 0xff
 8008040:	d01d      	beq.n	800807e <USBD_StdItfReq+0x92>
 8008042:	7bbb      	ldrb	r3, [r7, #14]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d11a      	bne.n	800807e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008048:	7bba      	ldrb	r2, [r7, #14]
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	32ae      	adds	r2, #174	@ 0xae
 800804e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008052:	689b      	ldr	r3, [r3, #8]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d00f      	beq.n	8008078 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008058:	7bba      	ldrb	r2, [r7, #14]
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008060:	7bba      	ldrb	r2, [r7, #14]
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	32ae      	adds	r2, #174	@ 0xae
 8008066:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800806a:	689b      	ldr	r3, [r3, #8]
 800806c:	6839      	ldr	r1, [r7, #0]
 800806e:	6878      	ldr	r0, [r7, #4]
 8008070:	4798      	blx	r3
 8008072:	4603      	mov	r3, r0
 8008074:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008076:	e004      	b.n	8008082 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008078:	2303      	movs	r3, #3
 800807a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800807c:	e001      	b.n	8008082 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800807e:	2303      	movs	r3, #3
 8008080:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	88db      	ldrh	r3, [r3, #6]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d110      	bne.n	80080ac <USBD_StdItfReq+0xc0>
 800808a:	7bfb      	ldrb	r3, [r7, #15]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d10d      	bne.n	80080ac <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f000 fdd3 	bl	8008c3c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008096:	e009      	b.n	80080ac <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008098:	6839      	ldr	r1, [r7, #0]
 800809a:	6878      	ldr	r0, [r7, #4]
 800809c:	f000 fcf7 	bl	8008a8e <USBD_CtlError>
          break;
 80080a0:	e004      	b.n	80080ac <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80080a2:	6839      	ldr	r1, [r7, #0]
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	f000 fcf2 	bl	8008a8e <USBD_CtlError>
          break;
 80080aa:	e000      	b.n	80080ae <USBD_StdItfReq+0xc2>
          break;
 80080ac:	bf00      	nop
      }
      break;
 80080ae:	e004      	b.n	80080ba <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80080b0:	6839      	ldr	r1, [r7, #0]
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f000 fceb 	bl	8008a8e <USBD_CtlError>
      break;
 80080b8:	bf00      	nop
  }

  return ret;
 80080ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80080bc:	4618      	mov	r0, r3
 80080be:	3710      	adds	r7, #16
 80080c0:	46bd      	mov	sp, r7
 80080c2:	bd80      	pop	{r7, pc}

080080c4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b084      	sub	sp, #16
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
 80080cc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80080ce:	2300      	movs	r3, #0
 80080d0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	889b      	ldrh	r3, [r3, #4]
 80080d6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80080d8:	683b      	ldr	r3, [r7, #0]
 80080da:	781b      	ldrb	r3, [r3, #0]
 80080dc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80080e0:	2b40      	cmp	r3, #64	@ 0x40
 80080e2:	d007      	beq.n	80080f4 <USBD_StdEPReq+0x30>
 80080e4:	2b40      	cmp	r3, #64	@ 0x40
 80080e6:	f200 817f 	bhi.w	80083e8 <USBD_StdEPReq+0x324>
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d02a      	beq.n	8008144 <USBD_StdEPReq+0x80>
 80080ee:	2b20      	cmp	r3, #32
 80080f0:	f040 817a 	bne.w	80083e8 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80080f4:	7bbb      	ldrb	r3, [r7, #14]
 80080f6:	4619      	mov	r1, r3
 80080f8:	6878      	ldr	r0, [r7, #4]
 80080fa:	f7ff fe85 	bl	8007e08 <USBD_CoreFindEP>
 80080fe:	4603      	mov	r3, r0
 8008100:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008102:	7b7b      	ldrb	r3, [r7, #13]
 8008104:	2bff      	cmp	r3, #255	@ 0xff
 8008106:	f000 8174 	beq.w	80083f2 <USBD_StdEPReq+0x32e>
 800810a:	7b7b      	ldrb	r3, [r7, #13]
 800810c:	2b00      	cmp	r3, #0
 800810e:	f040 8170 	bne.w	80083f2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8008112:	7b7a      	ldrb	r2, [r7, #13]
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800811a:	7b7a      	ldrb	r2, [r7, #13]
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	32ae      	adds	r2, #174	@ 0xae
 8008120:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008124:	689b      	ldr	r3, [r3, #8]
 8008126:	2b00      	cmp	r3, #0
 8008128:	f000 8163 	beq.w	80083f2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800812c:	7b7a      	ldrb	r2, [r7, #13]
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	32ae      	adds	r2, #174	@ 0xae
 8008132:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008136:	689b      	ldr	r3, [r3, #8]
 8008138:	6839      	ldr	r1, [r7, #0]
 800813a:	6878      	ldr	r0, [r7, #4]
 800813c:	4798      	blx	r3
 800813e:	4603      	mov	r3, r0
 8008140:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008142:	e156      	b.n	80083f2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	785b      	ldrb	r3, [r3, #1]
 8008148:	2b03      	cmp	r3, #3
 800814a:	d008      	beq.n	800815e <USBD_StdEPReq+0x9a>
 800814c:	2b03      	cmp	r3, #3
 800814e:	f300 8145 	bgt.w	80083dc <USBD_StdEPReq+0x318>
 8008152:	2b00      	cmp	r3, #0
 8008154:	f000 809b 	beq.w	800828e <USBD_StdEPReq+0x1ca>
 8008158:	2b01      	cmp	r3, #1
 800815a:	d03c      	beq.n	80081d6 <USBD_StdEPReq+0x112>
 800815c:	e13e      	b.n	80083dc <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008164:	b2db      	uxtb	r3, r3
 8008166:	2b02      	cmp	r3, #2
 8008168:	d002      	beq.n	8008170 <USBD_StdEPReq+0xac>
 800816a:	2b03      	cmp	r3, #3
 800816c:	d016      	beq.n	800819c <USBD_StdEPReq+0xd8>
 800816e:	e02c      	b.n	80081ca <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008170:	7bbb      	ldrb	r3, [r7, #14]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d00d      	beq.n	8008192 <USBD_StdEPReq+0xce>
 8008176:	7bbb      	ldrb	r3, [r7, #14]
 8008178:	2b80      	cmp	r3, #128	@ 0x80
 800817a:	d00a      	beq.n	8008192 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800817c:	7bbb      	ldrb	r3, [r7, #14]
 800817e:	4619      	mov	r1, r3
 8008180:	6878      	ldr	r0, [r7, #4]
 8008182:	f005 ff7f 	bl	800e084 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008186:	2180      	movs	r1, #128	@ 0x80
 8008188:	6878      	ldr	r0, [r7, #4]
 800818a:	f005 ff7b 	bl	800e084 <USBD_LL_StallEP>
 800818e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008190:	e020      	b.n	80081d4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8008192:	6839      	ldr	r1, [r7, #0]
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f000 fc7a 	bl	8008a8e <USBD_CtlError>
              break;
 800819a:	e01b      	b.n	80081d4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800819c:	683b      	ldr	r3, [r7, #0]
 800819e:	885b      	ldrh	r3, [r3, #2]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d10e      	bne.n	80081c2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80081a4:	7bbb      	ldrb	r3, [r7, #14]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d00b      	beq.n	80081c2 <USBD_StdEPReq+0xfe>
 80081aa:	7bbb      	ldrb	r3, [r7, #14]
 80081ac:	2b80      	cmp	r3, #128	@ 0x80
 80081ae:	d008      	beq.n	80081c2 <USBD_StdEPReq+0xfe>
 80081b0:	683b      	ldr	r3, [r7, #0]
 80081b2:	88db      	ldrh	r3, [r3, #6]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d104      	bne.n	80081c2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80081b8:	7bbb      	ldrb	r3, [r7, #14]
 80081ba:	4619      	mov	r1, r3
 80081bc:	6878      	ldr	r0, [r7, #4]
 80081be:	f005 ff61 	bl	800e084 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80081c2:	6878      	ldr	r0, [r7, #4]
 80081c4:	f000 fd3a 	bl	8008c3c <USBD_CtlSendStatus>

              break;
 80081c8:	e004      	b.n	80081d4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80081ca:	6839      	ldr	r1, [r7, #0]
 80081cc:	6878      	ldr	r0, [r7, #4]
 80081ce:	f000 fc5e 	bl	8008a8e <USBD_CtlError>
              break;
 80081d2:	bf00      	nop
          }
          break;
 80081d4:	e107      	b.n	80083e6 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80081dc:	b2db      	uxtb	r3, r3
 80081de:	2b02      	cmp	r3, #2
 80081e0:	d002      	beq.n	80081e8 <USBD_StdEPReq+0x124>
 80081e2:	2b03      	cmp	r3, #3
 80081e4:	d016      	beq.n	8008214 <USBD_StdEPReq+0x150>
 80081e6:	e04b      	b.n	8008280 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80081e8:	7bbb      	ldrb	r3, [r7, #14]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d00d      	beq.n	800820a <USBD_StdEPReq+0x146>
 80081ee:	7bbb      	ldrb	r3, [r7, #14]
 80081f0:	2b80      	cmp	r3, #128	@ 0x80
 80081f2:	d00a      	beq.n	800820a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80081f4:	7bbb      	ldrb	r3, [r7, #14]
 80081f6:	4619      	mov	r1, r3
 80081f8:	6878      	ldr	r0, [r7, #4]
 80081fa:	f005 ff43 	bl	800e084 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80081fe:	2180      	movs	r1, #128	@ 0x80
 8008200:	6878      	ldr	r0, [r7, #4]
 8008202:	f005 ff3f 	bl	800e084 <USBD_LL_StallEP>
 8008206:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008208:	e040      	b.n	800828c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800820a:	6839      	ldr	r1, [r7, #0]
 800820c:	6878      	ldr	r0, [r7, #4]
 800820e:	f000 fc3e 	bl	8008a8e <USBD_CtlError>
              break;
 8008212:	e03b      	b.n	800828c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	885b      	ldrh	r3, [r3, #2]
 8008218:	2b00      	cmp	r3, #0
 800821a:	d136      	bne.n	800828a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800821c:	7bbb      	ldrb	r3, [r7, #14]
 800821e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008222:	2b00      	cmp	r3, #0
 8008224:	d004      	beq.n	8008230 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008226:	7bbb      	ldrb	r3, [r7, #14]
 8008228:	4619      	mov	r1, r3
 800822a:	6878      	ldr	r0, [r7, #4]
 800822c:	f005 ff60 	bl	800e0f0 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008230:	6878      	ldr	r0, [r7, #4]
 8008232:	f000 fd03 	bl	8008c3c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008236:	7bbb      	ldrb	r3, [r7, #14]
 8008238:	4619      	mov	r1, r3
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f7ff fde4 	bl	8007e08 <USBD_CoreFindEP>
 8008240:	4603      	mov	r3, r0
 8008242:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008244:	7b7b      	ldrb	r3, [r7, #13]
 8008246:	2bff      	cmp	r3, #255	@ 0xff
 8008248:	d01f      	beq.n	800828a <USBD_StdEPReq+0x1c6>
 800824a:	7b7b      	ldrb	r3, [r7, #13]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d11c      	bne.n	800828a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008250:	7b7a      	ldrb	r2, [r7, #13]
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008258:	7b7a      	ldrb	r2, [r7, #13]
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	32ae      	adds	r2, #174	@ 0xae
 800825e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008262:	689b      	ldr	r3, [r3, #8]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d010      	beq.n	800828a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008268:	7b7a      	ldrb	r2, [r7, #13]
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	32ae      	adds	r2, #174	@ 0xae
 800826e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008272:	689b      	ldr	r3, [r3, #8]
 8008274:	6839      	ldr	r1, [r7, #0]
 8008276:	6878      	ldr	r0, [r7, #4]
 8008278:	4798      	blx	r3
 800827a:	4603      	mov	r3, r0
 800827c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800827e:	e004      	b.n	800828a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8008280:	6839      	ldr	r1, [r7, #0]
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	f000 fc03 	bl	8008a8e <USBD_CtlError>
              break;
 8008288:	e000      	b.n	800828c <USBD_StdEPReq+0x1c8>
              break;
 800828a:	bf00      	nop
          }
          break;
 800828c:	e0ab      	b.n	80083e6 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008294:	b2db      	uxtb	r3, r3
 8008296:	2b02      	cmp	r3, #2
 8008298:	d002      	beq.n	80082a0 <USBD_StdEPReq+0x1dc>
 800829a:	2b03      	cmp	r3, #3
 800829c:	d032      	beq.n	8008304 <USBD_StdEPReq+0x240>
 800829e:	e097      	b.n	80083d0 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80082a0:	7bbb      	ldrb	r3, [r7, #14]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d007      	beq.n	80082b6 <USBD_StdEPReq+0x1f2>
 80082a6:	7bbb      	ldrb	r3, [r7, #14]
 80082a8:	2b80      	cmp	r3, #128	@ 0x80
 80082aa:	d004      	beq.n	80082b6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80082ac:	6839      	ldr	r1, [r7, #0]
 80082ae:	6878      	ldr	r0, [r7, #4]
 80082b0:	f000 fbed 	bl	8008a8e <USBD_CtlError>
                break;
 80082b4:	e091      	b.n	80083da <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80082b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	da0b      	bge.n	80082d6 <USBD_StdEPReq+0x212>
 80082be:	7bbb      	ldrb	r3, [r7, #14]
 80082c0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80082c4:	4613      	mov	r3, r2
 80082c6:	009b      	lsls	r3, r3, #2
 80082c8:	4413      	add	r3, r2
 80082ca:	009b      	lsls	r3, r3, #2
 80082cc:	3310      	adds	r3, #16
 80082ce:	687a      	ldr	r2, [r7, #4]
 80082d0:	4413      	add	r3, r2
 80082d2:	3304      	adds	r3, #4
 80082d4:	e00b      	b.n	80082ee <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80082d6:	7bbb      	ldrb	r3, [r7, #14]
 80082d8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80082dc:	4613      	mov	r3, r2
 80082de:	009b      	lsls	r3, r3, #2
 80082e0:	4413      	add	r3, r2
 80082e2:	009b      	lsls	r3, r3, #2
 80082e4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80082e8:	687a      	ldr	r2, [r7, #4]
 80082ea:	4413      	add	r3, r2
 80082ec:	3304      	adds	r3, #4
 80082ee:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	2200      	movs	r2, #0
 80082f4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80082f6:	68bb      	ldr	r3, [r7, #8]
 80082f8:	2202      	movs	r2, #2
 80082fa:	4619      	mov	r1, r3
 80082fc:	6878      	ldr	r0, [r7, #4]
 80082fe:	f000 fc43 	bl	8008b88 <USBD_CtlSendData>
              break;
 8008302:	e06a      	b.n	80083da <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008304:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008308:	2b00      	cmp	r3, #0
 800830a:	da11      	bge.n	8008330 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800830c:	7bbb      	ldrb	r3, [r7, #14]
 800830e:	f003 020f 	and.w	r2, r3, #15
 8008312:	6879      	ldr	r1, [r7, #4]
 8008314:	4613      	mov	r3, r2
 8008316:	009b      	lsls	r3, r3, #2
 8008318:	4413      	add	r3, r2
 800831a:	009b      	lsls	r3, r3, #2
 800831c:	440b      	add	r3, r1
 800831e:	3324      	adds	r3, #36	@ 0x24
 8008320:	881b      	ldrh	r3, [r3, #0]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d117      	bne.n	8008356 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008326:	6839      	ldr	r1, [r7, #0]
 8008328:	6878      	ldr	r0, [r7, #4]
 800832a:	f000 fbb0 	bl	8008a8e <USBD_CtlError>
                  break;
 800832e:	e054      	b.n	80083da <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008330:	7bbb      	ldrb	r3, [r7, #14]
 8008332:	f003 020f 	and.w	r2, r3, #15
 8008336:	6879      	ldr	r1, [r7, #4]
 8008338:	4613      	mov	r3, r2
 800833a:	009b      	lsls	r3, r3, #2
 800833c:	4413      	add	r3, r2
 800833e:	009b      	lsls	r3, r3, #2
 8008340:	440b      	add	r3, r1
 8008342:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008346:	881b      	ldrh	r3, [r3, #0]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d104      	bne.n	8008356 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800834c:	6839      	ldr	r1, [r7, #0]
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	f000 fb9d 	bl	8008a8e <USBD_CtlError>
                  break;
 8008354:	e041      	b.n	80083da <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008356:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800835a:	2b00      	cmp	r3, #0
 800835c:	da0b      	bge.n	8008376 <USBD_StdEPReq+0x2b2>
 800835e:	7bbb      	ldrb	r3, [r7, #14]
 8008360:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008364:	4613      	mov	r3, r2
 8008366:	009b      	lsls	r3, r3, #2
 8008368:	4413      	add	r3, r2
 800836a:	009b      	lsls	r3, r3, #2
 800836c:	3310      	adds	r3, #16
 800836e:	687a      	ldr	r2, [r7, #4]
 8008370:	4413      	add	r3, r2
 8008372:	3304      	adds	r3, #4
 8008374:	e00b      	b.n	800838e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008376:	7bbb      	ldrb	r3, [r7, #14]
 8008378:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800837c:	4613      	mov	r3, r2
 800837e:	009b      	lsls	r3, r3, #2
 8008380:	4413      	add	r3, r2
 8008382:	009b      	lsls	r3, r3, #2
 8008384:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008388:	687a      	ldr	r2, [r7, #4]
 800838a:	4413      	add	r3, r2
 800838c:	3304      	adds	r3, #4
 800838e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008390:	7bbb      	ldrb	r3, [r7, #14]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d002      	beq.n	800839c <USBD_StdEPReq+0x2d8>
 8008396:	7bbb      	ldrb	r3, [r7, #14]
 8008398:	2b80      	cmp	r3, #128	@ 0x80
 800839a:	d103      	bne.n	80083a4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800839c:	68bb      	ldr	r3, [r7, #8]
 800839e:	2200      	movs	r2, #0
 80083a0:	601a      	str	r2, [r3, #0]
 80083a2:	e00e      	b.n	80083c2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80083a4:	7bbb      	ldrb	r3, [r7, #14]
 80083a6:	4619      	mov	r1, r3
 80083a8:	6878      	ldr	r0, [r7, #4]
 80083aa:	f005 fed7 	bl	800e15c <USBD_LL_IsStallEP>
 80083ae:	4603      	mov	r3, r0
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d003      	beq.n	80083bc <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	2201      	movs	r2, #1
 80083b8:	601a      	str	r2, [r3, #0]
 80083ba:	e002      	b.n	80083c2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80083bc:	68bb      	ldr	r3, [r7, #8]
 80083be:	2200      	movs	r2, #0
 80083c0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80083c2:	68bb      	ldr	r3, [r7, #8]
 80083c4:	2202      	movs	r2, #2
 80083c6:	4619      	mov	r1, r3
 80083c8:	6878      	ldr	r0, [r7, #4]
 80083ca:	f000 fbdd 	bl	8008b88 <USBD_CtlSendData>
              break;
 80083ce:	e004      	b.n	80083da <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80083d0:	6839      	ldr	r1, [r7, #0]
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f000 fb5b 	bl	8008a8e <USBD_CtlError>
              break;
 80083d8:	bf00      	nop
          }
          break;
 80083da:	e004      	b.n	80083e6 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80083dc:	6839      	ldr	r1, [r7, #0]
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f000 fb55 	bl	8008a8e <USBD_CtlError>
          break;
 80083e4:	bf00      	nop
      }
      break;
 80083e6:	e005      	b.n	80083f4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80083e8:	6839      	ldr	r1, [r7, #0]
 80083ea:	6878      	ldr	r0, [r7, #4]
 80083ec:	f000 fb4f 	bl	8008a8e <USBD_CtlError>
      break;
 80083f0:	e000      	b.n	80083f4 <USBD_StdEPReq+0x330>
      break;
 80083f2:	bf00      	nop
  }

  return ret;
 80083f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80083f6:	4618      	mov	r0, r3
 80083f8:	3710      	adds	r7, #16
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bd80      	pop	{r7, pc}
	...

08008400 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b084      	sub	sp, #16
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
 8008408:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800840a:	2300      	movs	r3, #0
 800840c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800840e:	2300      	movs	r3, #0
 8008410:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008412:	2300      	movs	r3, #0
 8008414:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008416:	683b      	ldr	r3, [r7, #0]
 8008418:	885b      	ldrh	r3, [r3, #2]
 800841a:	0a1b      	lsrs	r3, r3, #8
 800841c:	b29b      	uxth	r3, r3
 800841e:	3b01      	subs	r3, #1
 8008420:	2b06      	cmp	r3, #6
 8008422:	f200 8128 	bhi.w	8008676 <USBD_GetDescriptor+0x276>
 8008426:	a201      	add	r2, pc, #4	@ (adr r2, 800842c <USBD_GetDescriptor+0x2c>)
 8008428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800842c:	08008449 	.word	0x08008449
 8008430:	08008461 	.word	0x08008461
 8008434:	080084a1 	.word	0x080084a1
 8008438:	08008677 	.word	0x08008677
 800843c:	08008677 	.word	0x08008677
 8008440:	08008617 	.word	0x08008617
 8008444:	08008643 	.word	0x08008643
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	687a      	ldr	r2, [r7, #4]
 8008452:	7c12      	ldrb	r2, [r2, #16]
 8008454:	f107 0108 	add.w	r1, r7, #8
 8008458:	4610      	mov	r0, r2
 800845a:	4798      	blx	r3
 800845c:	60f8      	str	r0, [r7, #12]
      break;
 800845e:	e112      	b.n	8008686 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	7c1b      	ldrb	r3, [r3, #16]
 8008464:	2b00      	cmp	r3, #0
 8008466:	d10d      	bne.n	8008484 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800846e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008470:	f107 0208 	add.w	r2, r7, #8
 8008474:	4610      	mov	r0, r2
 8008476:	4798      	blx	r3
 8008478:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	3301      	adds	r3, #1
 800847e:	2202      	movs	r2, #2
 8008480:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008482:	e100      	b.n	8008686 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800848a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800848c:	f107 0208 	add.w	r2, r7, #8
 8008490:	4610      	mov	r0, r2
 8008492:	4798      	blx	r3
 8008494:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	3301      	adds	r3, #1
 800849a:	2202      	movs	r2, #2
 800849c:	701a      	strb	r2, [r3, #0]
      break;
 800849e:	e0f2      	b.n	8008686 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	885b      	ldrh	r3, [r3, #2]
 80084a4:	b2db      	uxtb	r3, r3
 80084a6:	2b05      	cmp	r3, #5
 80084a8:	f200 80ac 	bhi.w	8008604 <USBD_GetDescriptor+0x204>
 80084ac:	a201      	add	r2, pc, #4	@ (adr r2, 80084b4 <USBD_GetDescriptor+0xb4>)
 80084ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084b2:	bf00      	nop
 80084b4:	080084cd 	.word	0x080084cd
 80084b8:	08008501 	.word	0x08008501
 80084bc:	08008535 	.word	0x08008535
 80084c0:	08008569 	.word	0x08008569
 80084c4:	0800859d 	.word	0x0800859d
 80084c8:	080085d1 	.word	0x080085d1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084d2:	685b      	ldr	r3, [r3, #4]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d00b      	beq.n	80084f0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084de:	685b      	ldr	r3, [r3, #4]
 80084e0:	687a      	ldr	r2, [r7, #4]
 80084e2:	7c12      	ldrb	r2, [r2, #16]
 80084e4:	f107 0108 	add.w	r1, r7, #8
 80084e8:	4610      	mov	r0, r2
 80084ea:	4798      	blx	r3
 80084ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80084ee:	e091      	b.n	8008614 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80084f0:	6839      	ldr	r1, [r7, #0]
 80084f2:	6878      	ldr	r0, [r7, #4]
 80084f4:	f000 facb 	bl	8008a8e <USBD_CtlError>
            err++;
 80084f8:	7afb      	ldrb	r3, [r7, #11]
 80084fa:	3301      	adds	r3, #1
 80084fc:	72fb      	strb	r3, [r7, #11]
          break;
 80084fe:	e089      	b.n	8008614 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008506:	689b      	ldr	r3, [r3, #8]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d00b      	beq.n	8008524 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008512:	689b      	ldr	r3, [r3, #8]
 8008514:	687a      	ldr	r2, [r7, #4]
 8008516:	7c12      	ldrb	r2, [r2, #16]
 8008518:	f107 0108 	add.w	r1, r7, #8
 800851c:	4610      	mov	r0, r2
 800851e:	4798      	blx	r3
 8008520:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008522:	e077      	b.n	8008614 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008524:	6839      	ldr	r1, [r7, #0]
 8008526:	6878      	ldr	r0, [r7, #4]
 8008528:	f000 fab1 	bl	8008a8e <USBD_CtlError>
            err++;
 800852c:	7afb      	ldrb	r3, [r7, #11]
 800852e:	3301      	adds	r3, #1
 8008530:	72fb      	strb	r3, [r7, #11]
          break;
 8008532:	e06f      	b.n	8008614 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800853a:	68db      	ldr	r3, [r3, #12]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d00b      	beq.n	8008558 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008546:	68db      	ldr	r3, [r3, #12]
 8008548:	687a      	ldr	r2, [r7, #4]
 800854a:	7c12      	ldrb	r2, [r2, #16]
 800854c:	f107 0108 	add.w	r1, r7, #8
 8008550:	4610      	mov	r0, r2
 8008552:	4798      	blx	r3
 8008554:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008556:	e05d      	b.n	8008614 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008558:	6839      	ldr	r1, [r7, #0]
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	f000 fa97 	bl	8008a8e <USBD_CtlError>
            err++;
 8008560:	7afb      	ldrb	r3, [r7, #11]
 8008562:	3301      	adds	r3, #1
 8008564:	72fb      	strb	r3, [r7, #11]
          break;
 8008566:	e055      	b.n	8008614 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800856e:	691b      	ldr	r3, [r3, #16]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d00b      	beq.n	800858c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800857a:	691b      	ldr	r3, [r3, #16]
 800857c:	687a      	ldr	r2, [r7, #4]
 800857e:	7c12      	ldrb	r2, [r2, #16]
 8008580:	f107 0108 	add.w	r1, r7, #8
 8008584:	4610      	mov	r0, r2
 8008586:	4798      	blx	r3
 8008588:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800858a:	e043      	b.n	8008614 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800858c:	6839      	ldr	r1, [r7, #0]
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	f000 fa7d 	bl	8008a8e <USBD_CtlError>
            err++;
 8008594:	7afb      	ldrb	r3, [r7, #11]
 8008596:	3301      	adds	r3, #1
 8008598:	72fb      	strb	r3, [r7, #11]
          break;
 800859a:	e03b      	b.n	8008614 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80085a2:	695b      	ldr	r3, [r3, #20]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d00b      	beq.n	80085c0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80085ae:	695b      	ldr	r3, [r3, #20]
 80085b0:	687a      	ldr	r2, [r7, #4]
 80085b2:	7c12      	ldrb	r2, [r2, #16]
 80085b4:	f107 0108 	add.w	r1, r7, #8
 80085b8:	4610      	mov	r0, r2
 80085ba:	4798      	blx	r3
 80085bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80085be:	e029      	b.n	8008614 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80085c0:	6839      	ldr	r1, [r7, #0]
 80085c2:	6878      	ldr	r0, [r7, #4]
 80085c4:	f000 fa63 	bl	8008a8e <USBD_CtlError>
            err++;
 80085c8:	7afb      	ldrb	r3, [r7, #11]
 80085ca:	3301      	adds	r3, #1
 80085cc:	72fb      	strb	r3, [r7, #11]
          break;
 80085ce:	e021      	b.n	8008614 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80085d6:	699b      	ldr	r3, [r3, #24]
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d00b      	beq.n	80085f4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80085e2:	699b      	ldr	r3, [r3, #24]
 80085e4:	687a      	ldr	r2, [r7, #4]
 80085e6:	7c12      	ldrb	r2, [r2, #16]
 80085e8:	f107 0108 	add.w	r1, r7, #8
 80085ec:	4610      	mov	r0, r2
 80085ee:	4798      	blx	r3
 80085f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80085f2:	e00f      	b.n	8008614 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80085f4:	6839      	ldr	r1, [r7, #0]
 80085f6:	6878      	ldr	r0, [r7, #4]
 80085f8:	f000 fa49 	bl	8008a8e <USBD_CtlError>
            err++;
 80085fc:	7afb      	ldrb	r3, [r7, #11]
 80085fe:	3301      	adds	r3, #1
 8008600:	72fb      	strb	r3, [r7, #11]
          break;
 8008602:	e007      	b.n	8008614 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008604:	6839      	ldr	r1, [r7, #0]
 8008606:	6878      	ldr	r0, [r7, #4]
 8008608:	f000 fa41 	bl	8008a8e <USBD_CtlError>
          err++;
 800860c:	7afb      	ldrb	r3, [r7, #11]
 800860e:	3301      	adds	r3, #1
 8008610:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8008612:	bf00      	nop
      }
      break;
 8008614:	e037      	b.n	8008686 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	7c1b      	ldrb	r3, [r3, #16]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d109      	bne.n	8008632 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008624:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008626:	f107 0208 	add.w	r2, r7, #8
 800862a:	4610      	mov	r0, r2
 800862c:	4798      	blx	r3
 800862e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008630:	e029      	b.n	8008686 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008632:	6839      	ldr	r1, [r7, #0]
 8008634:	6878      	ldr	r0, [r7, #4]
 8008636:	f000 fa2a 	bl	8008a8e <USBD_CtlError>
        err++;
 800863a:	7afb      	ldrb	r3, [r7, #11]
 800863c:	3301      	adds	r3, #1
 800863e:	72fb      	strb	r3, [r7, #11]
      break;
 8008640:	e021      	b.n	8008686 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	7c1b      	ldrb	r3, [r3, #16]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d10d      	bne.n	8008666 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008652:	f107 0208 	add.w	r2, r7, #8
 8008656:	4610      	mov	r0, r2
 8008658:	4798      	blx	r3
 800865a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	3301      	adds	r3, #1
 8008660:	2207      	movs	r2, #7
 8008662:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008664:	e00f      	b.n	8008686 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008666:	6839      	ldr	r1, [r7, #0]
 8008668:	6878      	ldr	r0, [r7, #4]
 800866a:	f000 fa10 	bl	8008a8e <USBD_CtlError>
        err++;
 800866e:	7afb      	ldrb	r3, [r7, #11]
 8008670:	3301      	adds	r3, #1
 8008672:	72fb      	strb	r3, [r7, #11]
      break;
 8008674:	e007      	b.n	8008686 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008676:	6839      	ldr	r1, [r7, #0]
 8008678:	6878      	ldr	r0, [r7, #4]
 800867a:	f000 fa08 	bl	8008a8e <USBD_CtlError>
      err++;
 800867e:	7afb      	ldrb	r3, [r7, #11]
 8008680:	3301      	adds	r3, #1
 8008682:	72fb      	strb	r3, [r7, #11]
      break;
 8008684:	bf00      	nop
  }

  if (err != 0U)
 8008686:	7afb      	ldrb	r3, [r7, #11]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d11e      	bne.n	80086ca <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800868c:	683b      	ldr	r3, [r7, #0]
 800868e:	88db      	ldrh	r3, [r3, #6]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d016      	beq.n	80086c2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008694:	893b      	ldrh	r3, [r7, #8]
 8008696:	2b00      	cmp	r3, #0
 8008698:	d00e      	beq.n	80086b8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	88da      	ldrh	r2, [r3, #6]
 800869e:	893b      	ldrh	r3, [r7, #8]
 80086a0:	4293      	cmp	r3, r2
 80086a2:	bf28      	it	cs
 80086a4:	4613      	movcs	r3, r2
 80086a6:	b29b      	uxth	r3, r3
 80086a8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80086aa:	893b      	ldrh	r3, [r7, #8]
 80086ac:	461a      	mov	r2, r3
 80086ae:	68f9      	ldr	r1, [r7, #12]
 80086b0:	6878      	ldr	r0, [r7, #4]
 80086b2:	f000 fa69 	bl	8008b88 <USBD_CtlSendData>
 80086b6:	e009      	b.n	80086cc <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80086b8:	6839      	ldr	r1, [r7, #0]
 80086ba:	6878      	ldr	r0, [r7, #4]
 80086bc:	f000 f9e7 	bl	8008a8e <USBD_CtlError>
 80086c0:	e004      	b.n	80086cc <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80086c2:	6878      	ldr	r0, [r7, #4]
 80086c4:	f000 faba 	bl	8008c3c <USBD_CtlSendStatus>
 80086c8:	e000      	b.n	80086cc <USBD_GetDescriptor+0x2cc>
    return;
 80086ca:	bf00      	nop
  }
}
 80086cc:	3710      	adds	r7, #16
 80086ce:	46bd      	mov	sp, r7
 80086d0:	bd80      	pop	{r7, pc}
 80086d2:	bf00      	nop

080086d4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b084      	sub	sp, #16
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
 80086dc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80086de:	683b      	ldr	r3, [r7, #0]
 80086e0:	889b      	ldrh	r3, [r3, #4]
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d131      	bne.n	800874a <USBD_SetAddress+0x76>
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	88db      	ldrh	r3, [r3, #6]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d12d      	bne.n	800874a <USBD_SetAddress+0x76>
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	885b      	ldrh	r3, [r3, #2]
 80086f2:	2b7f      	cmp	r3, #127	@ 0x7f
 80086f4:	d829      	bhi.n	800874a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	885b      	ldrh	r3, [r3, #2]
 80086fa:	b2db      	uxtb	r3, r3
 80086fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008700:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008708:	b2db      	uxtb	r3, r3
 800870a:	2b03      	cmp	r3, #3
 800870c:	d104      	bne.n	8008718 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800870e:	6839      	ldr	r1, [r7, #0]
 8008710:	6878      	ldr	r0, [r7, #4]
 8008712:	f000 f9bc 	bl	8008a8e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008716:	e01d      	b.n	8008754 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	7bfa      	ldrb	r2, [r7, #15]
 800871c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008720:	7bfb      	ldrb	r3, [r7, #15]
 8008722:	4619      	mov	r1, r3
 8008724:	6878      	ldr	r0, [r7, #4]
 8008726:	f005 fd45 	bl	800e1b4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800872a:	6878      	ldr	r0, [r7, #4]
 800872c:	f000 fa86 	bl	8008c3c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008730:	7bfb      	ldrb	r3, [r7, #15]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d004      	beq.n	8008740 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2202      	movs	r2, #2
 800873a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800873e:	e009      	b.n	8008754 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2201      	movs	r2, #1
 8008744:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008748:	e004      	b.n	8008754 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800874a:	6839      	ldr	r1, [r7, #0]
 800874c:	6878      	ldr	r0, [r7, #4]
 800874e:	f000 f99e 	bl	8008a8e <USBD_CtlError>
  }
}
 8008752:	bf00      	nop
 8008754:	bf00      	nop
 8008756:	3710      	adds	r7, #16
 8008758:	46bd      	mov	sp, r7
 800875a:	bd80      	pop	{r7, pc}

0800875c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800875c:	b580      	push	{r7, lr}
 800875e:	b084      	sub	sp, #16
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
 8008764:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008766:	2300      	movs	r3, #0
 8008768:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	885b      	ldrh	r3, [r3, #2]
 800876e:	b2da      	uxtb	r2, r3
 8008770:	4b4e      	ldr	r3, [pc, #312]	@ (80088ac <USBD_SetConfig+0x150>)
 8008772:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008774:	4b4d      	ldr	r3, [pc, #308]	@ (80088ac <USBD_SetConfig+0x150>)
 8008776:	781b      	ldrb	r3, [r3, #0]
 8008778:	2b01      	cmp	r3, #1
 800877a:	d905      	bls.n	8008788 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800877c:	6839      	ldr	r1, [r7, #0]
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	f000 f985 	bl	8008a8e <USBD_CtlError>
    return USBD_FAIL;
 8008784:	2303      	movs	r3, #3
 8008786:	e08c      	b.n	80088a2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800878e:	b2db      	uxtb	r3, r3
 8008790:	2b02      	cmp	r3, #2
 8008792:	d002      	beq.n	800879a <USBD_SetConfig+0x3e>
 8008794:	2b03      	cmp	r3, #3
 8008796:	d029      	beq.n	80087ec <USBD_SetConfig+0x90>
 8008798:	e075      	b.n	8008886 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800879a:	4b44      	ldr	r3, [pc, #272]	@ (80088ac <USBD_SetConfig+0x150>)
 800879c:	781b      	ldrb	r3, [r3, #0]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d020      	beq.n	80087e4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80087a2:	4b42      	ldr	r3, [pc, #264]	@ (80088ac <USBD_SetConfig+0x150>)
 80087a4:	781b      	ldrb	r3, [r3, #0]
 80087a6:	461a      	mov	r2, r3
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80087ac:	4b3f      	ldr	r3, [pc, #252]	@ (80088ac <USBD_SetConfig+0x150>)
 80087ae:	781b      	ldrb	r3, [r3, #0]
 80087b0:	4619      	mov	r1, r3
 80087b2:	6878      	ldr	r0, [r7, #4]
 80087b4:	f7fe ffe3 	bl	800777e <USBD_SetClassConfig>
 80087b8:	4603      	mov	r3, r0
 80087ba:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80087bc:	7bfb      	ldrb	r3, [r7, #15]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d008      	beq.n	80087d4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80087c2:	6839      	ldr	r1, [r7, #0]
 80087c4:	6878      	ldr	r0, [r7, #4]
 80087c6:	f000 f962 	bl	8008a8e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2202      	movs	r2, #2
 80087ce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80087d2:	e065      	b.n	80088a0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80087d4:	6878      	ldr	r0, [r7, #4]
 80087d6:	f000 fa31 	bl	8008c3c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	2203      	movs	r2, #3
 80087de:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80087e2:	e05d      	b.n	80088a0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80087e4:	6878      	ldr	r0, [r7, #4]
 80087e6:	f000 fa29 	bl	8008c3c <USBD_CtlSendStatus>
      break;
 80087ea:	e059      	b.n	80088a0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80087ec:	4b2f      	ldr	r3, [pc, #188]	@ (80088ac <USBD_SetConfig+0x150>)
 80087ee:	781b      	ldrb	r3, [r3, #0]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d112      	bne.n	800881a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2202      	movs	r2, #2
 80087f8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80087fc:	4b2b      	ldr	r3, [pc, #172]	@ (80088ac <USBD_SetConfig+0x150>)
 80087fe:	781b      	ldrb	r3, [r3, #0]
 8008800:	461a      	mov	r2, r3
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008806:	4b29      	ldr	r3, [pc, #164]	@ (80088ac <USBD_SetConfig+0x150>)
 8008808:	781b      	ldrb	r3, [r3, #0]
 800880a:	4619      	mov	r1, r3
 800880c:	6878      	ldr	r0, [r7, #4]
 800880e:	f7fe ffd2 	bl	80077b6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008812:	6878      	ldr	r0, [r7, #4]
 8008814:	f000 fa12 	bl	8008c3c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008818:	e042      	b.n	80088a0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800881a:	4b24      	ldr	r3, [pc, #144]	@ (80088ac <USBD_SetConfig+0x150>)
 800881c:	781b      	ldrb	r3, [r3, #0]
 800881e:	461a      	mov	r2, r3
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	685b      	ldr	r3, [r3, #4]
 8008824:	429a      	cmp	r2, r3
 8008826:	d02a      	beq.n	800887e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	685b      	ldr	r3, [r3, #4]
 800882c:	b2db      	uxtb	r3, r3
 800882e:	4619      	mov	r1, r3
 8008830:	6878      	ldr	r0, [r7, #4]
 8008832:	f7fe ffc0 	bl	80077b6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008836:	4b1d      	ldr	r3, [pc, #116]	@ (80088ac <USBD_SetConfig+0x150>)
 8008838:	781b      	ldrb	r3, [r3, #0]
 800883a:	461a      	mov	r2, r3
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008840:	4b1a      	ldr	r3, [pc, #104]	@ (80088ac <USBD_SetConfig+0x150>)
 8008842:	781b      	ldrb	r3, [r3, #0]
 8008844:	4619      	mov	r1, r3
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	f7fe ff99 	bl	800777e <USBD_SetClassConfig>
 800884c:	4603      	mov	r3, r0
 800884e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008850:	7bfb      	ldrb	r3, [r7, #15]
 8008852:	2b00      	cmp	r3, #0
 8008854:	d00f      	beq.n	8008876 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008856:	6839      	ldr	r1, [r7, #0]
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	f000 f918 	bl	8008a8e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	685b      	ldr	r3, [r3, #4]
 8008862:	b2db      	uxtb	r3, r3
 8008864:	4619      	mov	r1, r3
 8008866:	6878      	ldr	r0, [r7, #4]
 8008868:	f7fe ffa5 	bl	80077b6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2202      	movs	r2, #2
 8008870:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008874:	e014      	b.n	80088a0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008876:	6878      	ldr	r0, [r7, #4]
 8008878:	f000 f9e0 	bl	8008c3c <USBD_CtlSendStatus>
      break;
 800887c:	e010      	b.n	80088a0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f000 f9dc 	bl	8008c3c <USBD_CtlSendStatus>
      break;
 8008884:	e00c      	b.n	80088a0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008886:	6839      	ldr	r1, [r7, #0]
 8008888:	6878      	ldr	r0, [r7, #4]
 800888a:	f000 f900 	bl	8008a8e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800888e:	4b07      	ldr	r3, [pc, #28]	@ (80088ac <USBD_SetConfig+0x150>)
 8008890:	781b      	ldrb	r3, [r3, #0]
 8008892:	4619      	mov	r1, r3
 8008894:	6878      	ldr	r0, [r7, #4]
 8008896:	f7fe ff8e 	bl	80077b6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800889a:	2303      	movs	r3, #3
 800889c:	73fb      	strb	r3, [r7, #15]
      break;
 800889e:	bf00      	nop
  }

  return ret;
 80088a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80088a2:	4618      	mov	r0, r3
 80088a4:	3710      	adds	r7, #16
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bd80      	pop	{r7, pc}
 80088aa:	bf00      	nop
 80088ac:	20000178 	.word	0x20000178

080088b0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b082      	sub	sp, #8
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]
 80088b8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80088ba:	683b      	ldr	r3, [r7, #0]
 80088bc:	88db      	ldrh	r3, [r3, #6]
 80088be:	2b01      	cmp	r3, #1
 80088c0:	d004      	beq.n	80088cc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80088c2:	6839      	ldr	r1, [r7, #0]
 80088c4:	6878      	ldr	r0, [r7, #4]
 80088c6:	f000 f8e2 	bl	8008a8e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80088ca:	e023      	b.n	8008914 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088d2:	b2db      	uxtb	r3, r3
 80088d4:	2b02      	cmp	r3, #2
 80088d6:	dc02      	bgt.n	80088de <USBD_GetConfig+0x2e>
 80088d8:	2b00      	cmp	r3, #0
 80088da:	dc03      	bgt.n	80088e4 <USBD_GetConfig+0x34>
 80088dc:	e015      	b.n	800890a <USBD_GetConfig+0x5a>
 80088de:	2b03      	cmp	r3, #3
 80088e0:	d00b      	beq.n	80088fa <USBD_GetConfig+0x4a>
 80088e2:	e012      	b.n	800890a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2200      	movs	r2, #0
 80088e8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	3308      	adds	r3, #8
 80088ee:	2201      	movs	r2, #1
 80088f0:	4619      	mov	r1, r3
 80088f2:	6878      	ldr	r0, [r7, #4]
 80088f4:	f000 f948 	bl	8008b88 <USBD_CtlSendData>
        break;
 80088f8:	e00c      	b.n	8008914 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	3304      	adds	r3, #4
 80088fe:	2201      	movs	r2, #1
 8008900:	4619      	mov	r1, r3
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f000 f940 	bl	8008b88 <USBD_CtlSendData>
        break;
 8008908:	e004      	b.n	8008914 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800890a:	6839      	ldr	r1, [r7, #0]
 800890c:	6878      	ldr	r0, [r7, #4]
 800890e:	f000 f8be 	bl	8008a8e <USBD_CtlError>
        break;
 8008912:	bf00      	nop
}
 8008914:	bf00      	nop
 8008916:	3708      	adds	r7, #8
 8008918:	46bd      	mov	sp, r7
 800891a:	bd80      	pop	{r7, pc}

0800891c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b082      	sub	sp, #8
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
 8008924:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800892c:	b2db      	uxtb	r3, r3
 800892e:	3b01      	subs	r3, #1
 8008930:	2b02      	cmp	r3, #2
 8008932:	d81e      	bhi.n	8008972 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008934:	683b      	ldr	r3, [r7, #0]
 8008936:	88db      	ldrh	r3, [r3, #6]
 8008938:	2b02      	cmp	r3, #2
 800893a:	d004      	beq.n	8008946 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800893c:	6839      	ldr	r1, [r7, #0]
 800893e:	6878      	ldr	r0, [r7, #4]
 8008940:	f000 f8a5 	bl	8008a8e <USBD_CtlError>
        break;
 8008944:	e01a      	b.n	800897c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
#else
      pdev->dev_config_status = 0U;
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	2200      	movs	r2, #0
 800894a:	60da      	str	r2, [r3, #12]
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008952:	2b00      	cmp	r3, #0
 8008954:	d005      	beq.n	8008962 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	68db      	ldr	r3, [r3, #12]
 800895a:	f043 0202 	orr.w	r2, r3, #2
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	330c      	adds	r3, #12
 8008966:	2202      	movs	r2, #2
 8008968:	4619      	mov	r1, r3
 800896a:	6878      	ldr	r0, [r7, #4]
 800896c:	f000 f90c 	bl	8008b88 <USBD_CtlSendData>
      break;
 8008970:	e004      	b.n	800897c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008972:	6839      	ldr	r1, [r7, #0]
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f000 f88a 	bl	8008a8e <USBD_CtlError>
      break;
 800897a:	bf00      	nop
  }
}
 800897c:	bf00      	nop
 800897e:	3708      	adds	r7, #8
 8008980:	46bd      	mov	sp, r7
 8008982:	bd80      	pop	{r7, pc}

08008984 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008984:	b580      	push	{r7, lr}
 8008986:	b082      	sub	sp, #8
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
 800898c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	885b      	ldrh	r3, [r3, #2]
 8008992:	2b01      	cmp	r3, #1
 8008994:	d107      	bne.n	80089a6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	2201      	movs	r2, #1
 800899a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800899e:	6878      	ldr	r0, [r7, #4]
 80089a0:	f000 f94c 	bl	8008c3c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80089a4:	e013      	b.n	80089ce <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80089a6:	683b      	ldr	r3, [r7, #0]
 80089a8:	885b      	ldrh	r3, [r3, #2]
 80089aa:	2b02      	cmp	r3, #2
 80089ac:	d10b      	bne.n	80089c6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	889b      	ldrh	r3, [r3, #4]
 80089b2:	0a1b      	lsrs	r3, r3, #8
 80089b4:	b29b      	uxth	r3, r3
 80089b6:	b2da      	uxtb	r2, r3
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80089be:	6878      	ldr	r0, [r7, #4]
 80089c0:	f000 f93c 	bl	8008c3c <USBD_CtlSendStatus>
}
 80089c4:	e003      	b.n	80089ce <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80089c6:	6839      	ldr	r1, [r7, #0]
 80089c8:	6878      	ldr	r0, [r7, #4]
 80089ca:	f000 f860 	bl	8008a8e <USBD_CtlError>
}
 80089ce:	bf00      	nop
 80089d0:	3708      	adds	r7, #8
 80089d2:	46bd      	mov	sp, r7
 80089d4:	bd80      	pop	{r7, pc}

080089d6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80089d6:	b580      	push	{r7, lr}
 80089d8:	b082      	sub	sp, #8
 80089da:	af00      	add	r7, sp, #0
 80089dc:	6078      	str	r0, [r7, #4]
 80089de:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80089e6:	b2db      	uxtb	r3, r3
 80089e8:	3b01      	subs	r3, #1
 80089ea:	2b02      	cmp	r3, #2
 80089ec:	d80b      	bhi.n	8008a06 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	885b      	ldrh	r3, [r3, #2]
 80089f2:	2b01      	cmp	r3, #1
 80089f4:	d10c      	bne.n	8008a10 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	2200      	movs	r2, #0
 80089fa:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80089fe:	6878      	ldr	r0, [r7, #4]
 8008a00:	f000 f91c 	bl	8008c3c <USBD_CtlSendStatus>
      }
      break;
 8008a04:	e004      	b.n	8008a10 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008a06:	6839      	ldr	r1, [r7, #0]
 8008a08:	6878      	ldr	r0, [r7, #4]
 8008a0a:	f000 f840 	bl	8008a8e <USBD_CtlError>
      break;
 8008a0e:	e000      	b.n	8008a12 <USBD_ClrFeature+0x3c>
      break;
 8008a10:	bf00      	nop
  }
}
 8008a12:	bf00      	nop
 8008a14:	3708      	adds	r7, #8
 8008a16:	46bd      	mov	sp, r7
 8008a18:	bd80      	pop	{r7, pc}

08008a1a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008a1a:	b580      	push	{r7, lr}
 8008a1c:	b084      	sub	sp, #16
 8008a1e:	af00      	add	r7, sp, #0
 8008a20:	6078      	str	r0, [r7, #4]
 8008a22:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	781a      	ldrb	r2, [r3, #0]
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	3301      	adds	r3, #1
 8008a34:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	781a      	ldrb	r2, [r3, #0]
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	3301      	adds	r3, #1
 8008a42:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008a44:	68f8      	ldr	r0, [r7, #12]
 8008a46:	f7ff fa40 	bl	8007eca <SWAPBYTE>
 8008a4a:	4603      	mov	r3, r0
 8008a4c:	461a      	mov	r2, r3
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	3301      	adds	r3, #1
 8008a56:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	3301      	adds	r3, #1
 8008a5c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008a5e:	68f8      	ldr	r0, [r7, #12]
 8008a60:	f7ff fa33 	bl	8007eca <SWAPBYTE>
 8008a64:	4603      	mov	r3, r0
 8008a66:	461a      	mov	r2, r3
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	3301      	adds	r3, #1
 8008a70:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	3301      	adds	r3, #1
 8008a76:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008a78:	68f8      	ldr	r0, [r7, #12]
 8008a7a:	f7ff fa26 	bl	8007eca <SWAPBYTE>
 8008a7e:	4603      	mov	r3, r0
 8008a80:	461a      	mov	r2, r3
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	80da      	strh	r2, [r3, #6]
}
 8008a86:	bf00      	nop
 8008a88:	3710      	adds	r7, #16
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	bd80      	pop	{r7, pc}

08008a8e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a8e:	b580      	push	{r7, lr}
 8008a90:	b082      	sub	sp, #8
 8008a92:	af00      	add	r7, sp, #0
 8008a94:	6078      	str	r0, [r7, #4]
 8008a96:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008a98:	2180      	movs	r1, #128	@ 0x80
 8008a9a:	6878      	ldr	r0, [r7, #4]
 8008a9c:	f005 faf2 	bl	800e084 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008aa0:	2100      	movs	r1, #0
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	f005 faee 	bl	800e084 <USBD_LL_StallEP>
}
 8008aa8:	bf00      	nop
 8008aaa:	3708      	adds	r7, #8
 8008aac:	46bd      	mov	sp, r7
 8008aae:	bd80      	pop	{r7, pc}

08008ab0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b086      	sub	sp, #24
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	60f8      	str	r0, [r7, #12]
 8008ab8:	60b9      	str	r1, [r7, #8]
 8008aba:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008abc:	2300      	movs	r3, #0
 8008abe:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d042      	beq.n	8008b4c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008aca:	6938      	ldr	r0, [r7, #16]
 8008acc:	f000 f842 	bl	8008b54 <USBD_GetLen>
 8008ad0:	4603      	mov	r3, r0
 8008ad2:	3301      	adds	r3, #1
 8008ad4:	005b      	lsls	r3, r3, #1
 8008ad6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ada:	d808      	bhi.n	8008aee <USBD_GetString+0x3e>
 8008adc:	6938      	ldr	r0, [r7, #16]
 8008ade:	f000 f839 	bl	8008b54 <USBD_GetLen>
 8008ae2:	4603      	mov	r3, r0
 8008ae4:	3301      	adds	r3, #1
 8008ae6:	b29b      	uxth	r3, r3
 8008ae8:	005b      	lsls	r3, r3, #1
 8008aea:	b29a      	uxth	r2, r3
 8008aec:	e001      	b.n	8008af2 <USBD_GetString+0x42>
 8008aee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008af6:	7dfb      	ldrb	r3, [r7, #23]
 8008af8:	68ba      	ldr	r2, [r7, #8]
 8008afa:	4413      	add	r3, r2
 8008afc:	687a      	ldr	r2, [r7, #4]
 8008afe:	7812      	ldrb	r2, [r2, #0]
 8008b00:	701a      	strb	r2, [r3, #0]
  idx++;
 8008b02:	7dfb      	ldrb	r3, [r7, #23]
 8008b04:	3301      	adds	r3, #1
 8008b06:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008b08:	7dfb      	ldrb	r3, [r7, #23]
 8008b0a:	68ba      	ldr	r2, [r7, #8]
 8008b0c:	4413      	add	r3, r2
 8008b0e:	2203      	movs	r2, #3
 8008b10:	701a      	strb	r2, [r3, #0]
  idx++;
 8008b12:	7dfb      	ldrb	r3, [r7, #23]
 8008b14:	3301      	adds	r3, #1
 8008b16:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008b18:	e013      	b.n	8008b42 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8008b1a:	7dfb      	ldrb	r3, [r7, #23]
 8008b1c:	68ba      	ldr	r2, [r7, #8]
 8008b1e:	4413      	add	r3, r2
 8008b20:	693a      	ldr	r2, [r7, #16]
 8008b22:	7812      	ldrb	r2, [r2, #0]
 8008b24:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008b26:	693b      	ldr	r3, [r7, #16]
 8008b28:	3301      	adds	r3, #1
 8008b2a:	613b      	str	r3, [r7, #16]
    idx++;
 8008b2c:	7dfb      	ldrb	r3, [r7, #23]
 8008b2e:	3301      	adds	r3, #1
 8008b30:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008b32:	7dfb      	ldrb	r3, [r7, #23]
 8008b34:	68ba      	ldr	r2, [r7, #8]
 8008b36:	4413      	add	r3, r2
 8008b38:	2200      	movs	r2, #0
 8008b3a:	701a      	strb	r2, [r3, #0]
    idx++;
 8008b3c:	7dfb      	ldrb	r3, [r7, #23]
 8008b3e:	3301      	adds	r3, #1
 8008b40:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008b42:	693b      	ldr	r3, [r7, #16]
 8008b44:	781b      	ldrb	r3, [r3, #0]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d1e7      	bne.n	8008b1a <USBD_GetString+0x6a>
 8008b4a:	e000      	b.n	8008b4e <USBD_GetString+0x9e>
    return;
 8008b4c:	bf00      	nop
  }
}
 8008b4e:	3718      	adds	r7, #24
 8008b50:	46bd      	mov	sp, r7
 8008b52:	bd80      	pop	{r7, pc}

08008b54 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008b54:	b480      	push	{r7}
 8008b56:	b085      	sub	sp, #20
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008b64:	e005      	b.n	8008b72 <USBD_GetLen+0x1e>
  {
    len++;
 8008b66:	7bfb      	ldrb	r3, [r7, #15]
 8008b68:	3301      	adds	r3, #1
 8008b6a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	3301      	adds	r3, #1
 8008b70:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008b72:	68bb      	ldr	r3, [r7, #8]
 8008b74:	781b      	ldrb	r3, [r3, #0]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d1f5      	bne.n	8008b66 <USBD_GetLen+0x12>
  }

  return len;
 8008b7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	3714      	adds	r7, #20
 8008b80:	46bd      	mov	sp, r7
 8008b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b86:	4770      	bx	lr

08008b88 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b084      	sub	sp, #16
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	60f8      	str	r0, [r7, #12]
 8008b90:	60b9      	str	r1, [r7, #8]
 8008b92:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	2202      	movs	r2, #2
 8008b98:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	687a      	ldr	r2, [r7, #4]
 8008ba0:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	687a      	ldr	r2, [r7, #4]
 8008ba6:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	68ba      	ldr	r2, [r7, #8]
 8008bac:	2100      	movs	r1, #0
 8008bae:	68f8      	ldr	r0, [r7, #12]
 8008bb0:	f005 fb36 	bl	800e220 <USBD_LL_Transmit>

  return USBD_OK;
 8008bb4:	2300      	movs	r3, #0
}
 8008bb6:	4618      	mov	r0, r3
 8008bb8:	3710      	adds	r7, #16
 8008bba:	46bd      	mov	sp, r7
 8008bbc:	bd80      	pop	{r7, pc}

08008bbe <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008bbe:	b580      	push	{r7, lr}
 8008bc0:	b084      	sub	sp, #16
 8008bc2:	af00      	add	r7, sp, #0
 8008bc4:	60f8      	str	r0, [r7, #12]
 8008bc6:	60b9      	str	r1, [r7, #8]
 8008bc8:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	68ba      	ldr	r2, [r7, #8]
 8008bce:	2100      	movs	r1, #0
 8008bd0:	68f8      	ldr	r0, [r7, #12]
 8008bd2:	f005 fb25 	bl	800e220 <USBD_LL_Transmit>

  return USBD_OK;
 8008bd6:	2300      	movs	r3, #0
}
 8008bd8:	4618      	mov	r0, r3
 8008bda:	3710      	adds	r7, #16
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	bd80      	pop	{r7, pc}

08008be0 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b084      	sub	sp, #16
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	60f8      	str	r0, [r7, #12]
 8008be8:	60b9      	str	r1, [r7, #8]
 8008bea:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	2203      	movs	r2, #3
 8008bf0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	687a      	ldr	r2, [r7, #4]
 8008bf8:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	687a      	ldr	r2, [r7, #4]
 8008c00:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	68ba      	ldr	r2, [r7, #8]
 8008c08:	2100      	movs	r1, #0
 8008c0a:	68f8      	ldr	r0, [r7, #12]
 8008c0c:	f005 fb40 	bl	800e290 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008c10:	2300      	movs	r3, #0
}
 8008c12:	4618      	mov	r0, r3
 8008c14:	3710      	adds	r7, #16
 8008c16:	46bd      	mov	sp, r7
 8008c18:	bd80      	pop	{r7, pc}

08008c1a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008c1a:	b580      	push	{r7, lr}
 8008c1c:	b084      	sub	sp, #16
 8008c1e:	af00      	add	r7, sp, #0
 8008c20:	60f8      	str	r0, [r7, #12]
 8008c22:	60b9      	str	r1, [r7, #8]
 8008c24:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	68ba      	ldr	r2, [r7, #8]
 8008c2a:	2100      	movs	r1, #0
 8008c2c:	68f8      	ldr	r0, [r7, #12]
 8008c2e:	f005 fb2f 	bl	800e290 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008c32:	2300      	movs	r3, #0
}
 8008c34:	4618      	mov	r0, r3
 8008c36:	3710      	adds	r7, #16
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}

08008c3c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b082      	sub	sp, #8
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2204      	movs	r2, #4
 8008c48:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	2200      	movs	r2, #0
 8008c50:	2100      	movs	r1, #0
 8008c52:	6878      	ldr	r0, [r7, #4]
 8008c54:	f005 fae4 	bl	800e220 <USBD_LL_Transmit>

  return USBD_OK;
 8008c58:	2300      	movs	r3, #0
}
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	3708      	adds	r7, #8
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	bd80      	pop	{r7, pc}

08008c62 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008c62:	b580      	push	{r7, lr}
 8008c64:	b082      	sub	sp, #8
 8008c66:	af00      	add	r7, sp, #0
 8008c68:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2205      	movs	r2, #5
 8008c6e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008c72:	2300      	movs	r3, #0
 8008c74:	2200      	movs	r2, #0
 8008c76:	2100      	movs	r1, #0
 8008c78:	6878      	ldr	r0, [r7, #4]
 8008c7a:	f005 fb09 	bl	800e290 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008c7e:	2300      	movs	r3, #0
}
 8008c80:	4618      	mov	r0, r3
 8008c82:	3708      	adds	r7, #8
 8008c84:	46bd      	mov	sp, r7
 8008c86:	bd80      	pop	{r7, pc}

08008c88 <__NVIC_SetPriority>:
{
 8008c88:	b480      	push	{r7}
 8008c8a:	b083      	sub	sp, #12
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	4603      	mov	r3, r0
 8008c90:	6039      	str	r1, [r7, #0]
 8008c92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008c94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	db0a      	blt.n	8008cb2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	b2da      	uxtb	r2, r3
 8008ca0:	490c      	ldr	r1, [pc, #48]	@ (8008cd4 <__NVIC_SetPriority+0x4c>)
 8008ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008ca6:	0112      	lsls	r2, r2, #4
 8008ca8:	b2d2      	uxtb	r2, r2
 8008caa:	440b      	add	r3, r1
 8008cac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008cb0:	e00a      	b.n	8008cc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	b2da      	uxtb	r2, r3
 8008cb6:	4908      	ldr	r1, [pc, #32]	@ (8008cd8 <__NVIC_SetPriority+0x50>)
 8008cb8:	79fb      	ldrb	r3, [r7, #7]
 8008cba:	f003 030f 	and.w	r3, r3, #15
 8008cbe:	3b04      	subs	r3, #4
 8008cc0:	0112      	lsls	r2, r2, #4
 8008cc2:	b2d2      	uxtb	r2, r2
 8008cc4:	440b      	add	r3, r1
 8008cc6:	761a      	strb	r2, [r3, #24]
}
 8008cc8:	bf00      	nop
 8008cca:	370c      	adds	r7, #12
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd2:	4770      	bx	lr
 8008cd4:	e000e100 	.word	0xe000e100
 8008cd8:	e000ed00 	.word	0xe000ed00

08008cdc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008ce0:	4b05      	ldr	r3, [pc, #20]	@ (8008cf8 <SysTick_Handler+0x1c>)
 8008ce2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008ce4:	f002 fae0 	bl	800b2a8 <xTaskGetSchedulerState>
 8008ce8:	4603      	mov	r3, r0
 8008cea:	2b01      	cmp	r3, #1
 8008cec:	d001      	beq.n	8008cf2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008cee:	f003 fb0b 	bl	800c308 <xPortSysTickHandler>
  }
}
 8008cf2:	bf00      	nop
 8008cf4:	bd80      	pop	{r7, pc}
 8008cf6:	bf00      	nop
 8008cf8:	e000e010 	.word	0xe000e010

08008cfc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008cfc:	b580      	push	{r7, lr}
 8008cfe:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008d00:	2100      	movs	r1, #0
 8008d02:	f06f 0004 	mvn.w	r0, #4
 8008d06:	f7ff ffbf 	bl	8008c88 <__NVIC_SetPriority>
#endif
}
 8008d0a:	bf00      	nop
 8008d0c:	bd80      	pop	{r7, pc}
	...

08008d10 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008d10:	b480      	push	{r7}
 8008d12:	b083      	sub	sp, #12
 8008d14:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008d16:	f3ef 8305 	mrs	r3, IPSR
 8008d1a:	603b      	str	r3, [r7, #0]
  return(result);
 8008d1c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d003      	beq.n	8008d2a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008d22:	f06f 0305 	mvn.w	r3, #5
 8008d26:	607b      	str	r3, [r7, #4]
 8008d28:	e00c      	b.n	8008d44 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008d2a:	4b0a      	ldr	r3, [pc, #40]	@ (8008d54 <osKernelInitialize+0x44>)
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d105      	bne.n	8008d3e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008d32:	4b08      	ldr	r3, [pc, #32]	@ (8008d54 <osKernelInitialize+0x44>)
 8008d34:	2201      	movs	r2, #1
 8008d36:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008d38:	2300      	movs	r3, #0
 8008d3a:	607b      	str	r3, [r7, #4]
 8008d3c:	e002      	b.n	8008d44 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008d3e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008d42:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008d44:	687b      	ldr	r3, [r7, #4]
}
 8008d46:	4618      	mov	r0, r3
 8008d48:	370c      	adds	r7, #12
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d50:	4770      	bx	lr
 8008d52:	bf00      	nop
 8008d54:	2000017c 	.word	0x2000017c

08008d58 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	b082      	sub	sp, #8
 8008d5c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008d5e:	f3ef 8305 	mrs	r3, IPSR
 8008d62:	603b      	str	r3, [r7, #0]
  return(result);
 8008d64:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d003      	beq.n	8008d72 <osKernelStart+0x1a>
    stat = osErrorISR;
 8008d6a:	f06f 0305 	mvn.w	r3, #5
 8008d6e:	607b      	str	r3, [r7, #4]
 8008d70:	e010      	b.n	8008d94 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008d72:	4b0b      	ldr	r3, [pc, #44]	@ (8008da0 <osKernelStart+0x48>)
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	2b01      	cmp	r3, #1
 8008d78:	d109      	bne.n	8008d8e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008d7a:	f7ff ffbf 	bl	8008cfc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008d7e:	4b08      	ldr	r3, [pc, #32]	@ (8008da0 <osKernelStart+0x48>)
 8008d80:	2202      	movs	r2, #2
 8008d82:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008d84:	f001 fd92 	bl	800a8ac <vTaskStartScheduler>
      stat = osOK;
 8008d88:	2300      	movs	r3, #0
 8008d8a:	607b      	str	r3, [r7, #4]
 8008d8c:	e002      	b.n	8008d94 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008d8e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008d92:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008d94:	687b      	ldr	r3, [r7, #4]
}
 8008d96:	4618      	mov	r0, r3
 8008d98:	3708      	adds	r7, #8
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	bd80      	pop	{r7, pc}
 8008d9e:	bf00      	nop
 8008da0:	2000017c 	.word	0x2000017c

08008da4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b08e      	sub	sp, #56	@ 0x38
 8008da8:	af04      	add	r7, sp, #16
 8008daa:	60f8      	str	r0, [r7, #12]
 8008dac:	60b9      	str	r1, [r7, #8]
 8008dae:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008db0:	2300      	movs	r3, #0
 8008db2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008db4:	f3ef 8305 	mrs	r3, IPSR
 8008db8:	617b      	str	r3, [r7, #20]
  return(result);
 8008dba:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d17e      	bne.n	8008ebe <osThreadNew+0x11a>
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d07b      	beq.n	8008ebe <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008dc6:	2380      	movs	r3, #128	@ 0x80
 8008dc8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008dca:	2318      	movs	r3, #24
 8008dcc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008dce:	2300      	movs	r3, #0
 8008dd0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008dd2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008dd6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d045      	beq.n	8008e6a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d002      	beq.n	8008dec <osThreadNew+0x48>
        name = attr->name;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	699b      	ldr	r3, [r3, #24]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d002      	beq.n	8008dfa <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	699b      	ldr	r3, [r3, #24]
 8008df8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008dfa:	69fb      	ldr	r3, [r7, #28]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d008      	beq.n	8008e12 <osThreadNew+0x6e>
 8008e00:	69fb      	ldr	r3, [r7, #28]
 8008e02:	2b38      	cmp	r3, #56	@ 0x38
 8008e04:	d805      	bhi.n	8008e12 <osThreadNew+0x6e>
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	685b      	ldr	r3, [r3, #4]
 8008e0a:	f003 0301 	and.w	r3, r3, #1
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d001      	beq.n	8008e16 <osThreadNew+0x72>
        return (NULL);
 8008e12:	2300      	movs	r3, #0
 8008e14:	e054      	b.n	8008ec0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	695b      	ldr	r3, [r3, #20]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d003      	beq.n	8008e26 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	695b      	ldr	r3, [r3, #20]
 8008e22:	089b      	lsrs	r3, r3, #2
 8008e24:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	689b      	ldr	r3, [r3, #8]
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d00e      	beq.n	8008e4c <osThreadNew+0xa8>
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	68db      	ldr	r3, [r3, #12]
 8008e32:	2ba7      	cmp	r3, #167	@ 0xa7
 8008e34:	d90a      	bls.n	8008e4c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d006      	beq.n	8008e4c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	695b      	ldr	r3, [r3, #20]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d002      	beq.n	8008e4c <osThreadNew+0xa8>
        mem = 1;
 8008e46:	2301      	movs	r3, #1
 8008e48:	61bb      	str	r3, [r7, #24]
 8008e4a:	e010      	b.n	8008e6e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	689b      	ldr	r3, [r3, #8]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d10c      	bne.n	8008e6e <osThreadNew+0xca>
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	68db      	ldr	r3, [r3, #12]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d108      	bne.n	8008e6e <osThreadNew+0xca>
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	691b      	ldr	r3, [r3, #16]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d104      	bne.n	8008e6e <osThreadNew+0xca>
          mem = 0;
 8008e64:	2300      	movs	r3, #0
 8008e66:	61bb      	str	r3, [r7, #24]
 8008e68:	e001      	b.n	8008e6e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008e6e:	69bb      	ldr	r3, [r7, #24]
 8008e70:	2b01      	cmp	r3, #1
 8008e72:	d110      	bne.n	8008e96 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008e78:	687a      	ldr	r2, [r7, #4]
 8008e7a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008e7c:	9202      	str	r2, [sp, #8]
 8008e7e:	9301      	str	r3, [sp, #4]
 8008e80:	69fb      	ldr	r3, [r7, #28]
 8008e82:	9300      	str	r3, [sp, #0]
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	6a3a      	ldr	r2, [r7, #32]
 8008e88:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008e8a:	68f8      	ldr	r0, [r7, #12]
 8008e8c:	f001 fb1b 	bl	800a4c6 <xTaskCreateStatic>
 8008e90:	4603      	mov	r3, r0
 8008e92:	613b      	str	r3, [r7, #16]
 8008e94:	e013      	b.n	8008ebe <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008e96:	69bb      	ldr	r3, [r7, #24]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d110      	bne.n	8008ebe <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008e9c:	6a3b      	ldr	r3, [r7, #32]
 8008e9e:	b29a      	uxth	r2, r3
 8008ea0:	f107 0310 	add.w	r3, r7, #16
 8008ea4:	9301      	str	r3, [sp, #4]
 8008ea6:	69fb      	ldr	r3, [r7, #28]
 8008ea8:	9300      	str	r3, [sp, #0]
 8008eaa:	68bb      	ldr	r3, [r7, #8]
 8008eac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008eae:	68f8      	ldr	r0, [r7, #12]
 8008eb0:	f001 fb69 	bl	800a586 <xTaskCreate>
 8008eb4:	4603      	mov	r3, r0
 8008eb6:	2b01      	cmp	r3, #1
 8008eb8:	d001      	beq.n	8008ebe <osThreadNew+0x11a>
            hTask = NULL;
 8008eba:	2300      	movs	r3, #0
 8008ebc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008ebe:	693b      	ldr	r3, [r7, #16]
}
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	3728      	adds	r7, #40	@ 0x28
 8008ec4:	46bd      	mov	sp, r7
 8008ec6:	bd80      	pop	{r7, pc}

08008ec8 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	b088      	sub	sp, #32
 8008ecc:	af02      	add	r7, sp, #8
 8008ece:	6078      	str	r0, [r7, #4]
 8008ed0:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8008ed6:	697b      	ldr	r3, [r7, #20]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d002      	beq.n	8008ee2 <osThreadFlagsSet+0x1a>
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	da03      	bge.n	8008eea <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 8008ee2:	f06f 0303 	mvn.w	r3, #3
 8008ee6:	60fb      	str	r3, [r7, #12]
 8008ee8:	e035      	b.n	8008f56 <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 8008eea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008eee:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008ef0:	f3ef 8305 	mrs	r3, IPSR
 8008ef4:	613b      	str	r3, [r7, #16]
  return(result);
 8008ef6:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d01f      	beq.n	8008f3c <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 8008efc:	2300      	movs	r3, #0
 8008efe:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8008f00:	f107 0308 	add.w	r3, r7, #8
 8008f04:	9300      	str	r3, [sp, #0]
 8008f06:	2300      	movs	r3, #0
 8008f08:	2201      	movs	r2, #1
 8008f0a:	6839      	ldr	r1, [r7, #0]
 8008f0c:	6978      	ldr	r0, [r7, #20]
 8008f0e:	f002 fb7d 	bl	800b60c <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8008f12:	f107 030c 	add.w	r3, r7, #12
 8008f16:	2200      	movs	r2, #0
 8008f18:	9200      	str	r2, [sp, #0]
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	2100      	movs	r1, #0
 8008f1e:	6978      	ldr	r0, [r7, #20]
 8008f20:	f002 fb74 	bl	800b60c <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 8008f24:	68bb      	ldr	r3, [r7, #8]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d015      	beq.n	8008f56 <osThreadFlagsSet+0x8e>
 8008f2a:	4b0d      	ldr	r3, [pc, #52]	@ (8008f60 <osThreadFlagsSet+0x98>)
 8008f2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f30:	601a      	str	r2, [r3, #0]
 8008f32:	f3bf 8f4f 	dsb	sy
 8008f36:	f3bf 8f6f 	isb	sy
 8008f3a:	e00c      	b.n	8008f56 <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	2201      	movs	r2, #1
 8008f40:	6839      	ldr	r1, [r7, #0]
 8008f42:	6978      	ldr	r0, [r7, #20]
 8008f44:	f002 fa9e 	bl	800b484 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 8008f48:	f107 030c 	add.w	r3, r7, #12
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	2100      	movs	r1, #0
 8008f50:	6978      	ldr	r0, [r7, #20]
 8008f52:	f002 fa97 	bl	800b484 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 8008f56:	68fb      	ldr	r3, [r7, #12]
}
 8008f58:	4618      	mov	r0, r3
 8008f5a:	3718      	adds	r7, #24
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	bd80      	pop	{r7, pc}
 8008f60:	e000ed04 	.word	0xe000ed04

08008f64 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b08c      	sub	sp, #48	@ 0x30
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	60f8      	str	r0, [r7, #12]
 8008f6c:	60b9      	str	r1, [r7, #8]
 8008f6e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008f70:	f3ef 8305 	mrs	r3, IPSR
 8008f74:	617b      	str	r3, [r7, #20]
  return(result);
 8008f76:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d003      	beq.n	8008f84 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8008f7c:	f06f 0305 	mvn.w	r3, #5
 8008f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008f82:	e06b      	b.n	800905c <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	da03      	bge.n	8008f92 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 8008f8a:	f06f 0303 	mvn.w	r3, #3
 8008f8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008f90:	e064      	b.n	800905c <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 8008f92:	68bb      	ldr	r3, [r7, #8]
 8008f94:	f003 0302 	and.w	r3, r3, #2
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d002      	beq.n	8008fa2 <osThreadFlagsWait+0x3e>
      clear = 0U;
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008fa0:	e001      	b.n	8008fa6 <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 8008fae:	f001 fdd1 	bl	800ab54 <xTaskGetTickCount>
 8008fb2:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8008fb4:	f107 0210 	add.w	r2, r7, #16
 8008fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008fbc:	2000      	movs	r0, #0
 8008fbe:	f002 fa01 	bl	800b3c4 <xTaskNotifyWait>
 8008fc2:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 8008fc4:	69fb      	ldr	r3, [r7, #28]
 8008fc6:	2b01      	cmp	r3, #1
 8008fc8:	d137      	bne.n	800903a <osThreadFlagsWait+0xd6>
        rflags &= flags;
 8008fca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	4013      	ands	r3, r2
 8008fd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 8008fd2:	693b      	ldr	r3, [r7, #16]
 8008fd4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008fd6:	4313      	orrs	r3, r2
 8008fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8008fda:	68bb      	ldr	r3, [r7, #8]
 8008fdc:	f003 0301 	and.w	r3, r3, #1
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d00c      	beq.n	8008ffe <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 8008fe4:	68fa      	ldr	r2, [r7, #12]
 8008fe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fe8:	4013      	ands	r3, r2
 8008fea:	68fa      	ldr	r2, [r7, #12]
 8008fec:	429a      	cmp	r2, r3
 8008fee:	d032      	beq.n	8009056 <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d10f      	bne.n	8009016 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8008ff6:	f06f 0302 	mvn.w	r3, #2
 8008ffa:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8008ffc:	e02e      	b.n	800905c <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 8008ffe:	68fa      	ldr	r2, [r7, #12]
 8009000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009002:	4013      	ands	r3, r2
 8009004:	2b00      	cmp	r3, #0
 8009006:	d128      	bne.n	800905a <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2b00      	cmp	r3, #0
 800900c:	d103      	bne.n	8009016 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800900e:	f06f 0302 	mvn.w	r3, #2
 8009012:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8009014:	e022      	b.n	800905c <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 8009016:	f001 fd9d 	bl	800ab54 <xTaskGetTickCount>
 800901a:	4602      	mov	r2, r0
 800901c:	6a3b      	ldr	r3, [r7, #32]
 800901e:	1ad3      	subs	r3, r2, r3
 8009020:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 8009022:	69ba      	ldr	r2, [r7, #24]
 8009024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009026:	429a      	cmp	r2, r3
 8009028:	d902      	bls.n	8009030 <osThreadFlagsWait+0xcc>
          tout  = 0;
 800902a:	2300      	movs	r3, #0
 800902c:	627b      	str	r3, [r7, #36]	@ 0x24
 800902e:	e00e      	b.n	800904e <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 8009030:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009032:	69bb      	ldr	r3, [r7, #24]
 8009034:	1ad3      	subs	r3, r2, r3
 8009036:	627b      	str	r3, [r7, #36]	@ 0x24
 8009038:	e009      	b.n	800904e <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d103      	bne.n	8009048 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 8009040:	f06f 0302 	mvn.w	r3, #2
 8009044:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009046:	e002      	b.n	800904e <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 8009048:	f06f 0301 	mvn.w	r3, #1
 800904c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800904e:	69fb      	ldr	r3, [r7, #28]
 8009050:	2b00      	cmp	r3, #0
 8009052:	d1af      	bne.n	8008fb4 <osThreadFlagsWait+0x50>
 8009054:	e002      	b.n	800905c <osThreadFlagsWait+0xf8>
            break;
 8009056:	bf00      	nop
 8009058:	e000      	b.n	800905c <osThreadFlagsWait+0xf8>
            break;
 800905a:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800905c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800905e:	4618      	mov	r0, r3
 8009060:	3730      	adds	r7, #48	@ 0x30
 8009062:	46bd      	mov	sp, r7
 8009064:	bd80      	pop	{r7, pc}

08009066 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009066:	b580      	push	{r7, lr}
 8009068:	b084      	sub	sp, #16
 800906a:	af00      	add	r7, sp, #0
 800906c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800906e:	f3ef 8305 	mrs	r3, IPSR
 8009072:	60bb      	str	r3, [r7, #8]
  return(result);
 8009074:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009076:	2b00      	cmp	r3, #0
 8009078:	d003      	beq.n	8009082 <osDelay+0x1c>
    stat = osErrorISR;
 800907a:	f06f 0305 	mvn.w	r3, #5
 800907e:	60fb      	str	r3, [r7, #12]
 8009080:	e007      	b.n	8009092 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009082:	2300      	movs	r3, #0
 8009084:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d002      	beq.n	8009092 <osDelay+0x2c>
      vTaskDelay(ticks);
 800908c:	6878      	ldr	r0, [r7, #4]
 800908e:	f001 fbd7 	bl	800a840 <vTaskDelay>
    }
  }

  return (stat);
 8009092:	68fb      	ldr	r3, [r7, #12]
}
 8009094:	4618      	mov	r0, r3
 8009096:	3710      	adds	r7, #16
 8009098:	46bd      	mov	sp, r7
 800909a:	bd80      	pop	{r7, pc}

0800909c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800909c:	b480      	push	{r7}
 800909e:	b085      	sub	sp, #20
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	60f8      	str	r0, [r7, #12]
 80090a4:	60b9      	str	r1, [r7, #8]
 80090a6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	4a07      	ldr	r2, [pc, #28]	@ (80090c8 <vApplicationGetIdleTaskMemory+0x2c>)
 80090ac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	4a06      	ldr	r2, [pc, #24]	@ (80090cc <vApplicationGetIdleTaskMemory+0x30>)
 80090b2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2280      	movs	r2, #128	@ 0x80
 80090b8:	601a      	str	r2, [r3, #0]
}
 80090ba:	bf00      	nop
 80090bc:	3714      	adds	r7, #20
 80090be:	46bd      	mov	sp, r7
 80090c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c4:	4770      	bx	lr
 80090c6:	bf00      	nop
 80090c8:	20000180 	.word	0x20000180
 80090cc:	20000228 	.word	0x20000228

080090d0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80090d0:	b480      	push	{r7}
 80090d2:	b085      	sub	sp, #20
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	60f8      	str	r0, [r7, #12]
 80090d8:	60b9      	str	r1, [r7, #8]
 80090da:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	4a07      	ldr	r2, [pc, #28]	@ (80090fc <vApplicationGetTimerTaskMemory+0x2c>)
 80090e0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80090e2:	68bb      	ldr	r3, [r7, #8]
 80090e4:	4a06      	ldr	r2, [pc, #24]	@ (8009100 <vApplicationGetTimerTaskMemory+0x30>)
 80090e6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80090ee:	601a      	str	r2, [r3, #0]
}
 80090f0:	bf00      	nop
 80090f2:	3714      	adds	r7, #20
 80090f4:	46bd      	mov	sp, r7
 80090f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fa:	4770      	bx	lr
 80090fc:	20000428 	.word	0x20000428
 8009100:	200004d0 	.word	0x200004d0

08009104 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009104:	b480      	push	{r7}
 8009106:	b083      	sub	sp, #12
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	f103 0208 	add.w	r2, r3, #8
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800911c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	f103 0208 	add.w	r2, r3, #8
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	f103 0208 	add.w	r2, r3, #8
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	2200      	movs	r2, #0
 8009136:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009138:	bf00      	nop
 800913a:	370c      	adds	r7, #12
 800913c:	46bd      	mov	sp, r7
 800913e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009142:	4770      	bx	lr

08009144 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009144:	b480      	push	{r7}
 8009146:	b083      	sub	sp, #12
 8009148:	af00      	add	r7, sp, #0
 800914a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2200      	movs	r2, #0
 8009150:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009152:	bf00      	nop
 8009154:	370c      	adds	r7, #12
 8009156:	46bd      	mov	sp, r7
 8009158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915c:	4770      	bx	lr

0800915e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800915e:	b480      	push	{r7}
 8009160:	b085      	sub	sp, #20
 8009162:	af00      	add	r7, sp, #0
 8009164:	6078      	str	r0, [r7, #4]
 8009166:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	685b      	ldr	r3, [r3, #4]
 800916c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800916e:	683b      	ldr	r3, [r7, #0]
 8009170:	68fa      	ldr	r2, [r7, #12]
 8009172:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	689a      	ldr	r2, [r3, #8]
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	689b      	ldr	r3, [r3, #8]
 8009180:	683a      	ldr	r2, [r7, #0]
 8009182:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	683a      	ldr	r2, [r7, #0]
 8009188:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	687a      	ldr	r2, [r7, #4]
 800918e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	1c5a      	adds	r2, r3, #1
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	601a      	str	r2, [r3, #0]
}
 800919a:	bf00      	nop
 800919c:	3714      	adds	r7, #20
 800919e:	46bd      	mov	sp, r7
 80091a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a4:	4770      	bx	lr

080091a6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80091a6:	b480      	push	{r7}
 80091a8:	b085      	sub	sp, #20
 80091aa:	af00      	add	r7, sp, #0
 80091ac:	6078      	str	r0, [r7, #4]
 80091ae:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80091b6:	68bb      	ldr	r3, [r7, #8]
 80091b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80091bc:	d103      	bne.n	80091c6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	691b      	ldr	r3, [r3, #16]
 80091c2:	60fb      	str	r3, [r7, #12]
 80091c4:	e00c      	b.n	80091e0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	3308      	adds	r3, #8
 80091ca:	60fb      	str	r3, [r7, #12]
 80091cc:	e002      	b.n	80091d4 <vListInsert+0x2e>
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	685b      	ldr	r3, [r3, #4]
 80091d2:	60fb      	str	r3, [r7, #12]
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	685b      	ldr	r3, [r3, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	68ba      	ldr	r2, [r7, #8]
 80091dc:	429a      	cmp	r2, r3
 80091de:	d2f6      	bcs.n	80091ce <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	685a      	ldr	r2, [r3, #4]
 80091e4:	683b      	ldr	r3, [r7, #0]
 80091e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80091e8:	683b      	ldr	r3, [r7, #0]
 80091ea:	685b      	ldr	r3, [r3, #4]
 80091ec:	683a      	ldr	r2, [r7, #0]
 80091ee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80091f0:	683b      	ldr	r3, [r7, #0]
 80091f2:	68fa      	ldr	r2, [r7, #12]
 80091f4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	683a      	ldr	r2, [r7, #0]
 80091fa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80091fc:	683b      	ldr	r3, [r7, #0]
 80091fe:	687a      	ldr	r2, [r7, #4]
 8009200:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	1c5a      	adds	r2, r3, #1
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	601a      	str	r2, [r3, #0]
}
 800920c:	bf00      	nop
 800920e:	3714      	adds	r7, #20
 8009210:	46bd      	mov	sp, r7
 8009212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009216:	4770      	bx	lr

08009218 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009218:	b480      	push	{r7}
 800921a:	b085      	sub	sp, #20
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	691b      	ldr	r3, [r3, #16]
 8009224:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	685b      	ldr	r3, [r3, #4]
 800922a:	687a      	ldr	r2, [r7, #4]
 800922c:	6892      	ldr	r2, [r2, #8]
 800922e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	689b      	ldr	r3, [r3, #8]
 8009234:	687a      	ldr	r2, [r7, #4]
 8009236:	6852      	ldr	r2, [r2, #4]
 8009238:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	685b      	ldr	r3, [r3, #4]
 800923e:	687a      	ldr	r2, [r7, #4]
 8009240:	429a      	cmp	r2, r3
 8009242:	d103      	bne.n	800924c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	689a      	ldr	r2, [r3, #8]
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2200      	movs	r2, #0
 8009250:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	1e5a      	subs	r2, r3, #1
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	681b      	ldr	r3, [r3, #0]
}
 8009260:	4618      	mov	r0, r3
 8009262:	3714      	adds	r7, #20
 8009264:	46bd      	mov	sp, r7
 8009266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926a:	4770      	bx	lr

0800926c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800926c:	b580      	push	{r7, lr}
 800926e:	b084      	sub	sp, #16
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
 8009274:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d10b      	bne.n	8009298 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009280:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009284:	f383 8811 	msr	BASEPRI, r3
 8009288:	f3bf 8f6f 	isb	sy
 800928c:	f3bf 8f4f 	dsb	sy
 8009290:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009292:	bf00      	nop
 8009294:	bf00      	nop
 8009296:	e7fd      	b.n	8009294 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009298:	f002 ffa6 	bl	800c1e8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	681a      	ldr	r2, [r3, #0]
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092a4:	68f9      	ldr	r1, [r7, #12]
 80092a6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80092a8:	fb01 f303 	mul.w	r3, r1, r3
 80092ac:	441a      	add	r2, r3
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	2200      	movs	r2, #0
 80092b6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	681a      	ldr	r2, [r3, #0]
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	681a      	ldr	r2, [r3, #0]
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092c8:	3b01      	subs	r3, #1
 80092ca:	68f9      	ldr	r1, [r7, #12]
 80092cc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80092ce:	fb01 f303 	mul.w	r3, r1, r3
 80092d2:	441a      	add	r2, r3
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	22ff      	movs	r2, #255	@ 0xff
 80092dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	22ff      	movs	r2, #255	@ 0xff
 80092e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d114      	bne.n	8009318 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	691b      	ldr	r3, [r3, #16]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d01a      	beq.n	800932c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	3310      	adds	r3, #16
 80092fa:	4618      	mov	r0, r3
 80092fc:	f001 fdac 	bl	800ae58 <xTaskRemoveFromEventList>
 8009300:	4603      	mov	r3, r0
 8009302:	2b00      	cmp	r3, #0
 8009304:	d012      	beq.n	800932c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009306:	4b0d      	ldr	r3, [pc, #52]	@ (800933c <xQueueGenericReset+0xd0>)
 8009308:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800930c:	601a      	str	r2, [r3, #0]
 800930e:	f3bf 8f4f 	dsb	sy
 8009312:	f3bf 8f6f 	isb	sy
 8009316:	e009      	b.n	800932c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	3310      	adds	r3, #16
 800931c:	4618      	mov	r0, r3
 800931e:	f7ff fef1 	bl	8009104 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	3324      	adds	r3, #36	@ 0x24
 8009326:	4618      	mov	r0, r3
 8009328:	f7ff feec 	bl	8009104 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800932c:	f002 ff8e 	bl	800c24c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009330:	2301      	movs	r3, #1
}
 8009332:	4618      	mov	r0, r3
 8009334:	3710      	adds	r7, #16
 8009336:	46bd      	mov	sp, r7
 8009338:	bd80      	pop	{r7, pc}
 800933a:	bf00      	nop
 800933c:	e000ed04 	.word	0xe000ed04

08009340 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009340:	b580      	push	{r7, lr}
 8009342:	b08e      	sub	sp, #56	@ 0x38
 8009344:	af02      	add	r7, sp, #8
 8009346:	60f8      	str	r0, [r7, #12]
 8009348:	60b9      	str	r1, [r7, #8]
 800934a:	607a      	str	r2, [r7, #4]
 800934c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d10b      	bne.n	800936c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8009354:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009358:	f383 8811 	msr	BASEPRI, r3
 800935c:	f3bf 8f6f 	isb	sy
 8009360:	f3bf 8f4f 	dsb	sy
 8009364:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009366:	bf00      	nop
 8009368:	bf00      	nop
 800936a:	e7fd      	b.n	8009368 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800936c:	683b      	ldr	r3, [r7, #0]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d10b      	bne.n	800938a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8009372:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009376:	f383 8811 	msr	BASEPRI, r3
 800937a:	f3bf 8f6f 	isb	sy
 800937e:	f3bf 8f4f 	dsb	sy
 8009382:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009384:	bf00      	nop
 8009386:	bf00      	nop
 8009388:	e7fd      	b.n	8009386 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d002      	beq.n	8009396 <xQueueGenericCreateStatic+0x56>
 8009390:	68bb      	ldr	r3, [r7, #8]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d001      	beq.n	800939a <xQueueGenericCreateStatic+0x5a>
 8009396:	2301      	movs	r3, #1
 8009398:	e000      	b.n	800939c <xQueueGenericCreateStatic+0x5c>
 800939a:	2300      	movs	r3, #0
 800939c:	2b00      	cmp	r3, #0
 800939e:	d10b      	bne.n	80093b8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80093a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093a4:	f383 8811 	msr	BASEPRI, r3
 80093a8:	f3bf 8f6f 	isb	sy
 80093ac:	f3bf 8f4f 	dsb	sy
 80093b0:	623b      	str	r3, [r7, #32]
}
 80093b2:	bf00      	nop
 80093b4:	bf00      	nop
 80093b6:	e7fd      	b.n	80093b4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d102      	bne.n	80093c4 <xQueueGenericCreateStatic+0x84>
 80093be:	68bb      	ldr	r3, [r7, #8]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d101      	bne.n	80093c8 <xQueueGenericCreateStatic+0x88>
 80093c4:	2301      	movs	r3, #1
 80093c6:	e000      	b.n	80093ca <xQueueGenericCreateStatic+0x8a>
 80093c8:	2300      	movs	r3, #0
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d10b      	bne.n	80093e6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80093ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093d2:	f383 8811 	msr	BASEPRI, r3
 80093d6:	f3bf 8f6f 	isb	sy
 80093da:	f3bf 8f4f 	dsb	sy
 80093de:	61fb      	str	r3, [r7, #28]
}
 80093e0:	bf00      	nop
 80093e2:	bf00      	nop
 80093e4:	e7fd      	b.n	80093e2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80093e6:	2350      	movs	r3, #80	@ 0x50
 80093e8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80093ea:	697b      	ldr	r3, [r7, #20]
 80093ec:	2b50      	cmp	r3, #80	@ 0x50
 80093ee:	d00b      	beq.n	8009408 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80093f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093f4:	f383 8811 	msr	BASEPRI, r3
 80093f8:	f3bf 8f6f 	isb	sy
 80093fc:	f3bf 8f4f 	dsb	sy
 8009400:	61bb      	str	r3, [r7, #24]
}
 8009402:	bf00      	nop
 8009404:	bf00      	nop
 8009406:	e7fd      	b.n	8009404 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009408:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800940a:	683b      	ldr	r3, [r7, #0]
 800940c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800940e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009410:	2b00      	cmp	r3, #0
 8009412:	d00d      	beq.n	8009430 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009416:	2201      	movs	r2, #1
 8009418:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800941c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009420:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009422:	9300      	str	r3, [sp, #0]
 8009424:	4613      	mov	r3, r2
 8009426:	687a      	ldr	r2, [r7, #4]
 8009428:	68b9      	ldr	r1, [r7, #8]
 800942a:	68f8      	ldr	r0, [r7, #12]
 800942c:	f000 f805 	bl	800943a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009430:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8009432:	4618      	mov	r0, r3
 8009434:	3730      	adds	r7, #48	@ 0x30
 8009436:	46bd      	mov	sp, r7
 8009438:	bd80      	pop	{r7, pc}

0800943a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800943a:	b580      	push	{r7, lr}
 800943c:	b084      	sub	sp, #16
 800943e:	af00      	add	r7, sp, #0
 8009440:	60f8      	str	r0, [r7, #12]
 8009442:	60b9      	str	r1, [r7, #8]
 8009444:	607a      	str	r2, [r7, #4]
 8009446:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	2b00      	cmp	r3, #0
 800944c:	d103      	bne.n	8009456 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800944e:	69bb      	ldr	r3, [r7, #24]
 8009450:	69ba      	ldr	r2, [r7, #24]
 8009452:	601a      	str	r2, [r3, #0]
 8009454:	e002      	b.n	800945c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009456:	69bb      	ldr	r3, [r7, #24]
 8009458:	687a      	ldr	r2, [r7, #4]
 800945a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800945c:	69bb      	ldr	r3, [r7, #24]
 800945e:	68fa      	ldr	r2, [r7, #12]
 8009460:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009462:	69bb      	ldr	r3, [r7, #24]
 8009464:	68ba      	ldr	r2, [r7, #8]
 8009466:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009468:	2101      	movs	r1, #1
 800946a:	69b8      	ldr	r0, [r7, #24]
 800946c:	f7ff fefe 	bl	800926c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009470:	69bb      	ldr	r3, [r7, #24]
 8009472:	78fa      	ldrb	r2, [r7, #3]
 8009474:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009478:	bf00      	nop
 800947a:	3710      	adds	r7, #16
 800947c:	46bd      	mov	sp, r7
 800947e:	bd80      	pop	{r7, pc}

08009480 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b08e      	sub	sp, #56	@ 0x38
 8009484:	af00      	add	r7, sp, #0
 8009486:	60f8      	str	r0, [r7, #12]
 8009488:	60b9      	str	r1, [r7, #8]
 800948a:	607a      	str	r2, [r7, #4]
 800948c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800948e:	2300      	movs	r3, #0
 8009490:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009498:	2b00      	cmp	r3, #0
 800949a:	d10b      	bne.n	80094b4 <xQueueGenericSend+0x34>
	__asm volatile
 800949c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094a0:	f383 8811 	msr	BASEPRI, r3
 80094a4:	f3bf 8f6f 	isb	sy
 80094a8:	f3bf 8f4f 	dsb	sy
 80094ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80094ae:	bf00      	nop
 80094b0:	bf00      	nop
 80094b2:	e7fd      	b.n	80094b0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80094b4:	68bb      	ldr	r3, [r7, #8]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d103      	bne.n	80094c2 <xQueueGenericSend+0x42>
 80094ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d101      	bne.n	80094c6 <xQueueGenericSend+0x46>
 80094c2:	2301      	movs	r3, #1
 80094c4:	e000      	b.n	80094c8 <xQueueGenericSend+0x48>
 80094c6:	2300      	movs	r3, #0
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d10b      	bne.n	80094e4 <xQueueGenericSend+0x64>
	__asm volatile
 80094cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094d0:	f383 8811 	msr	BASEPRI, r3
 80094d4:	f3bf 8f6f 	isb	sy
 80094d8:	f3bf 8f4f 	dsb	sy
 80094dc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80094de:	bf00      	nop
 80094e0:	bf00      	nop
 80094e2:	e7fd      	b.n	80094e0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80094e4:	683b      	ldr	r3, [r7, #0]
 80094e6:	2b02      	cmp	r3, #2
 80094e8:	d103      	bne.n	80094f2 <xQueueGenericSend+0x72>
 80094ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094ee:	2b01      	cmp	r3, #1
 80094f0:	d101      	bne.n	80094f6 <xQueueGenericSend+0x76>
 80094f2:	2301      	movs	r3, #1
 80094f4:	e000      	b.n	80094f8 <xQueueGenericSend+0x78>
 80094f6:	2300      	movs	r3, #0
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d10b      	bne.n	8009514 <xQueueGenericSend+0x94>
	__asm volatile
 80094fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009500:	f383 8811 	msr	BASEPRI, r3
 8009504:	f3bf 8f6f 	isb	sy
 8009508:	f3bf 8f4f 	dsb	sy
 800950c:	623b      	str	r3, [r7, #32]
}
 800950e:	bf00      	nop
 8009510:	bf00      	nop
 8009512:	e7fd      	b.n	8009510 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009514:	f001 fec8 	bl	800b2a8 <xTaskGetSchedulerState>
 8009518:	4603      	mov	r3, r0
 800951a:	2b00      	cmp	r3, #0
 800951c:	d102      	bne.n	8009524 <xQueueGenericSend+0xa4>
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d101      	bne.n	8009528 <xQueueGenericSend+0xa8>
 8009524:	2301      	movs	r3, #1
 8009526:	e000      	b.n	800952a <xQueueGenericSend+0xaa>
 8009528:	2300      	movs	r3, #0
 800952a:	2b00      	cmp	r3, #0
 800952c:	d10b      	bne.n	8009546 <xQueueGenericSend+0xc6>
	__asm volatile
 800952e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009532:	f383 8811 	msr	BASEPRI, r3
 8009536:	f3bf 8f6f 	isb	sy
 800953a:	f3bf 8f4f 	dsb	sy
 800953e:	61fb      	str	r3, [r7, #28]
}
 8009540:	bf00      	nop
 8009542:	bf00      	nop
 8009544:	e7fd      	b.n	8009542 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009546:	f002 fe4f 	bl	800c1e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800954a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800954c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800954e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009550:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009552:	429a      	cmp	r2, r3
 8009554:	d302      	bcc.n	800955c <xQueueGenericSend+0xdc>
 8009556:	683b      	ldr	r3, [r7, #0]
 8009558:	2b02      	cmp	r3, #2
 800955a:	d129      	bne.n	80095b0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800955c:	683a      	ldr	r2, [r7, #0]
 800955e:	68b9      	ldr	r1, [r7, #8]
 8009560:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009562:	f000 fa0f 	bl	8009984 <prvCopyDataToQueue>
 8009566:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800956a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800956c:	2b00      	cmp	r3, #0
 800956e:	d010      	beq.n	8009592 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009572:	3324      	adds	r3, #36	@ 0x24
 8009574:	4618      	mov	r0, r3
 8009576:	f001 fc6f 	bl	800ae58 <xTaskRemoveFromEventList>
 800957a:	4603      	mov	r3, r0
 800957c:	2b00      	cmp	r3, #0
 800957e:	d013      	beq.n	80095a8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009580:	4b3f      	ldr	r3, [pc, #252]	@ (8009680 <xQueueGenericSend+0x200>)
 8009582:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009586:	601a      	str	r2, [r3, #0]
 8009588:	f3bf 8f4f 	dsb	sy
 800958c:	f3bf 8f6f 	isb	sy
 8009590:	e00a      	b.n	80095a8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009594:	2b00      	cmp	r3, #0
 8009596:	d007      	beq.n	80095a8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009598:	4b39      	ldr	r3, [pc, #228]	@ (8009680 <xQueueGenericSend+0x200>)
 800959a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800959e:	601a      	str	r2, [r3, #0]
 80095a0:	f3bf 8f4f 	dsb	sy
 80095a4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80095a8:	f002 fe50 	bl	800c24c <vPortExitCritical>
				return pdPASS;
 80095ac:	2301      	movs	r3, #1
 80095ae:	e063      	b.n	8009678 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d103      	bne.n	80095be <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80095b6:	f002 fe49 	bl	800c24c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80095ba:	2300      	movs	r3, #0
 80095bc:	e05c      	b.n	8009678 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80095be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d106      	bne.n	80095d2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80095c4:	f107 0314 	add.w	r3, r7, #20
 80095c8:	4618      	mov	r0, r3
 80095ca:	f001 fcd3 	bl	800af74 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80095ce:	2301      	movs	r3, #1
 80095d0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80095d2:	f002 fe3b 	bl	800c24c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80095d6:	f001 f9d9 	bl	800a98c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80095da:	f002 fe05 	bl	800c1e8 <vPortEnterCritical>
 80095de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80095e4:	b25b      	sxtb	r3, r3
 80095e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80095ea:	d103      	bne.n	80095f4 <xQueueGenericSend+0x174>
 80095ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ee:	2200      	movs	r2, #0
 80095f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80095f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80095fa:	b25b      	sxtb	r3, r3
 80095fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009600:	d103      	bne.n	800960a <xQueueGenericSend+0x18a>
 8009602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009604:	2200      	movs	r2, #0
 8009606:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800960a:	f002 fe1f 	bl	800c24c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800960e:	1d3a      	adds	r2, r7, #4
 8009610:	f107 0314 	add.w	r3, r7, #20
 8009614:	4611      	mov	r1, r2
 8009616:	4618      	mov	r0, r3
 8009618:	f001 fcc2 	bl	800afa0 <xTaskCheckForTimeOut>
 800961c:	4603      	mov	r3, r0
 800961e:	2b00      	cmp	r3, #0
 8009620:	d124      	bne.n	800966c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009622:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009624:	f000 faa6 	bl	8009b74 <prvIsQueueFull>
 8009628:	4603      	mov	r3, r0
 800962a:	2b00      	cmp	r3, #0
 800962c:	d018      	beq.n	8009660 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800962e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009630:	3310      	adds	r3, #16
 8009632:	687a      	ldr	r2, [r7, #4]
 8009634:	4611      	mov	r1, r2
 8009636:	4618      	mov	r0, r3
 8009638:	f001 fbbc 	bl	800adb4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800963c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800963e:	f000 fa31 	bl	8009aa4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009642:	f001 f9e9 	bl	800aa18 <xTaskResumeAll>
 8009646:	4603      	mov	r3, r0
 8009648:	2b00      	cmp	r3, #0
 800964a:	f47f af7c 	bne.w	8009546 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800964e:	4b0c      	ldr	r3, [pc, #48]	@ (8009680 <xQueueGenericSend+0x200>)
 8009650:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009654:	601a      	str	r2, [r3, #0]
 8009656:	f3bf 8f4f 	dsb	sy
 800965a:	f3bf 8f6f 	isb	sy
 800965e:	e772      	b.n	8009546 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009660:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009662:	f000 fa1f 	bl	8009aa4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009666:	f001 f9d7 	bl	800aa18 <xTaskResumeAll>
 800966a:	e76c      	b.n	8009546 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800966c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800966e:	f000 fa19 	bl	8009aa4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009672:	f001 f9d1 	bl	800aa18 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009676:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009678:	4618      	mov	r0, r3
 800967a:	3738      	adds	r7, #56	@ 0x38
 800967c:	46bd      	mov	sp, r7
 800967e:	bd80      	pop	{r7, pc}
 8009680:	e000ed04 	.word	0xe000ed04

08009684 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009684:	b580      	push	{r7, lr}
 8009686:	b090      	sub	sp, #64	@ 0x40
 8009688:	af00      	add	r7, sp, #0
 800968a:	60f8      	str	r0, [r7, #12]
 800968c:	60b9      	str	r1, [r7, #8]
 800968e:	607a      	str	r2, [r7, #4]
 8009690:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8009696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009698:	2b00      	cmp	r3, #0
 800969a:	d10b      	bne.n	80096b4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800969c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096a0:	f383 8811 	msr	BASEPRI, r3
 80096a4:	f3bf 8f6f 	isb	sy
 80096a8:	f3bf 8f4f 	dsb	sy
 80096ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80096ae:	bf00      	nop
 80096b0:	bf00      	nop
 80096b2:	e7fd      	b.n	80096b0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80096b4:	68bb      	ldr	r3, [r7, #8]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d103      	bne.n	80096c2 <xQueueGenericSendFromISR+0x3e>
 80096ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d101      	bne.n	80096c6 <xQueueGenericSendFromISR+0x42>
 80096c2:	2301      	movs	r3, #1
 80096c4:	e000      	b.n	80096c8 <xQueueGenericSendFromISR+0x44>
 80096c6:	2300      	movs	r3, #0
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d10b      	bne.n	80096e4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80096cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096d0:	f383 8811 	msr	BASEPRI, r3
 80096d4:	f3bf 8f6f 	isb	sy
 80096d8:	f3bf 8f4f 	dsb	sy
 80096dc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80096de:	bf00      	nop
 80096e0:	bf00      	nop
 80096e2:	e7fd      	b.n	80096e0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80096e4:	683b      	ldr	r3, [r7, #0]
 80096e6:	2b02      	cmp	r3, #2
 80096e8:	d103      	bne.n	80096f2 <xQueueGenericSendFromISR+0x6e>
 80096ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80096ee:	2b01      	cmp	r3, #1
 80096f0:	d101      	bne.n	80096f6 <xQueueGenericSendFromISR+0x72>
 80096f2:	2301      	movs	r3, #1
 80096f4:	e000      	b.n	80096f8 <xQueueGenericSendFromISR+0x74>
 80096f6:	2300      	movs	r3, #0
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d10b      	bne.n	8009714 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80096fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009700:	f383 8811 	msr	BASEPRI, r3
 8009704:	f3bf 8f6f 	isb	sy
 8009708:	f3bf 8f4f 	dsb	sy
 800970c:	623b      	str	r3, [r7, #32]
}
 800970e:	bf00      	nop
 8009710:	bf00      	nop
 8009712:	e7fd      	b.n	8009710 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009714:	f002 fe48 	bl	800c3a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009718:	f3ef 8211 	mrs	r2, BASEPRI
 800971c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009720:	f383 8811 	msr	BASEPRI, r3
 8009724:	f3bf 8f6f 	isb	sy
 8009728:	f3bf 8f4f 	dsb	sy
 800972c:	61fa      	str	r2, [r7, #28]
 800972e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009730:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009732:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009736:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800973a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800973c:	429a      	cmp	r2, r3
 800973e:	d302      	bcc.n	8009746 <xQueueGenericSendFromISR+0xc2>
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	2b02      	cmp	r3, #2
 8009744:	d12f      	bne.n	80097a6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009746:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009748:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800974c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009754:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009756:	683a      	ldr	r2, [r7, #0]
 8009758:	68b9      	ldr	r1, [r7, #8]
 800975a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800975c:	f000 f912 	bl	8009984 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009760:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009764:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009768:	d112      	bne.n	8009790 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800976a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800976c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800976e:	2b00      	cmp	r3, #0
 8009770:	d016      	beq.n	80097a0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009774:	3324      	adds	r3, #36	@ 0x24
 8009776:	4618      	mov	r0, r3
 8009778:	f001 fb6e 	bl	800ae58 <xTaskRemoveFromEventList>
 800977c:	4603      	mov	r3, r0
 800977e:	2b00      	cmp	r3, #0
 8009780:	d00e      	beq.n	80097a0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d00b      	beq.n	80097a0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	2201      	movs	r2, #1
 800978c:	601a      	str	r2, [r3, #0]
 800978e:	e007      	b.n	80097a0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009790:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009794:	3301      	adds	r3, #1
 8009796:	b2db      	uxtb	r3, r3
 8009798:	b25a      	sxtb	r2, r3
 800979a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800979c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80097a0:	2301      	movs	r3, #1
 80097a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80097a4:	e001      	b.n	80097aa <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80097a6:	2300      	movs	r3, #0
 80097a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80097aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097ac:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80097ae:	697b      	ldr	r3, [r7, #20]
 80097b0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80097b4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80097b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80097b8:	4618      	mov	r0, r3
 80097ba:	3740      	adds	r7, #64	@ 0x40
 80097bc:	46bd      	mov	sp, r7
 80097be:	bd80      	pop	{r7, pc}

080097c0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b08c      	sub	sp, #48	@ 0x30
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	60f8      	str	r0, [r7, #12]
 80097c8:	60b9      	str	r1, [r7, #8]
 80097ca:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80097cc:	2300      	movs	r3, #0
 80097ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80097d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d10b      	bne.n	80097f2 <xQueueReceive+0x32>
	__asm volatile
 80097da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097de:	f383 8811 	msr	BASEPRI, r3
 80097e2:	f3bf 8f6f 	isb	sy
 80097e6:	f3bf 8f4f 	dsb	sy
 80097ea:	623b      	str	r3, [r7, #32]
}
 80097ec:	bf00      	nop
 80097ee:	bf00      	nop
 80097f0:	e7fd      	b.n	80097ee <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80097f2:	68bb      	ldr	r3, [r7, #8]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d103      	bne.n	8009800 <xQueueReceive+0x40>
 80097f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d101      	bne.n	8009804 <xQueueReceive+0x44>
 8009800:	2301      	movs	r3, #1
 8009802:	e000      	b.n	8009806 <xQueueReceive+0x46>
 8009804:	2300      	movs	r3, #0
 8009806:	2b00      	cmp	r3, #0
 8009808:	d10b      	bne.n	8009822 <xQueueReceive+0x62>
	__asm volatile
 800980a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800980e:	f383 8811 	msr	BASEPRI, r3
 8009812:	f3bf 8f6f 	isb	sy
 8009816:	f3bf 8f4f 	dsb	sy
 800981a:	61fb      	str	r3, [r7, #28]
}
 800981c:	bf00      	nop
 800981e:	bf00      	nop
 8009820:	e7fd      	b.n	800981e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009822:	f001 fd41 	bl	800b2a8 <xTaskGetSchedulerState>
 8009826:	4603      	mov	r3, r0
 8009828:	2b00      	cmp	r3, #0
 800982a:	d102      	bne.n	8009832 <xQueueReceive+0x72>
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	2b00      	cmp	r3, #0
 8009830:	d101      	bne.n	8009836 <xQueueReceive+0x76>
 8009832:	2301      	movs	r3, #1
 8009834:	e000      	b.n	8009838 <xQueueReceive+0x78>
 8009836:	2300      	movs	r3, #0
 8009838:	2b00      	cmp	r3, #0
 800983a:	d10b      	bne.n	8009854 <xQueueReceive+0x94>
	__asm volatile
 800983c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009840:	f383 8811 	msr	BASEPRI, r3
 8009844:	f3bf 8f6f 	isb	sy
 8009848:	f3bf 8f4f 	dsb	sy
 800984c:	61bb      	str	r3, [r7, #24]
}
 800984e:	bf00      	nop
 8009850:	bf00      	nop
 8009852:	e7fd      	b.n	8009850 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009854:	f002 fcc8 	bl	800c1e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800985a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800985c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800985e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009860:	2b00      	cmp	r3, #0
 8009862:	d01f      	beq.n	80098a4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009864:	68b9      	ldr	r1, [r7, #8]
 8009866:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009868:	f000 f8f6 	bl	8009a58 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800986c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800986e:	1e5a      	subs	r2, r3, #1
 8009870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009872:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009876:	691b      	ldr	r3, [r3, #16]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d00f      	beq.n	800989c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800987c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800987e:	3310      	adds	r3, #16
 8009880:	4618      	mov	r0, r3
 8009882:	f001 fae9 	bl	800ae58 <xTaskRemoveFromEventList>
 8009886:	4603      	mov	r3, r0
 8009888:	2b00      	cmp	r3, #0
 800988a:	d007      	beq.n	800989c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800988c:	4b3c      	ldr	r3, [pc, #240]	@ (8009980 <xQueueReceive+0x1c0>)
 800988e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009892:	601a      	str	r2, [r3, #0]
 8009894:	f3bf 8f4f 	dsb	sy
 8009898:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800989c:	f002 fcd6 	bl	800c24c <vPortExitCritical>
				return pdPASS;
 80098a0:	2301      	movs	r3, #1
 80098a2:	e069      	b.n	8009978 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d103      	bne.n	80098b2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80098aa:	f002 fccf 	bl	800c24c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80098ae:	2300      	movs	r3, #0
 80098b0:	e062      	b.n	8009978 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80098b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d106      	bne.n	80098c6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80098b8:	f107 0310 	add.w	r3, r7, #16
 80098bc:	4618      	mov	r0, r3
 80098be:	f001 fb59 	bl	800af74 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80098c2:	2301      	movs	r3, #1
 80098c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80098c6:	f002 fcc1 	bl	800c24c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80098ca:	f001 f85f 	bl	800a98c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80098ce:	f002 fc8b 	bl	800c1e8 <vPortEnterCritical>
 80098d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80098d8:	b25b      	sxtb	r3, r3
 80098da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80098de:	d103      	bne.n	80098e8 <xQueueReceive+0x128>
 80098e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098e2:	2200      	movs	r2, #0
 80098e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80098e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80098ee:	b25b      	sxtb	r3, r3
 80098f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80098f4:	d103      	bne.n	80098fe <xQueueReceive+0x13e>
 80098f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098f8:	2200      	movs	r2, #0
 80098fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80098fe:	f002 fca5 	bl	800c24c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009902:	1d3a      	adds	r2, r7, #4
 8009904:	f107 0310 	add.w	r3, r7, #16
 8009908:	4611      	mov	r1, r2
 800990a:	4618      	mov	r0, r3
 800990c:	f001 fb48 	bl	800afa0 <xTaskCheckForTimeOut>
 8009910:	4603      	mov	r3, r0
 8009912:	2b00      	cmp	r3, #0
 8009914:	d123      	bne.n	800995e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009916:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009918:	f000 f916 	bl	8009b48 <prvIsQueueEmpty>
 800991c:	4603      	mov	r3, r0
 800991e:	2b00      	cmp	r3, #0
 8009920:	d017      	beq.n	8009952 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009924:	3324      	adds	r3, #36	@ 0x24
 8009926:	687a      	ldr	r2, [r7, #4]
 8009928:	4611      	mov	r1, r2
 800992a:	4618      	mov	r0, r3
 800992c:	f001 fa42 	bl	800adb4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009930:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009932:	f000 f8b7 	bl	8009aa4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009936:	f001 f86f 	bl	800aa18 <xTaskResumeAll>
 800993a:	4603      	mov	r3, r0
 800993c:	2b00      	cmp	r3, #0
 800993e:	d189      	bne.n	8009854 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009940:	4b0f      	ldr	r3, [pc, #60]	@ (8009980 <xQueueReceive+0x1c0>)
 8009942:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009946:	601a      	str	r2, [r3, #0]
 8009948:	f3bf 8f4f 	dsb	sy
 800994c:	f3bf 8f6f 	isb	sy
 8009950:	e780      	b.n	8009854 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009952:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009954:	f000 f8a6 	bl	8009aa4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009958:	f001 f85e 	bl	800aa18 <xTaskResumeAll>
 800995c:	e77a      	b.n	8009854 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800995e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009960:	f000 f8a0 	bl	8009aa4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009964:	f001 f858 	bl	800aa18 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009968:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800996a:	f000 f8ed 	bl	8009b48 <prvIsQueueEmpty>
 800996e:	4603      	mov	r3, r0
 8009970:	2b00      	cmp	r3, #0
 8009972:	f43f af6f 	beq.w	8009854 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009976:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009978:	4618      	mov	r0, r3
 800997a:	3730      	adds	r7, #48	@ 0x30
 800997c:	46bd      	mov	sp, r7
 800997e:	bd80      	pop	{r7, pc}
 8009980:	e000ed04 	.word	0xe000ed04

08009984 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009984:	b580      	push	{r7, lr}
 8009986:	b086      	sub	sp, #24
 8009988:	af00      	add	r7, sp, #0
 800998a:	60f8      	str	r0, [r7, #12]
 800998c:	60b9      	str	r1, [r7, #8]
 800998e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009990:	2300      	movs	r3, #0
 8009992:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009998:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d10d      	bne.n	80099be <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d14d      	bne.n	8009a46 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	689b      	ldr	r3, [r3, #8]
 80099ae:	4618      	mov	r0, r3
 80099b0:	f001 fc98 	bl	800b2e4 <xTaskPriorityDisinherit>
 80099b4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	2200      	movs	r2, #0
 80099ba:	609a      	str	r2, [r3, #8]
 80099bc:	e043      	b.n	8009a46 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d119      	bne.n	80099f8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	6858      	ldr	r0, [r3, #4]
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099cc:	461a      	mov	r2, r3
 80099ce:	68b9      	ldr	r1, [r7, #8]
 80099d0:	f005 f986 	bl	800ece0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	685a      	ldr	r2, [r3, #4]
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099dc:	441a      	add	r2, r3
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	685a      	ldr	r2, [r3, #4]
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	689b      	ldr	r3, [r3, #8]
 80099ea:	429a      	cmp	r2, r3
 80099ec:	d32b      	bcc.n	8009a46 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	681a      	ldr	r2, [r3, #0]
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	605a      	str	r2, [r3, #4]
 80099f6:	e026      	b.n	8009a46 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	68d8      	ldr	r0, [r3, #12]
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a00:	461a      	mov	r2, r3
 8009a02:	68b9      	ldr	r1, [r7, #8]
 8009a04:	f005 f96c 	bl	800ece0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	68da      	ldr	r2, [r3, #12]
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a10:	425b      	negs	r3, r3
 8009a12:	441a      	add	r2, r3
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	68da      	ldr	r2, [r3, #12]
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	429a      	cmp	r2, r3
 8009a22:	d207      	bcs.n	8009a34 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	689a      	ldr	r2, [r3, #8]
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a2c:	425b      	negs	r3, r3
 8009a2e:	441a      	add	r2, r3
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	2b02      	cmp	r3, #2
 8009a38:	d105      	bne.n	8009a46 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009a3a:	693b      	ldr	r3, [r7, #16]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d002      	beq.n	8009a46 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009a40:	693b      	ldr	r3, [r7, #16]
 8009a42:	3b01      	subs	r3, #1
 8009a44:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009a46:	693b      	ldr	r3, [r7, #16]
 8009a48:	1c5a      	adds	r2, r3, #1
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009a4e:	697b      	ldr	r3, [r7, #20]
}
 8009a50:	4618      	mov	r0, r3
 8009a52:	3718      	adds	r7, #24
 8009a54:	46bd      	mov	sp, r7
 8009a56:	bd80      	pop	{r7, pc}

08009a58 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b082      	sub	sp, #8
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
 8009a60:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d018      	beq.n	8009a9c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	68da      	ldr	r2, [r3, #12]
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a72:	441a      	add	r2, r3
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	68da      	ldr	r2, [r3, #12]
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	689b      	ldr	r3, [r3, #8]
 8009a80:	429a      	cmp	r2, r3
 8009a82:	d303      	bcc.n	8009a8c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681a      	ldr	r2, [r3, #0]
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	68d9      	ldr	r1, [r3, #12]
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a94:	461a      	mov	r2, r3
 8009a96:	6838      	ldr	r0, [r7, #0]
 8009a98:	f005 f922 	bl	800ece0 <memcpy>
	}
}
 8009a9c:	bf00      	nop
 8009a9e:	3708      	adds	r7, #8
 8009aa0:	46bd      	mov	sp, r7
 8009aa2:	bd80      	pop	{r7, pc}

08009aa4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009aa4:	b580      	push	{r7, lr}
 8009aa6:	b084      	sub	sp, #16
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009aac:	f002 fb9c 	bl	800c1e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009ab6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009ab8:	e011      	b.n	8009ade <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d012      	beq.n	8009ae8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	3324      	adds	r3, #36	@ 0x24
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	f001 f9c6 	bl	800ae58 <xTaskRemoveFromEventList>
 8009acc:	4603      	mov	r3, r0
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d001      	beq.n	8009ad6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009ad2:	f001 fac9 	bl	800b068 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009ad6:	7bfb      	ldrb	r3, [r7, #15]
 8009ad8:	3b01      	subs	r3, #1
 8009ada:	b2db      	uxtb	r3, r3
 8009adc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009ade:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	dce9      	bgt.n	8009aba <prvUnlockQueue+0x16>
 8009ae6:	e000      	b.n	8009aea <prvUnlockQueue+0x46>
					break;
 8009ae8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	22ff      	movs	r2, #255	@ 0xff
 8009aee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009af2:	f002 fbab 	bl	800c24c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009af6:	f002 fb77 	bl	800c1e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009b00:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009b02:	e011      	b.n	8009b28 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	691b      	ldr	r3, [r3, #16]
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d012      	beq.n	8009b32 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	3310      	adds	r3, #16
 8009b10:	4618      	mov	r0, r3
 8009b12:	f001 f9a1 	bl	800ae58 <xTaskRemoveFromEventList>
 8009b16:	4603      	mov	r3, r0
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d001      	beq.n	8009b20 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009b1c:	f001 faa4 	bl	800b068 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009b20:	7bbb      	ldrb	r3, [r7, #14]
 8009b22:	3b01      	subs	r3, #1
 8009b24:	b2db      	uxtb	r3, r3
 8009b26:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009b28:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	dce9      	bgt.n	8009b04 <prvUnlockQueue+0x60>
 8009b30:	e000      	b.n	8009b34 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009b32:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	22ff      	movs	r2, #255	@ 0xff
 8009b38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009b3c:	f002 fb86 	bl	800c24c <vPortExitCritical>
}
 8009b40:	bf00      	nop
 8009b42:	3710      	adds	r7, #16
 8009b44:	46bd      	mov	sp, r7
 8009b46:	bd80      	pop	{r7, pc}

08009b48 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009b48:	b580      	push	{r7, lr}
 8009b4a:	b084      	sub	sp, #16
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009b50:	f002 fb4a 	bl	800c1e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d102      	bne.n	8009b62 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009b5c:	2301      	movs	r3, #1
 8009b5e:	60fb      	str	r3, [r7, #12]
 8009b60:	e001      	b.n	8009b66 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009b62:	2300      	movs	r3, #0
 8009b64:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009b66:	f002 fb71 	bl	800c24c <vPortExitCritical>

	return xReturn;
 8009b6a:	68fb      	ldr	r3, [r7, #12]
}
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	3710      	adds	r7, #16
 8009b70:	46bd      	mov	sp, r7
 8009b72:	bd80      	pop	{r7, pc}

08009b74 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009b74:	b580      	push	{r7, lr}
 8009b76:	b084      	sub	sp, #16
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009b7c:	f002 fb34 	bl	800c1e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b88:	429a      	cmp	r2, r3
 8009b8a:	d102      	bne.n	8009b92 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009b8c:	2301      	movs	r3, #1
 8009b8e:	60fb      	str	r3, [r7, #12]
 8009b90:	e001      	b.n	8009b96 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009b92:	2300      	movs	r3, #0
 8009b94:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009b96:	f002 fb59 	bl	800c24c <vPortExitCritical>

	return xReturn;
 8009b9a:	68fb      	ldr	r3, [r7, #12]
}
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	3710      	adds	r7, #16
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	bd80      	pop	{r7, pc}

08009ba4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009ba4:	b480      	push	{r7}
 8009ba6:	b085      	sub	sp, #20
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
 8009bac:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009bae:	2300      	movs	r3, #0
 8009bb0:	60fb      	str	r3, [r7, #12]
 8009bb2:	e014      	b.n	8009bde <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009bb4:	4a0f      	ldr	r2, [pc, #60]	@ (8009bf4 <vQueueAddToRegistry+0x50>)
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d10b      	bne.n	8009bd8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009bc0:	490c      	ldr	r1, [pc, #48]	@ (8009bf4 <vQueueAddToRegistry+0x50>)
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	683a      	ldr	r2, [r7, #0]
 8009bc6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009bca:	4a0a      	ldr	r2, [pc, #40]	@ (8009bf4 <vQueueAddToRegistry+0x50>)
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	00db      	lsls	r3, r3, #3
 8009bd0:	4413      	add	r3, r2
 8009bd2:	687a      	ldr	r2, [r7, #4]
 8009bd4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009bd6:	e006      	b.n	8009be6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	3301      	adds	r3, #1
 8009bdc:	60fb      	str	r3, [r7, #12]
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	2b07      	cmp	r3, #7
 8009be2:	d9e7      	bls.n	8009bb4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009be4:	bf00      	nop
 8009be6:	bf00      	nop
 8009be8:	3714      	adds	r7, #20
 8009bea:	46bd      	mov	sp, r7
 8009bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf0:	4770      	bx	lr
 8009bf2:	bf00      	nop
 8009bf4:	200008d0 	.word	0x200008d0

08009bf8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b086      	sub	sp, #24
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	60f8      	str	r0, [r7, #12]
 8009c00:	60b9      	str	r1, [r7, #8]
 8009c02:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009c08:	f002 faee 	bl	800c1e8 <vPortEnterCritical>
 8009c0c:	697b      	ldr	r3, [r7, #20]
 8009c0e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009c12:	b25b      	sxtb	r3, r3
 8009c14:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009c18:	d103      	bne.n	8009c22 <vQueueWaitForMessageRestricted+0x2a>
 8009c1a:	697b      	ldr	r3, [r7, #20]
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009c22:	697b      	ldr	r3, [r7, #20]
 8009c24:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009c28:	b25b      	sxtb	r3, r3
 8009c2a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009c2e:	d103      	bne.n	8009c38 <vQueueWaitForMessageRestricted+0x40>
 8009c30:	697b      	ldr	r3, [r7, #20]
 8009c32:	2200      	movs	r2, #0
 8009c34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009c38:	f002 fb08 	bl	800c24c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009c3c:	697b      	ldr	r3, [r7, #20]
 8009c3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d106      	bne.n	8009c52 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009c44:	697b      	ldr	r3, [r7, #20]
 8009c46:	3324      	adds	r3, #36	@ 0x24
 8009c48:	687a      	ldr	r2, [r7, #4]
 8009c4a:	68b9      	ldr	r1, [r7, #8]
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	f001 f8d7 	bl	800ae00 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009c52:	6978      	ldr	r0, [r7, #20]
 8009c54:	f7ff ff26 	bl	8009aa4 <prvUnlockQueue>
	}
 8009c58:	bf00      	nop
 8009c5a:	3718      	adds	r7, #24
 8009c5c:	46bd      	mov	sp, r7
 8009c5e:	bd80      	pop	{r7, pc}

08009c60 <xStreamBufferGenericCreateStatic>:
	StreamBufferHandle_t xStreamBufferGenericCreateStatic( size_t xBufferSizeBytes,
														   size_t xTriggerLevelBytes,
														   BaseType_t xIsMessageBuffer,
														   uint8_t * const pucStreamBufferStorageArea,
														   StaticStreamBuffer_t * const pxStaticStreamBuffer )
	{
 8009c60:	b580      	push	{r7, lr}
 8009c62:	b090      	sub	sp, #64	@ 0x40
 8009c64:	af02      	add	r7, sp, #8
 8009c66:	60f8      	str	r0, [r7, #12]
 8009c68:	60b9      	str	r1, [r7, #8]
 8009c6a:	607a      	str	r2, [r7, #4]
 8009c6c:	603b      	str	r3, [r7, #0]
	StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) pxStaticStreamBuffer; /*lint !e740 !e9087 Safe cast as StaticStreamBuffer_t is opaque Streambuffer_t. */
 8009c6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c70:	62fb      	str	r3, [r7, #44]	@ 0x2c
	StreamBufferHandle_t xReturn;
	uint8_t ucFlags;

		configASSERT( pucStreamBufferStorageArea );
 8009c72:	683b      	ldr	r3, [r7, #0]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d10b      	bne.n	8009c90 <xStreamBufferGenericCreateStatic+0x30>
	__asm volatile
 8009c78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c7c:	f383 8811 	msr	BASEPRI, r3
 8009c80:	f3bf 8f6f 	isb	sy
 8009c84:	f3bf 8f4f 	dsb	sy
 8009c88:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009c8a:	bf00      	nop
 8009c8c:	bf00      	nop
 8009c8e:	e7fd      	b.n	8009c8c <xStreamBufferGenericCreateStatic+0x2c>
		configASSERT( pxStaticStreamBuffer );
 8009c90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d10b      	bne.n	8009cae <xStreamBufferGenericCreateStatic+0x4e>
	__asm volatile
 8009c96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c9a:	f383 8811 	msr	BASEPRI, r3
 8009c9e:	f3bf 8f6f 	isb	sy
 8009ca2:	f3bf 8f4f 	dsb	sy
 8009ca6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009ca8:	bf00      	nop
 8009caa:	bf00      	nop
 8009cac:	e7fd      	b.n	8009caa <xStreamBufferGenericCreateStatic+0x4a>
		configASSERT( xTriggerLevelBytes <= xBufferSizeBytes );
 8009cae:	68ba      	ldr	r2, [r7, #8]
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	429a      	cmp	r2, r3
 8009cb4:	d90b      	bls.n	8009cce <xStreamBufferGenericCreateStatic+0x6e>
	__asm volatile
 8009cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cba:	f383 8811 	msr	BASEPRI, r3
 8009cbe:	f3bf 8f6f 	isb	sy
 8009cc2:	f3bf 8f4f 	dsb	sy
 8009cc6:	623b      	str	r3, [r7, #32]
}
 8009cc8:	bf00      	nop
 8009cca:	bf00      	nop
 8009ccc:	e7fd      	b.n	8009cca <xStreamBufferGenericCreateStatic+0x6a>

		/* A trigger level of 0 would cause a waiting task to unblock even when
		the buffer was empty. */
		if( xTriggerLevelBytes == ( size_t ) 0 )
 8009cce:	68bb      	ldr	r3, [r7, #8]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d101      	bne.n	8009cd8 <xStreamBufferGenericCreateStatic+0x78>
		{
			xTriggerLevelBytes = ( size_t ) 1;
 8009cd4:	2301      	movs	r3, #1
 8009cd6:	60bb      	str	r3, [r7, #8]
		}

		if( xIsMessageBuffer != pdFALSE )
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d003      	beq.n	8009ce6 <xStreamBufferGenericCreateStatic+0x86>
		{
			/* Statically allocated message buffer. */
			ucFlags = sbFLAGS_IS_MESSAGE_BUFFER | sbFLAGS_IS_STATICALLY_ALLOCATED;
 8009cde:	2303      	movs	r3, #3
 8009ce0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8009ce4:	e002      	b.n	8009cec <xStreamBufferGenericCreateStatic+0x8c>
		}
		else
		{
			/* Statically allocated stream buffer. */
			ucFlags = sbFLAGS_IS_STATICALLY_ALLOCATED;
 8009ce6:	2302      	movs	r3, #2
 8009ce8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		/* In case the stream buffer is going to be used as a message buffer
		(that is, it will hold discrete messages with a little meta data that
		says how big the next message is) check the buffer will be large enough
		to hold at least one message. */
		configASSERT( xBufferSizeBytes > sbBYTES_TO_STORE_MESSAGE_LENGTH );
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	2b04      	cmp	r3, #4
 8009cf0:	d80b      	bhi.n	8009d0a <xStreamBufferGenericCreateStatic+0xaa>
	__asm volatile
 8009cf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cf6:	f383 8811 	msr	BASEPRI, r3
 8009cfa:	f3bf 8f6f 	isb	sy
 8009cfe:	f3bf 8f4f 	dsb	sy
 8009d02:	61fb      	str	r3, [r7, #28]
}
 8009d04:	bf00      	nop
 8009d06:	bf00      	nop
 8009d08:	e7fd      	b.n	8009d06 <xStreamBufferGenericCreateStatic+0xa6>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticStreamBuffer_t equals the size of the real
			message buffer structure. */
			volatile size_t xSize = sizeof( StaticStreamBuffer_t );
 8009d0a:	2324      	movs	r3, #36	@ 0x24
 8009d0c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( StreamBuffer_t ) );
 8009d0e:	697b      	ldr	r3, [r7, #20]
 8009d10:	2b24      	cmp	r3, #36	@ 0x24
 8009d12:	d00b      	beq.n	8009d2c <xStreamBufferGenericCreateStatic+0xcc>
	__asm volatile
 8009d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d18:	f383 8811 	msr	BASEPRI, r3
 8009d1c:	f3bf 8f6f 	isb	sy
 8009d20:	f3bf 8f4f 	dsb	sy
 8009d24:	61bb      	str	r3, [r7, #24]
}
 8009d26:	bf00      	nop
 8009d28:	bf00      	nop
 8009d2a:	e7fd      	b.n	8009d28 <xStreamBufferGenericCreateStatic+0xc8>
		} /*lint !e529 xSize is referenced is configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		if( ( pucStreamBufferStorageArea != NULL ) && ( pxStaticStreamBuffer != NULL ) )
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d015      	beq.n	8009d5e <xStreamBufferGenericCreateStatic+0xfe>
 8009d32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d012      	beq.n	8009d5e <xStreamBufferGenericCreateStatic+0xfe>
		{
			prvInitialiseNewStreamBuffer( pxStreamBuffer,
 8009d38:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009d3c:	9300      	str	r3, [sp, #0]
 8009d3e:	68bb      	ldr	r3, [r7, #8]
 8009d40:	68fa      	ldr	r2, [r7, #12]
 8009d42:	6839      	ldr	r1, [r7, #0]
 8009d44:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009d46:	f000 fb8a 	bl	800a45e <prvInitialiseNewStreamBuffer>
										  xTriggerLevelBytes,
										  ucFlags );

			/* Remember this was statically allocated in case it is ever deleted
			again. */
			pxStreamBuffer->ucFlags |= sbFLAGS_IS_STATICALLY_ALLOCATED;
 8009d4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d4c:	7f1b      	ldrb	r3, [r3, #28]
 8009d4e:	f043 0302 	orr.w	r3, r3, #2
 8009d52:	b2da      	uxtb	r2, r3
 8009d54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d56:	771a      	strb	r2, [r3, #28]

			traceSTREAM_BUFFER_CREATE( pxStreamBuffer, xIsMessageBuffer );

			xReturn = ( StreamBufferHandle_t ) pxStaticStreamBuffer; /*lint !e9087 Data hiding requires cast to opaque type. */
 8009d58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d5c:	e001      	b.n	8009d62 <xStreamBufferGenericCreateStatic+0x102>
		}
		else
		{
			xReturn = NULL;
 8009d5e:	2300      	movs	r3, #0
 8009d60:	637b      	str	r3, [r7, #52]	@ 0x34
			traceSTREAM_BUFFER_CREATE_STATIC_FAILED( xReturn, xIsMessageBuffer );
		}

		return xReturn;
 8009d62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8009d64:	4618      	mov	r0, r3
 8009d66:	3738      	adds	r7, #56	@ 0x38
 8009d68:	46bd      	mov	sp, r7
 8009d6a:	bd80      	pop	{r7, pc}

08009d6c <xStreamBufferSpacesAvailable>:
	return xReturn;
}
/*-----------------------------------------------------------*/

size_t xStreamBufferSpacesAvailable( StreamBufferHandle_t xStreamBuffer )
{
 8009d6c:	b480      	push	{r7}
 8009d6e:	b087      	sub	sp, #28
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	613b      	str	r3, [r7, #16]
size_t xSpace;

	configASSERT( pxStreamBuffer );
 8009d78:	693b      	ldr	r3, [r7, #16]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d10b      	bne.n	8009d96 <xStreamBufferSpacesAvailable+0x2a>
	__asm volatile
 8009d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d82:	f383 8811 	msr	BASEPRI, r3
 8009d86:	f3bf 8f6f 	isb	sy
 8009d8a:	f3bf 8f4f 	dsb	sy
 8009d8e:	60fb      	str	r3, [r7, #12]
}
 8009d90:	bf00      	nop
 8009d92:	bf00      	nop
 8009d94:	e7fd      	b.n	8009d92 <xStreamBufferSpacesAvailable+0x26>

	xSpace = pxStreamBuffer->xLength + pxStreamBuffer->xTail;
 8009d96:	693b      	ldr	r3, [r7, #16]
 8009d98:	689a      	ldr	r2, [r3, #8]
 8009d9a:	693b      	ldr	r3, [r7, #16]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	4413      	add	r3, r2
 8009da0:	617b      	str	r3, [r7, #20]
	xSpace -= pxStreamBuffer->xHead;
 8009da2:	693b      	ldr	r3, [r7, #16]
 8009da4:	685b      	ldr	r3, [r3, #4]
 8009da6:	697a      	ldr	r2, [r7, #20]
 8009da8:	1ad3      	subs	r3, r2, r3
 8009daa:	617b      	str	r3, [r7, #20]
	xSpace -= ( size_t ) 1;
 8009dac:	697b      	ldr	r3, [r7, #20]
 8009dae:	3b01      	subs	r3, #1
 8009db0:	617b      	str	r3, [r7, #20]

	if( xSpace >= pxStreamBuffer->xLength )
 8009db2:	693b      	ldr	r3, [r7, #16]
 8009db4:	689b      	ldr	r3, [r3, #8]
 8009db6:	697a      	ldr	r2, [r7, #20]
 8009db8:	429a      	cmp	r2, r3
 8009dba:	d304      	bcc.n	8009dc6 <xStreamBufferSpacesAvailable+0x5a>
	{
		xSpace -= pxStreamBuffer->xLength;
 8009dbc:	693b      	ldr	r3, [r7, #16]
 8009dbe:	689b      	ldr	r3, [r3, #8]
 8009dc0:	697a      	ldr	r2, [r7, #20]
 8009dc2:	1ad3      	subs	r3, r2, r3
 8009dc4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xSpace;
 8009dc6:	697b      	ldr	r3, [r7, #20]
}
 8009dc8:	4618      	mov	r0, r3
 8009dca:	371c      	adds	r7, #28
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd2:	4770      	bx	lr

08009dd4 <xStreamBufferSend>:

size_t xStreamBufferSend( StreamBufferHandle_t xStreamBuffer,
						  const void *pvTxData,
						  size_t xDataLengthBytes,
						  TickType_t xTicksToWait )
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b090      	sub	sp, #64	@ 0x40
 8009dd8:	af02      	add	r7, sp, #8
 8009dda:	60f8      	str	r0, [r7, #12]
 8009ddc:	60b9      	str	r1, [r7, #8]
 8009dde:	607a      	str	r2, [r7, #4]
 8009de0:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	62fb      	str	r3, [r7, #44]	@ 0x2c
size_t xReturn, xSpace = 0;
 8009de6:	2300      	movs	r3, #0
 8009de8:	637b      	str	r3, [r7, #52]	@ 0x34
size_t xRequiredSpace = xDataLengthBytes;
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	633b      	str	r3, [r7, #48]	@ 0x30
TimeOut_t xTimeOut;

	configASSERT( pvTxData );
 8009dee:	68bb      	ldr	r3, [r7, #8]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d10b      	bne.n	8009e0c <xStreamBufferSend+0x38>
	__asm volatile
 8009df4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009df8:	f383 8811 	msr	BASEPRI, r3
 8009dfc:	f3bf 8f6f 	isb	sy
 8009e00:	f3bf 8f4f 	dsb	sy
 8009e04:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009e06:	bf00      	nop
 8009e08:	bf00      	nop
 8009e0a:	e7fd      	b.n	8009e08 <xStreamBufferSend+0x34>
	configASSERT( pxStreamBuffer );
 8009e0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d10b      	bne.n	8009e2a <xStreamBufferSend+0x56>
	__asm volatile
 8009e12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e16:	f383 8811 	msr	BASEPRI, r3
 8009e1a:	f3bf 8f6f 	isb	sy
 8009e1e:	f3bf 8f4f 	dsb	sy
 8009e22:	623b      	str	r3, [r7, #32]
}
 8009e24:	bf00      	nop
 8009e26:	bf00      	nop
 8009e28:	e7fd      	b.n	8009e26 <xStreamBufferSend+0x52>

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 8009e2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e2c:	7f1b      	ldrb	r3, [r3, #28]
 8009e2e:	f003 0301 	and.w	r3, r3, #1
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d012      	beq.n	8009e5c <xStreamBufferSend+0x88>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
 8009e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e38:	3304      	adds	r3, #4
 8009e3a:	633b      	str	r3, [r7, #48]	@ 0x30

		/* Overflow? */
		configASSERT( xRequiredSpace > xDataLengthBytes );
 8009e3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	429a      	cmp	r2, r3
 8009e42:	d80b      	bhi.n	8009e5c <xStreamBufferSend+0x88>
	__asm volatile
 8009e44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e48:	f383 8811 	msr	BASEPRI, r3
 8009e4c:	f3bf 8f6f 	isb	sy
 8009e50:	f3bf 8f4f 	dsb	sy
 8009e54:	61fb      	str	r3, [r7, #28]
}
 8009e56:	bf00      	nop
 8009e58:	bf00      	nop
 8009e5a:	e7fd      	b.n	8009e58 <xStreamBufferSend+0x84>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 8009e5c:	683b      	ldr	r3, [r7, #0]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d03f      	beq.n	8009ee2 <xStreamBufferSend+0x10e>
	{
		vTaskSetTimeOutState( &xTimeOut );
 8009e62:	f107 0310 	add.w	r3, r7, #16
 8009e66:	4618      	mov	r0, r3
 8009e68:	f001 f85c 	bl	800af24 <vTaskSetTimeOutState>

		do
		{
			/* Wait until the required number of bytes are free in the message
			buffer. */
			taskENTER_CRITICAL();
 8009e6c:	f002 f9bc 	bl	800c1e8 <vPortEnterCritical>
			{
				xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 8009e70:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009e72:	f7ff ff7b 	bl	8009d6c <xStreamBufferSpacesAvailable>
 8009e76:	6378      	str	r0, [r7, #52]	@ 0x34

				if( xSpace < xRequiredSpace )
 8009e78:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e7c:	429a      	cmp	r2, r3
 8009e7e:	d218      	bcs.n	8009eb2 <xStreamBufferSend+0xde>
				{
					/* Clear notification state as going to wait for space. */
					( void ) xTaskNotifyStateClear( NULL );
 8009e80:	2000      	movs	r0, #0
 8009e82:	f001 fca9 	bl	800b7d8 <xTaskNotifyStateClear>

					/* Should only be one writer. */
					configASSERT( pxStreamBuffer->xTaskWaitingToSend == NULL );
 8009e86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e88:	695b      	ldr	r3, [r3, #20]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d00b      	beq.n	8009ea6 <xStreamBufferSend+0xd2>
	__asm volatile
 8009e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e92:	f383 8811 	msr	BASEPRI, r3
 8009e96:	f3bf 8f6f 	isb	sy
 8009e9a:	f3bf 8f4f 	dsb	sy
 8009e9e:	61bb      	str	r3, [r7, #24]
}
 8009ea0:	bf00      	nop
 8009ea2:	bf00      	nop
 8009ea4:	e7fd      	b.n	8009ea2 <xStreamBufferSend+0xce>
					pxStreamBuffer->xTaskWaitingToSend = xTaskGetCurrentTaskHandle();
 8009ea6:	f001 f9ef 	bl	800b288 <xTaskGetCurrentTaskHandle>
 8009eaa:	4602      	mov	r2, r0
 8009eac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009eae:	615a      	str	r2, [r3, #20]
 8009eb0:	e002      	b.n	8009eb8 <xStreamBufferSend+0xe4>
				}
				else
				{
					taskEXIT_CRITICAL();
 8009eb2:	f002 f9cb 	bl	800c24c <vPortExitCritical>
					break;
 8009eb6:	e014      	b.n	8009ee2 <xStreamBufferSend+0x10e>
				}
			}
			taskEXIT_CRITICAL();
 8009eb8:	f002 f9c8 	bl	800c24c <vPortExitCritical>

			traceBLOCKING_ON_STREAM_BUFFER_SEND( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 8009ebc:	683b      	ldr	r3, [r7, #0]
 8009ebe:	2200      	movs	r2, #0
 8009ec0:	2100      	movs	r1, #0
 8009ec2:	2000      	movs	r0, #0
 8009ec4:	f001 fa7e 	bl	800b3c4 <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToSend = NULL;
 8009ec8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009eca:	2200      	movs	r2, #0
 8009ecc:	615a      	str	r2, [r3, #20]

		} while( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE );
 8009ece:	463a      	mov	r2, r7
 8009ed0:	f107 0310 	add.w	r3, r7, #16
 8009ed4:	4611      	mov	r1, r2
 8009ed6:	4618      	mov	r0, r3
 8009ed8:	f001 f862 	bl	800afa0 <xTaskCheckForTimeOut>
 8009edc:	4603      	mov	r3, r0
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d0c4      	beq.n	8009e6c <xStreamBufferSend+0x98>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xSpace == ( size_t ) 0 )
 8009ee2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d103      	bne.n	8009ef0 <xStreamBufferSend+0x11c>
	{
		xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 8009ee8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009eea:	f7ff ff3f 	bl	8009d6c <xStreamBufferSpacesAvailable>
 8009eee:	6378      	str	r0, [r7, #52]	@ 0x34
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
 8009ef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ef2:	9300      	str	r3, [sp, #0]
 8009ef4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ef6:	687a      	ldr	r2, [r7, #4]
 8009ef8:	68b9      	ldr	r1, [r7, #8]
 8009efa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009efc:	f000 f896 	bl	800a02c <prvWriteMessageToBuffer>
 8009f00:	62b8      	str	r0, [r7, #40]	@ 0x28

	if( xReturn > ( size_t ) 0 )
 8009f02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d019      	beq.n	8009f3c <xStreamBufferSend+0x168>
	{
		traceSTREAM_BUFFER_SEND( xStreamBuffer, xReturn );

		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
 8009f08:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009f0a:	f000 fa88 	bl	800a41e <prvBytesInBuffer>
 8009f0e:	4602      	mov	r2, r0
 8009f10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f12:	68db      	ldr	r3, [r3, #12]
 8009f14:	429a      	cmp	r2, r3
 8009f16:	d311      	bcc.n	8009f3c <xStreamBufferSend+0x168>
		{
			sbSEND_COMPLETED( pxStreamBuffer );
 8009f18:	f000 fd38 	bl	800a98c <vTaskSuspendAll>
 8009f1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f1e:	691b      	ldr	r3, [r3, #16]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d009      	beq.n	8009f38 <xStreamBufferSend+0x164>
 8009f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f26:	6918      	ldr	r0, [r3, #16]
 8009f28:	2300      	movs	r3, #0
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	2100      	movs	r1, #0
 8009f2e:	f001 faa9 	bl	800b484 <xTaskGenericNotify>
 8009f32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f34:	2200      	movs	r2, #0
 8009f36:	611a      	str	r2, [r3, #16]
 8009f38:	f000 fd6e 	bl	800aa18 <xTaskResumeAll>
	{
		mtCOVERAGE_TEST_MARKER();
		traceSTREAM_BUFFER_SEND_FAILED( xStreamBuffer );
	}

	return xReturn;
 8009f3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8009f3e:	4618      	mov	r0, r3
 8009f40:	3738      	adds	r7, #56	@ 0x38
 8009f42:	46bd      	mov	sp, r7
 8009f44:	bd80      	pop	{r7, pc}

08009f46 <xStreamBufferSendFromISR>:

size_t xStreamBufferSendFromISR( StreamBufferHandle_t xStreamBuffer,
								 const void *pvTxData,
								 size_t xDataLengthBytes,
								 BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009f46:	b580      	push	{r7, lr}
 8009f48:	b090      	sub	sp, #64	@ 0x40
 8009f4a:	af02      	add	r7, sp, #8
 8009f4c:	60f8      	str	r0, [r7, #12]
 8009f4e:	60b9      	str	r1, [r7, #8]
 8009f50:	607a      	str	r2, [r7, #4]
 8009f52:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	633b      	str	r3, [r7, #48]	@ 0x30
size_t xReturn, xSpace;
size_t xRequiredSpace = xDataLengthBytes;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	637b      	str	r3, [r7, #52]	@ 0x34

	configASSERT( pvTxData );
 8009f5c:	68bb      	ldr	r3, [r7, #8]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d10b      	bne.n	8009f7a <xStreamBufferSendFromISR+0x34>
	__asm volatile
 8009f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f66:	f383 8811 	msr	BASEPRI, r3
 8009f6a:	f3bf 8f6f 	isb	sy
 8009f6e:	f3bf 8f4f 	dsb	sy
 8009f72:	623b      	str	r3, [r7, #32]
}
 8009f74:	bf00      	nop
 8009f76:	bf00      	nop
 8009f78:	e7fd      	b.n	8009f76 <xStreamBufferSendFromISR+0x30>
	configASSERT( pxStreamBuffer );
 8009f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d10b      	bne.n	8009f98 <xStreamBufferSendFromISR+0x52>
	__asm volatile
 8009f80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f84:	f383 8811 	msr	BASEPRI, r3
 8009f88:	f3bf 8f6f 	isb	sy
 8009f8c:	f3bf 8f4f 	dsb	sy
 8009f90:	61fb      	str	r3, [r7, #28]
}
 8009f92:	bf00      	nop
 8009f94:	bf00      	nop
 8009f96:	e7fd      	b.n	8009f94 <xStreamBufferSendFromISR+0x4e>

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 8009f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f9a:	7f1b      	ldrb	r3, [r3, #28]
 8009f9c:	f003 0301 	and.w	r3, r3, #1
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d002      	beq.n	8009faa <xStreamBufferSendFromISR+0x64>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
 8009fa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fa6:	3304      	adds	r3, #4
 8009fa8:	637b      	str	r3, [r7, #52]	@ 0x34
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 8009faa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009fac:	f7ff fede 	bl	8009d6c <xStreamBufferSpacesAvailable>
 8009fb0:	62f8      	str	r0, [r7, #44]	@ 0x2c
	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
 8009fb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fb4:	9300      	str	r3, [sp, #0]
 8009fb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fb8:	687a      	ldr	r2, [r7, #4]
 8009fba:	68b9      	ldr	r1, [r7, #8]
 8009fbc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009fbe:	f000 f835 	bl	800a02c <prvWriteMessageToBuffer>
 8009fc2:	62b8      	str	r0, [r7, #40]	@ 0x28

	if( xReturn > ( size_t ) 0 )
 8009fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d02b      	beq.n	800a022 <xStreamBufferSendFromISR+0xdc>
	{
		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
 8009fca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009fcc:	f000 fa27 	bl	800a41e <prvBytesInBuffer>
 8009fd0:	4602      	mov	r2, r0
 8009fd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fd4:	68db      	ldr	r3, [r3, #12]
 8009fd6:	429a      	cmp	r2, r3
 8009fd8:	d323      	bcc.n	800a022 <xStreamBufferSendFromISR+0xdc>
	__asm volatile
 8009fda:	f3ef 8211 	mrs	r2, BASEPRI
 8009fde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fe2:	f383 8811 	msr	BASEPRI, r3
 8009fe6:	f3bf 8f6f 	isb	sy
 8009fea:	f3bf 8f4f 	dsb	sy
 8009fee:	61ba      	str	r2, [r7, #24]
 8009ff0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8009ff2:	69bb      	ldr	r3, [r7, #24]
		{
			sbSEND_COMPLETE_FROM_ISR( pxStreamBuffer, pxHigherPriorityTaskWoken );
 8009ff4:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ff8:	691b      	ldr	r3, [r3, #16]
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d00b      	beq.n	800a016 <xStreamBufferSendFromISR+0xd0>
 8009ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a000:	6918      	ldr	r0, [r3, #16]
 800a002:	683b      	ldr	r3, [r7, #0]
 800a004:	9300      	str	r3, [sp, #0]
 800a006:	2300      	movs	r3, #0
 800a008:	2200      	movs	r2, #0
 800a00a:	2100      	movs	r1, #0
 800a00c:	f001 fafe 	bl	800b60c <xTaskGenericNotifyFromISR>
 800a010:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a012:	2200      	movs	r2, #0
 800a014:	611a      	str	r2, [r3, #16]
 800a016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a018:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a01a:	693b      	ldr	r3, [r7, #16]
 800a01c:	f383 8811 	msr	BASEPRI, r3
}
 800a020:	bf00      	nop
		mtCOVERAGE_TEST_MARKER();
	}

	traceSTREAM_BUFFER_SEND_FROM_ISR( xStreamBuffer, xReturn );

	return xReturn;
 800a022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 800a024:	4618      	mov	r0, r3
 800a026:	3738      	adds	r7, #56	@ 0x38
 800a028:	46bd      	mov	sp, r7
 800a02a:	bd80      	pop	{r7, pc}

0800a02c <prvWriteMessageToBuffer>:
static size_t prvWriteMessageToBuffer( StreamBuffer_t * const pxStreamBuffer,
									   const void * pvTxData,
									   size_t xDataLengthBytes,
									   size_t xSpace,
									   size_t xRequiredSpace )
{
 800a02c:	b580      	push	{r7, lr}
 800a02e:	b086      	sub	sp, #24
 800a030:	af00      	add	r7, sp, #0
 800a032:	60f8      	str	r0, [r7, #12]
 800a034:	60b9      	str	r1, [r7, #8]
 800a036:	607a      	str	r2, [r7, #4]
 800a038:	603b      	str	r3, [r7, #0]
	BaseType_t xShouldWrite;
	size_t xReturn;

	if( xSpace == ( size_t ) 0 )
 800a03a:	683b      	ldr	r3, [r7, #0]
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d102      	bne.n	800a046 <prvWriteMessageToBuffer+0x1a>
	{
		/* Doesn't matter if this is a stream buffer or a message buffer, there
		is no space to write. */
		xShouldWrite = pdFALSE;
 800a040:	2300      	movs	r3, #0
 800a042:	617b      	str	r3, [r7, #20]
 800a044:	e01d      	b.n	800a082 <prvWriteMessageToBuffer+0x56>
	}
	else if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) == ( uint8_t ) 0 )
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	7f1b      	ldrb	r3, [r3, #28]
 800a04a:	f003 0301 	and.w	r3, r3, #1
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d108      	bne.n	800a064 <prvWriteMessageToBuffer+0x38>
	{
		/* This is a stream buffer, as opposed to a message buffer, so writing a
		stream of bytes rather than discrete messages.  Write as many bytes as
		possible. */
		xShouldWrite = pdTRUE;
 800a052:	2301      	movs	r3, #1
 800a054:	617b      	str	r3, [r7, #20]
		xDataLengthBytes = configMIN( xDataLengthBytes, xSpace );
 800a056:	687a      	ldr	r2, [r7, #4]
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	4293      	cmp	r3, r2
 800a05c:	bf28      	it	cs
 800a05e:	4613      	movcs	r3, r2
 800a060:	607b      	str	r3, [r7, #4]
 800a062:	e00e      	b.n	800a082 <prvWriteMessageToBuffer+0x56>
	}
	else if( xSpace >= xRequiredSpace )
 800a064:	683a      	ldr	r2, [r7, #0]
 800a066:	6a3b      	ldr	r3, [r7, #32]
 800a068:	429a      	cmp	r2, r3
 800a06a:	d308      	bcc.n	800a07e <prvWriteMessageToBuffer+0x52>
	{
		/* This is a message buffer, as opposed to a stream buffer, and there
		is enough space to write both the message length and the message itself
		into the buffer.  Start by writing the length of the data, the data
		itself will be written later in this function. */
		xShouldWrite = pdTRUE;
 800a06c:	2301      	movs	r3, #1
 800a06e:	617b      	str	r3, [r7, #20]
		( void ) prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) &( xDataLengthBytes ), sbBYTES_TO_STORE_MESSAGE_LENGTH );
 800a070:	1d3b      	adds	r3, r7, #4
 800a072:	2204      	movs	r2, #4
 800a074:	4619      	mov	r1, r3
 800a076:	68f8      	ldr	r0, [r7, #12]
 800a078:	f000 f8df 	bl	800a23a <prvWriteBytesToBuffer>
 800a07c:	e001      	b.n	800a082 <prvWriteMessageToBuffer+0x56>
	}
	else
	{
		/* There is space available, but not enough space. */
		xShouldWrite = pdFALSE;
 800a07e:	2300      	movs	r3, #0
 800a080:	617b      	str	r3, [r7, #20]
	}

	if( xShouldWrite != pdFALSE )
 800a082:	697b      	ldr	r3, [r7, #20]
 800a084:	2b00      	cmp	r3, #0
 800a086:	d007      	beq.n	800a098 <prvWriteMessageToBuffer+0x6c>
	{
		/* Writes the data itself. */
		xReturn = prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) pvTxData, xDataLengthBytes ); /*lint !e9079 Storage buffer is implemented as uint8_t for ease of sizing, alighment and access. */
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	461a      	mov	r2, r3
 800a08c:	68b9      	ldr	r1, [r7, #8]
 800a08e:	68f8      	ldr	r0, [r7, #12]
 800a090:	f000 f8d3 	bl	800a23a <prvWriteBytesToBuffer>
 800a094:	6138      	str	r0, [r7, #16]
 800a096:	e001      	b.n	800a09c <prvWriteMessageToBuffer+0x70>
	}
	else
	{
		xReturn = 0;
 800a098:	2300      	movs	r3, #0
 800a09a:	613b      	str	r3, [r7, #16]
	}

	return xReturn;
 800a09c:	693b      	ldr	r3, [r7, #16]
}
 800a09e:	4618      	mov	r0, r3
 800a0a0:	3718      	adds	r7, #24
 800a0a2:	46bd      	mov	sp, r7
 800a0a4:	bd80      	pop	{r7, pc}

0800a0a6 <xStreamBufferReceive>:

size_t xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
							 void *pvRxData,
							 size_t xBufferLengthBytes,
							 TickType_t xTicksToWait )
{
 800a0a6:	b580      	push	{r7, lr}
 800a0a8:	b08e      	sub	sp, #56	@ 0x38
 800a0aa:	af02      	add	r7, sp, #8
 800a0ac:	60f8      	str	r0, [r7, #12]
 800a0ae:	60b9      	str	r1, [r7, #8]
 800a0b0:	607a      	str	r2, [r7, #4]
 800a0b2:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = xStreamBuffer;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	623b      	str	r3, [r7, #32]
size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	62fb      	str	r3, [r7, #44]	@ 0x2c

	configASSERT( pvRxData );
 800a0bc:	68bb      	ldr	r3, [r7, #8]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d10b      	bne.n	800a0da <xStreamBufferReceive+0x34>
	__asm volatile
 800a0c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0c6:	f383 8811 	msr	BASEPRI, r3
 800a0ca:	f3bf 8f6f 	isb	sy
 800a0ce:	f3bf 8f4f 	dsb	sy
 800a0d2:	61fb      	str	r3, [r7, #28]
}
 800a0d4:	bf00      	nop
 800a0d6:	bf00      	nop
 800a0d8:	e7fd      	b.n	800a0d6 <xStreamBufferReceive+0x30>
	configASSERT( pxStreamBuffer );
 800a0da:	6a3b      	ldr	r3, [r7, #32]
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d10b      	bne.n	800a0f8 <xStreamBufferReceive+0x52>
	__asm volatile
 800a0e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0e4:	f383 8811 	msr	BASEPRI, r3
 800a0e8:	f3bf 8f6f 	isb	sy
 800a0ec:	f3bf 8f4f 	dsb	sy
 800a0f0:	61bb      	str	r3, [r7, #24]
}
 800a0f2:	bf00      	nop
 800a0f4:	bf00      	nop
 800a0f6:	e7fd      	b.n	800a0f4 <xStreamBufferReceive+0x4e>
	/* This receive function is used by both message buffers, which store
	discrete messages, and stream buffers, which store a continuous stream of
	bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 800a0f8:	6a3b      	ldr	r3, [r7, #32]
 800a0fa:	7f1b      	ldrb	r3, [r3, #28]
 800a0fc:	f003 0301 	and.w	r3, r3, #1
 800a100:	2b00      	cmp	r3, #0
 800a102:	d002      	beq.n	800a10a <xStreamBufferReceive+0x64>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
 800a104:	2304      	movs	r3, #4
 800a106:	627b      	str	r3, [r7, #36]	@ 0x24
 800a108:	e001      	b.n	800a10e <xStreamBufferReceive+0x68>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
 800a10a:	2300      	movs	r3, #0
 800a10c:	627b      	str	r3, [r7, #36]	@ 0x24
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 800a10e:	683b      	ldr	r3, [r7, #0]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d035      	beq.n	800a180 <xStreamBufferReceive+0xda>
	{
		/* Checking if there is data and clearing the notification state must be
		performed atomically. */
		taskENTER_CRITICAL();
 800a114:	f002 f868 	bl	800c1e8 <vPortEnterCritical>
		{
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800a118:	6a38      	ldr	r0, [r7, #32]
 800a11a:	f000 f980 	bl	800a41e <prvBytesInBuffer>
 800a11e:	62b8      	str	r0, [r7, #40]	@ 0x28
			/* If this function was invoked by a message buffer read then
			xBytesToStoreMessageLength holds the number of bytes used to hold
			the length of the next discrete message.  If this function was
			invoked by a stream buffer read then xBytesToStoreMessageLength will
			be 0. */
			if( xBytesAvailable <= xBytesToStoreMessageLength )
 800a120:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a124:	429a      	cmp	r2, r3
 800a126:	d817      	bhi.n	800a158 <xStreamBufferReceive+0xb2>
			{
				/* Clear notification state as going to wait for data. */
				( void ) xTaskNotifyStateClear( NULL );
 800a128:	2000      	movs	r0, #0
 800a12a:	f001 fb55 	bl	800b7d8 <xTaskNotifyStateClear>

				/* Should only be one reader. */
				configASSERT( pxStreamBuffer->xTaskWaitingToReceive == NULL );
 800a12e:	6a3b      	ldr	r3, [r7, #32]
 800a130:	691b      	ldr	r3, [r3, #16]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d00b      	beq.n	800a14e <xStreamBufferReceive+0xa8>
	__asm volatile
 800a136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a13a:	f383 8811 	msr	BASEPRI, r3
 800a13e:	f3bf 8f6f 	isb	sy
 800a142:	f3bf 8f4f 	dsb	sy
 800a146:	617b      	str	r3, [r7, #20]
}
 800a148:	bf00      	nop
 800a14a:	bf00      	nop
 800a14c:	e7fd      	b.n	800a14a <xStreamBufferReceive+0xa4>
				pxStreamBuffer->xTaskWaitingToReceive = xTaskGetCurrentTaskHandle();
 800a14e:	f001 f89b 	bl	800b288 <xTaskGetCurrentTaskHandle>
 800a152:	4602      	mov	r2, r0
 800a154:	6a3b      	ldr	r3, [r7, #32]
 800a156:	611a      	str	r2, [r3, #16]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800a158:	f002 f878 	bl	800c24c <vPortExitCritical>

		if( xBytesAvailable <= xBytesToStoreMessageLength )
 800a15c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a15e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a160:	429a      	cmp	r2, r3
 800a162:	d811      	bhi.n	800a188 <xStreamBufferReceive+0xe2>
		{
			/* Wait for data to be available. */
			traceBLOCKING_ON_STREAM_BUFFER_RECEIVE( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
 800a164:	683b      	ldr	r3, [r7, #0]
 800a166:	2200      	movs	r2, #0
 800a168:	2100      	movs	r1, #0
 800a16a:	2000      	movs	r0, #0
 800a16c:	f001 f92a 	bl	800b3c4 <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToReceive = NULL;
 800a170:	6a3b      	ldr	r3, [r7, #32]
 800a172:	2200      	movs	r2, #0
 800a174:	611a      	str	r2, [r3, #16]

			/* Recheck the data available after blocking. */
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800a176:	6a38      	ldr	r0, [r7, #32]
 800a178:	f000 f951 	bl	800a41e <prvBytesInBuffer>
 800a17c:	62b8      	str	r0, [r7, #40]	@ 0x28
 800a17e:	e003      	b.n	800a188 <xStreamBufferReceive+0xe2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800a180:	6a38      	ldr	r0, [r7, #32]
 800a182:	f000 f94c 	bl	800a41e <prvBytesInBuffer>
 800a186:	62b8      	str	r0, [r7, #40]	@ 0x28
	/* Whether receiving a discrete message (where xBytesToStoreMessageLength
	holds the number of bytes used to store the message length) or a stream of
	bytes (where xBytesToStoreMessageLength is zero), the number of bytes
	available must be greater than xBytesToStoreMessageLength to be able to
	read bytes from the buffer. */
	if( xBytesAvailable > xBytesToStoreMessageLength )
 800a188:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a18a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a18c:	429a      	cmp	r2, r3
 800a18e:	d91d      	bls.n	800a1cc <xStreamBufferReceive+0x126>
	{
		xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable, xBytesToStoreMessageLength );
 800a190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a192:	9300      	str	r3, [sp, #0]
 800a194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a196:	687a      	ldr	r2, [r7, #4]
 800a198:	68b9      	ldr	r1, [r7, #8]
 800a19a:	6a38      	ldr	r0, [r7, #32]
 800a19c:	f000 f81b 	bl	800a1d6 <prvReadMessageFromBuffer>
 800a1a0:	62f8      	str	r0, [r7, #44]	@ 0x2c

		/* Was a task waiting for space in the buffer? */
		if( xReceivedLength != ( size_t ) 0 )
 800a1a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d011      	beq.n	800a1cc <xStreamBufferReceive+0x126>
		{
			traceSTREAM_BUFFER_RECEIVE( xStreamBuffer, xReceivedLength );
			sbRECEIVE_COMPLETED( pxStreamBuffer );
 800a1a8:	f000 fbf0 	bl	800a98c <vTaskSuspendAll>
 800a1ac:	6a3b      	ldr	r3, [r7, #32]
 800a1ae:	695b      	ldr	r3, [r3, #20]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d009      	beq.n	800a1c8 <xStreamBufferReceive+0x122>
 800a1b4:	6a3b      	ldr	r3, [r7, #32]
 800a1b6:	6958      	ldr	r0, [r3, #20]
 800a1b8:	2300      	movs	r3, #0
 800a1ba:	2200      	movs	r2, #0
 800a1bc:	2100      	movs	r1, #0
 800a1be:	f001 f961 	bl	800b484 <xTaskGenericNotify>
 800a1c2:	6a3b      	ldr	r3, [r7, #32]
 800a1c4:	2200      	movs	r2, #0
 800a1c6:	615a      	str	r2, [r3, #20]
 800a1c8:	f000 fc26 	bl	800aa18 <xTaskResumeAll>
	{
		traceSTREAM_BUFFER_RECEIVE_FAILED( xStreamBuffer );
		mtCOVERAGE_TEST_MARKER();
	}

	return xReceivedLength;
 800a1cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800a1ce:	4618      	mov	r0, r3
 800a1d0:	3730      	adds	r7, #48	@ 0x30
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	bd80      	pop	{r7, pc}

0800a1d6 <prvReadMessageFromBuffer>:
static size_t prvReadMessageFromBuffer( StreamBuffer_t *pxStreamBuffer,
										void *pvRxData,
										size_t xBufferLengthBytes,
										size_t xBytesAvailable,
										size_t xBytesToStoreMessageLength )
{
 800a1d6:	b580      	push	{r7, lr}
 800a1d8:	b088      	sub	sp, #32
 800a1da:	af00      	add	r7, sp, #0
 800a1dc:	60f8      	str	r0, [r7, #12]
 800a1de:	60b9      	str	r1, [r7, #8]
 800a1e0:	607a      	str	r2, [r7, #4]
 800a1e2:	603b      	str	r3, [r7, #0]
size_t xOriginalTail, xReceivedLength, xNextMessageLength;
configMESSAGE_BUFFER_LENGTH_TYPE xTempNextMessageLength;

	if( xBytesToStoreMessageLength != ( size_t ) 0 )
 800a1e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d019      	beq.n	800a21e <prvReadMessageFromBuffer+0x48>
	{
		/* A discrete message is being received.  First receive the length
		of the message.  A copy of the tail is stored so the buffer can be
		returned to its prior state if the length of the message is too
		large for the provided buffer. */
		xOriginalTail = pxStreamBuffer->xTail;
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	61bb      	str	r3, [r7, #24]
		( void ) prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) &xTempNextMessageLength, xBytesToStoreMessageLength, xBytesAvailable );
 800a1f0:	f107 0110 	add.w	r1, r7, #16
 800a1f4:	683b      	ldr	r3, [r7, #0]
 800a1f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a1f8:	68f8      	ldr	r0, [r7, #12]
 800a1fa:	f000 f893 	bl	800a324 <prvReadBytesFromBuffer>
		xNextMessageLength = ( size_t ) xTempNextMessageLength;
 800a1fe:	693b      	ldr	r3, [r7, #16]
 800a200:	61fb      	str	r3, [r7, #28]

		/* Reduce the number of bytes available by the number of bytes just
		read out. */
		xBytesAvailable -= xBytesToStoreMessageLength;
 800a202:	683a      	ldr	r2, [r7, #0]
 800a204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a206:	1ad3      	subs	r3, r2, r3
 800a208:	603b      	str	r3, [r7, #0]

		/* Check there is enough space in the buffer provided by the
		user. */
		if( xNextMessageLength > xBufferLengthBytes )
 800a20a:	69fa      	ldr	r2, [r7, #28]
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	429a      	cmp	r2, r3
 800a210:	d907      	bls.n	800a222 <prvReadMessageFromBuffer+0x4c>
		{
			/* The user has provided insufficient space to read the message
			so return the buffer to its previous state (so the length of
			the message is in the buffer again). */
			pxStreamBuffer->xTail = xOriginalTail;
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	69ba      	ldr	r2, [r7, #24]
 800a216:	601a      	str	r2, [r3, #0]
			xNextMessageLength = 0;
 800a218:	2300      	movs	r3, #0
 800a21a:	61fb      	str	r3, [r7, #28]
 800a21c:	e001      	b.n	800a222 <prvReadMessageFromBuffer+0x4c>
	}
	else
	{
		/* A stream of bytes is being received (as opposed to a discrete
		message), so read as many bytes as possible. */
		xNextMessageLength = xBufferLengthBytes;
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	61fb      	str	r3, [r7, #28]
	}

	/* Read the actual data. */
	xReceivedLength = prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) pvRxData, xNextMessageLength, xBytesAvailable ); /*lint !e9079 Data storage area is implemented as uint8_t array for ease of sizing, indexing and alignment. */
 800a222:	683b      	ldr	r3, [r7, #0]
 800a224:	69fa      	ldr	r2, [r7, #28]
 800a226:	68b9      	ldr	r1, [r7, #8]
 800a228:	68f8      	ldr	r0, [r7, #12]
 800a22a:	f000 f87b 	bl	800a324 <prvReadBytesFromBuffer>
 800a22e:	6178      	str	r0, [r7, #20]

	return xReceivedLength;
 800a230:	697b      	ldr	r3, [r7, #20]
}
 800a232:	4618      	mov	r0, r3
 800a234:	3720      	adds	r7, #32
 800a236:	46bd      	mov	sp, r7
 800a238:	bd80      	pop	{r7, pc}

0800a23a <prvWriteBytesToBuffer>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static size_t prvWriteBytesToBuffer( StreamBuffer_t * const pxStreamBuffer, const uint8_t *pucData, size_t xCount )
{
 800a23a:	b580      	push	{r7, lr}
 800a23c:	b08a      	sub	sp, #40	@ 0x28
 800a23e:	af00      	add	r7, sp, #0
 800a240:	60f8      	str	r0, [r7, #12]
 800a242:	60b9      	str	r1, [r7, #8]
 800a244:	607a      	str	r2, [r7, #4]
size_t xNextHead, xFirstLength;

	configASSERT( xCount > ( size_t ) 0 );
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d10b      	bne.n	800a264 <prvWriteBytesToBuffer+0x2a>
	__asm volatile
 800a24c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a250:	f383 8811 	msr	BASEPRI, r3
 800a254:	f3bf 8f6f 	isb	sy
 800a258:	f3bf 8f4f 	dsb	sy
 800a25c:	61fb      	str	r3, [r7, #28]
}
 800a25e:	bf00      	nop
 800a260:	bf00      	nop
 800a262:	e7fd      	b.n	800a260 <prvWriteBytesToBuffer+0x26>

	xNextHead = pxStreamBuffer->xHead;
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	685b      	ldr	r3, [r3, #4]
 800a268:	627b      	str	r3, [r7, #36]	@ 0x24

	/* Calculate the number of bytes that can be added in the first write -
	which may be less than the total number of bytes that need to be added if
	the buffer will wrap back to the beginning. */
	xFirstLength = configMIN( pxStreamBuffer->xLength - xNextHead, xCount );
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	689a      	ldr	r2, [r3, #8]
 800a26e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a270:	1ad3      	subs	r3, r2, r3
 800a272:	687a      	ldr	r2, [r7, #4]
 800a274:	4293      	cmp	r3, r2
 800a276:	bf28      	it	cs
 800a278:	4613      	movcs	r3, r2
 800a27a:	623b      	str	r3, [r7, #32]

	/* Write as many bytes as can be written in the first write. */
	configASSERT( ( xNextHead + xFirstLength ) <= pxStreamBuffer->xLength );
 800a27c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a27e:	6a3b      	ldr	r3, [r7, #32]
 800a280:	441a      	add	r2, r3
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	689b      	ldr	r3, [r3, #8]
 800a286:	429a      	cmp	r2, r3
 800a288:	d90b      	bls.n	800a2a2 <prvWriteBytesToBuffer+0x68>
	__asm volatile
 800a28a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a28e:	f383 8811 	msr	BASEPRI, r3
 800a292:	f3bf 8f6f 	isb	sy
 800a296:	f3bf 8f4f 	dsb	sy
 800a29a:	61bb      	str	r3, [r7, #24]
}
 800a29c:	bf00      	nop
 800a29e:	bf00      	nop
 800a2a0:	e7fd      	b.n	800a29e <prvWriteBytesToBuffer+0x64>
	( void ) memcpy( ( void* ) ( &( pxStreamBuffer->pucBuffer[ xNextHead ] ) ), ( const void * ) pucData, xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	699a      	ldr	r2, [r3, #24]
 800a2a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2a8:	4413      	add	r3, r2
 800a2aa:	6a3a      	ldr	r2, [r7, #32]
 800a2ac:	68b9      	ldr	r1, [r7, #8]
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	f004 fd16 	bl	800ece0 <memcpy>

	/* If the number of bytes written was less than the number that could be
	written in the first write... */
	if( xCount > xFirstLength )
 800a2b4:	687a      	ldr	r2, [r7, #4]
 800a2b6:	6a3b      	ldr	r3, [r7, #32]
 800a2b8:	429a      	cmp	r2, r3
 800a2ba:	d91d      	bls.n	800a2f8 <prvWriteBytesToBuffer+0xbe>
	{
		/* ...then write the remaining bytes to the start of the buffer. */
		configASSERT( ( xCount - xFirstLength ) <= pxStreamBuffer->xLength );
 800a2bc:	687a      	ldr	r2, [r7, #4]
 800a2be:	6a3b      	ldr	r3, [r7, #32]
 800a2c0:	1ad2      	subs	r2, r2, r3
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	689b      	ldr	r3, [r3, #8]
 800a2c6:	429a      	cmp	r2, r3
 800a2c8:	d90b      	bls.n	800a2e2 <prvWriteBytesToBuffer+0xa8>
	__asm volatile
 800a2ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2ce:	f383 8811 	msr	BASEPRI, r3
 800a2d2:	f3bf 8f6f 	isb	sy
 800a2d6:	f3bf 8f4f 	dsb	sy
 800a2da:	617b      	str	r3, [r7, #20]
}
 800a2dc:	bf00      	nop
 800a2de:	bf00      	nop
 800a2e0:	e7fd      	b.n	800a2de <prvWriteBytesToBuffer+0xa4>
		( void ) memcpy( ( void * ) pxStreamBuffer->pucBuffer, ( const void * ) &( pucData[ xFirstLength ] ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	6998      	ldr	r0, [r3, #24]
 800a2e6:	68ba      	ldr	r2, [r7, #8]
 800a2e8:	6a3b      	ldr	r3, [r7, #32]
 800a2ea:	18d1      	adds	r1, r2, r3
 800a2ec:	687a      	ldr	r2, [r7, #4]
 800a2ee:	6a3b      	ldr	r3, [r7, #32]
 800a2f0:	1ad3      	subs	r3, r2, r3
 800a2f2:	461a      	mov	r2, r3
 800a2f4:	f004 fcf4 	bl	800ece0 <memcpy>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xNextHead += xCount;
 800a2f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	4413      	add	r3, r2
 800a2fe:	627b      	str	r3, [r7, #36]	@ 0x24
	if( xNextHead >= pxStreamBuffer->xLength )
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	689b      	ldr	r3, [r3, #8]
 800a304:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a306:	429a      	cmp	r2, r3
 800a308:	d304      	bcc.n	800a314 <prvWriteBytesToBuffer+0xda>
	{
		xNextHead -= pxStreamBuffer->xLength;
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	689b      	ldr	r3, [r3, #8]
 800a30e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a310:	1ad3      	subs	r3, r2, r3
 800a312:	627b      	str	r3, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxStreamBuffer->xHead = xNextHead;
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a318:	605a      	str	r2, [r3, #4]

	return xCount;
 800a31a:	687b      	ldr	r3, [r7, #4]
}
 800a31c:	4618      	mov	r0, r3
 800a31e:	3728      	adds	r7, #40	@ 0x28
 800a320:	46bd      	mov	sp, r7
 800a322:	bd80      	pop	{r7, pc}

0800a324 <prvReadBytesFromBuffer>:
/*-----------------------------------------------------------*/

static size_t prvReadBytesFromBuffer( StreamBuffer_t *pxStreamBuffer, uint8_t *pucData, size_t xMaxCount, size_t xBytesAvailable )
{
 800a324:	b580      	push	{r7, lr}
 800a326:	b08a      	sub	sp, #40	@ 0x28
 800a328:	af00      	add	r7, sp, #0
 800a32a:	60f8      	str	r0, [r7, #12]
 800a32c:	60b9      	str	r1, [r7, #8]
 800a32e:	607a      	str	r2, [r7, #4]
 800a330:	603b      	str	r3, [r7, #0]
size_t xCount, xFirstLength, xNextTail;

	/* Use the minimum of the wanted bytes and the available bytes. */
	xCount = configMIN( xBytesAvailable, xMaxCount );
 800a332:	687a      	ldr	r2, [r7, #4]
 800a334:	683b      	ldr	r3, [r7, #0]
 800a336:	4293      	cmp	r3, r2
 800a338:	bf28      	it	cs
 800a33a:	4613      	movcs	r3, r2
 800a33c:	623b      	str	r3, [r7, #32]

	if( xCount > ( size_t ) 0 )
 800a33e:	6a3b      	ldr	r3, [r7, #32]
 800a340:	2b00      	cmp	r3, #0
 800a342:	d067      	beq.n	800a414 <prvReadBytesFromBuffer+0xf0>
	{
		xNextTail = pxStreamBuffer->xTail;
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	627b      	str	r3, [r7, #36]	@ 0x24

		/* Calculate the number of bytes that can be read - which may be
		less than the number wanted if the data wraps around to the start of
		the buffer. */
		xFirstLength = configMIN( pxStreamBuffer->xLength - xNextTail, xCount );
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	689a      	ldr	r2, [r3, #8]
 800a34e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a350:	1ad3      	subs	r3, r2, r3
 800a352:	6a3a      	ldr	r2, [r7, #32]
 800a354:	4293      	cmp	r3, r2
 800a356:	bf28      	it	cs
 800a358:	4613      	movcs	r3, r2
 800a35a:	61fb      	str	r3, [r7, #28]

		/* Obtain the number of bytes it is possible to obtain in the first
		read.  Asserts check bounds of read and write. */
		configASSERT( xFirstLength <= xMaxCount );
 800a35c:	69fa      	ldr	r2, [r7, #28]
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	429a      	cmp	r2, r3
 800a362:	d90b      	bls.n	800a37c <prvReadBytesFromBuffer+0x58>
	__asm volatile
 800a364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a368:	f383 8811 	msr	BASEPRI, r3
 800a36c:	f3bf 8f6f 	isb	sy
 800a370:	f3bf 8f4f 	dsb	sy
 800a374:	61bb      	str	r3, [r7, #24]
}
 800a376:	bf00      	nop
 800a378:	bf00      	nop
 800a37a:	e7fd      	b.n	800a378 <prvReadBytesFromBuffer+0x54>
		configASSERT( ( xNextTail + xFirstLength ) <= pxStreamBuffer->xLength );
 800a37c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a37e:	69fb      	ldr	r3, [r7, #28]
 800a380:	441a      	add	r2, r3
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	689b      	ldr	r3, [r3, #8]
 800a386:	429a      	cmp	r2, r3
 800a388:	d90b      	bls.n	800a3a2 <prvReadBytesFromBuffer+0x7e>
	__asm volatile
 800a38a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a38e:	f383 8811 	msr	BASEPRI, r3
 800a392:	f3bf 8f6f 	isb	sy
 800a396:	f3bf 8f4f 	dsb	sy
 800a39a:	617b      	str	r3, [r7, #20]
}
 800a39c:	bf00      	nop
 800a39e:	bf00      	nop
 800a3a0:	e7fd      	b.n	800a39e <prvReadBytesFromBuffer+0x7a>
		( void ) memcpy( ( void * ) pucData, ( const void * ) &( pxStreamBuffer->pucBuffer[ xNextTail ] ), xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	699a      	ldr	r2, [r3, #24]
 800a3a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3a8:	4413      	add	r3, r2
 800a3aa:	69fa      	ldr	r2, [r7, #28]
 800a3ac:	4619      	mov	r1, r3
 800a3ae:	68b8      	ldr	r0, [r7, #8]
 800a3b0:	f004 fc96 	bl	800ece0 <memcpy>

		/* If the total number of wanted bytes is greater than the number
		that could be read in the first read... */
		if( xCount > xFirstLength )
 800a3b4:	6a3a      	ldr	r2, [r7, #32]
 800a3b6:	69fb      	ldr	r3, [r7, #28]
 800a3b8:	429a      	cmp	r2, r3
 800a3ba:	d91a      	bls.n	800a3f2 <prvReadBytesFromBuffer+0xce>
		{
			/*...then read the remaining bytes from the start of the buffer. */
			configASSERT( xCount <= xMaxCount );
 800a3bc:	6a3a      	ldr	r2, [r7, #32]
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	429a      	cmp	r2, r3
 800a3c2:	d90b      	bls.n	800a3dc <prvReadBytesFromBuffer+0xb8>
	__asm volatile
 800a3c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3c8:	f383 8811 	msr	BASEPRI, r3
 800a3cc:	f3bf 8f6f 	isb	sy
 800a3d0:	f3bf 8f4f 	dsb	sy
 800a3d4:	613b      	str	r3, [r7, #16]
}
 800a3d6:	bf00      	nop
 800a3d8:	bf00      	nop
 800a3da:	e7fd      	b.n	800a3d8 <prvReadBytesFromBuffer+0xb4>
			( void ) memcpy( ( void * ) &( pucData[ xFirstLength ] ), ( void * ) ( pxStreamBuffer->pucBuffer ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800a3dc:	68ba      	ldr	r2, [r7, #8]
 800a3de:	69fb      	ldr	r3, [r7, #28]
 800a3e0:	18d0      	adds	r0, r2, r3
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	6999      	ldr	r1, [r3, #24]
 800a3e6:	6a3a      	ldr	r2, [r7, #32]
 800a3e8:	69fb      	ldr	r3, [r7, #28]
 800a3ea:	1ad3      	subs	r3, r2, r3
 800a3ec:	461a      	mov	r2, r3
 800a3ee:	f004 fc77 	bl	800ece0 <memcpy>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Move the tail pointer to effectively remove the data read from
		the buffer. */
		xNextTail += xCount;
 800a3f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a3f4:	6a3b      	ldr	r3, [r7, #32]
 800a3f6:	4413      	add	r3, r2
 800a3f8:	627b      	str	r3, [r7, #36]	@ 0x24

		if( xNextTail >= pxStreamBuffer->xLength )
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	689b      	ldr	r3, [r3, #8]
 800a3fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a400:	429a      	cmp	r2, r3
 800a402:	d304      	bcc.n	800a40e <prvReadBytesFromBuffer+0xea>
		{
			xNextTail -= pxStreamBuffer->xLength;
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	689b      	ldr	r3, [r3, #8]
 800a408:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a40a:	1ad3      	subs	r3, r2, r3
 800a40c:	627b      	str	r3, [r7, #36]	@ 0x24
		}

		pxStreamBuffer->xTail = xNextTail;
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a412:	601a      	str	r2, [r3, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 800a414:	6a3b      	ldr	r3, [r7, #32]
}
 800a416:	4618      	mov	r0, r3
 800a418:	3728      	adds	r7, #40	@ 0x28
 800a41a:	46bd      	mov	sp, r7
 800a41c:	bd80      	pop	{r7, pc}

0800a41e <prvBytesInBuffer>:
/*-----------------------------------------------------------*/

static size_t prvBytesInBuffer( const StreamBuffer_t * const pxStreamBuffer )
{
 800a41e:	b480      	push	{r7}
 800a420:	b085      	sub	sp, #20
 800a422:	af00      	add	r7, sp, #0
 800a424:	6078      	str	r0, [r7, #4]
/* Returns the distance between xTail and xHead. */
size_t xCount;

	xCount = pxStreamBuffer->xLength + pxStreamBuffer->xHead;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	689a      	ldr	r2, [r3, #8]
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	685b      	ldr	r3, [r3, #4]
 800a42e:	4413      	add	r3, r2
 800a430:	60fb      	str	r3, [r7, #12]
	xCount -= pxStreamBuffer->xTail;
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	68fa      	ldr	r2, [r7, #12]
 800a438:	1ad3      	subs	r3, r2, r3
 800a43a:	60fb      	str	r3, [r7, #12]
	if ( xCount >= pxStreamBuffer->xLength )
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	689b      	ldr	r3, [r3, #8]
 800a440:	68fa      	ldr	r2, [r7, #12]
 800a442:	429a      	cmp	r2, r3
 800a444:	d304      	bcc.n	800a450 <prvBytesInBuffer+0x32>
	{
		xCount -= pxStreamBuffer->xLength;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	689b      	ldr	r3, [r3, #8]
 800a44a:	68fa      	ldr	r2, [r7, #12]
 800a44c:	1ad3      	subs	r3, r2, r3
 800a44e:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 800a450:	68fb      	ldr	r3, [r7, #12]
}
 800a452:	4618      	mov	r0, r3
 800a454:	3714      	adds	r7, #20
 800a456:	46bd      	mov	sp, r7
 800a458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45c:	4770      	bx	lr

0800a45e <prvInitialiseNewStreamBuffer>:
static void prvInitialiseNewStreamBuffer( StreamBuffer_t * const pxStreamBuffer,
										  uint8_t * const pucBuffer,
										  size_t xBufferSizeBytes,
										  size_t xTriggerLevelBytes,
										  uint8_t ucFlags )
{
 800a45e:	b580      	push	{r7, lr}
 800a460:	b086      	sub	sp, #24
 800a462:	af00      	add	r7, sp, #0
 800a464:	60f8      	str	r0, [r7, #12]
 800a466:	60b9      	str	r1, [r7, #8]
 800a468:	607a      	str	r2, [r7, #4]
 800a46a:	603b      	str	r3, [r7, #0]
	#if( configASSERT_DEFINED == 1 )
	{
		/* The value written just has to be identifiable when looking at the
		memory.  Don't use 0xA5 as that is the stack fill value and could
		result in confusion as to what is actually being observed. */
		const BaseType_t xWriteValue = 0x55;
 800a46c:	2355      	movs	r3, #85	@ 0x55
 800a46e:	617b      	str	r3, [r7, #20]
		configASSERT( memset( pucBuffer, ( int ) xWriteValue, xBufferSizeBytes ) == pucBuffer );
 800a470:	687a      	ldr	r2, [r7, #4]
 800a472:	6979      	ldr	r1, [r7, #20]
 800a474:	68b8      	ldr	r0, [r7, #8]
 800a476:	f004 fb9b 	bl	800ebb0 <memset>
 800a47a:	4602      	mov	r2, r0
 800a47c:	68bb      	ldr	r3, [r7, #8]
 800a47e:	4293      	cmp	r3, r2
 800a480:	d00b      	beq.n	800a49a <prvInitialiseNewStreamBuffer+0x3c>
	__asm volatile
 800a482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a486:	f383 8811 	msr	BASEPRI, r3
 800a48a:	f3bf 8f6f 	isb	sy
 800a48e:	f3bf 8f4f 	dsb	sy
 800a492:	613b      	str	r3, [r7, #16]
}
 800a494:	bf00      	nop
 800a496:	bf00      	nop
 800a498:	e7fd      	b.n	800a496 <prvInitialiseNewStreamBuffer+0x38>
	} /*lint !e529 !e438 xWriteValue is only used if configASSERT() is defined. */
	#endif

	( void ) memset( ( void * ) pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) ); /*lint !e9087 memset() requires void *. */
 800a49a:	2224      	movs	r2, #36	@ 0x24
 800a49c:	2100      	movs	r1, #0
 800a49e:	68f8      	ldr	r0, [r7, #12]
 800a4a0:	f004 fb86 	bl	800ebb0 <memset>
	pxStreamBuffer->pucBuffer = pucBuffer;
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	68ba      	ldr	r2, [r7, #8]
 800a4a8:	619a      	str	r2, [r3, #24]
	pxStreamBuffer->xLength = xBufferSizeBytes;
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	687a      	ldr	r2, [r7, #4]
 800a4ae:	609a      	str	r2, [r3, #8]
	pxStreamBuffer->xTriggerLevelBytes = xTriggerLevelBytes;
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	683a      	ldr	r2, [r7, #0]
 800a4b4:	60da      	str	r2, [r3, #12]
	pxStreamBuffer->ucFlags = ucFlags;
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	f897 2020 	ldrb.w	r2, [r7, #32]
 800a4bc:	771a      	strb	r2, [r3, #28]
}
 800a4be:	bf00      	nop
 800a4c0:	3718      	adds	r7, #24
 800a4c2:	46bd      	mov	sp, r7
 800a4c4:	bd80      	pop	{r7, pc}

0800a4c6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a4c6:	b580      	push	{r7, lr}
 800a4c8:	b08e      	sub	sp, #56	@ 0x38
 800a4ca:	af04      	add	r7, sp, #16
 800a4cc:	60f8      	str	r0, [r7, #12]
 800a4ce:	60b9      	str	r1, [r7, #8]
 800a4d0:	607a      	str	r2, [r7, #4]
 800a4d2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a4d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d10b      	bne.n	800a4f2 <xTaskCreateStatic+0x2c>
	__asm volatile
 800a4da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4de:	f383 8811 	msr	BASEPRI, r3
 800a4e2:	f3bf 8f6f 	isb	sy
 800a4e6:	f3bf 8f4f 	dsb	sy
 800a4ea:	623b      	str	r3, [r7, #32]
}
 800a4ec:	bf00      	nop
 800a4ee:	bf00      	nop
 800a4f0:	e7fd      	b.n	800a4ee <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a4f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d10b      	bne.n	800a510 <xTaskCreateStatic+0x4a>
	__asm volatile
 800a4f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4fc:	f383 8811 	msr	BASEPRI, r3
 800a500:	f3bf 8f6f 	isb	sy
 800a504:	f3bf 8f4f 	dsb	sy
 800a508:	61fb      	str	r3, [r7, #28]
}
 800a50a:	bf00      	nop
 800a50c:	bf00      	nop
 800a50e:	e7fd      	b.n	800a50c <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a510:	23a8      	movs	r3, #168	@ 0xa8
 800a512:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a514:	693b      	ldr	r3, [r7, #16]
 800a516:	2ba8      	cmp	r3, #168	@ 0xa8
 800a518:	d00b      	beq.n	800a532 <xTaskCreateStatic+0x6c>
	__asm volatile
 800a51a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a51e:	f383 8811 	msr	BASEPRI, r3
 800a522:	f3bf 8f6f 	isb	sy
 800a526:	f3bf 8f4f 	dsb	sy
 800a52a:	61bb      	str	r3, [r7, #24]
}
 800a52c:	bf00      	nop
 800a52e:	bf00      	nop
 800a530:	e7fd      	b.n	800a52e <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a532:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a536:	2b00      	cmp	r3, #0
 800a538:	d01e      	beq.n	800a578 <xTaskCreateStatic+0xb2>
 800a53a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d01b      	beq.n	800a578 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a540:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a542:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a546:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a548:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a54a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a54c:	2202      	movs	r2, #2
 800a54e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a552:	2300      	movs	r3, #0
 800a554:	9303      	str	r3, [sp, #12]
 800a556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a558:	9302      	str	r3, [sp, #8]
 800a55a:	f107 0314 	add.w	r3, r7, #20
 800a55e:	9301      	str	r3, [sp, #4]
 800a560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a562:	9300      	str	r3, [sp, #0]
 800a564:	683b      	ldr	r3, [r7, #0]
 800a566:	687a      	ldr	r2, [r7, #4]
 800a568:	68b9      	ldr	r1, [r7, #8]
 800a56a:	68f8      	ldr	r0, [r7, #12]
 800a56c:	f000 f850 	bl	800a610 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a570:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a572:	f000 f8f5 	bl	800a760 <prvAddNewTaskToReadyList>
 800a576:	e001      	b.n	800a57c <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a578:	2300      	movs	r3, #0
 800a57a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a57c:	697b      	ldr	r3, [r7, #20]
	}
 800a57e:	4618      	mov	r0, r3
 800a580:	3728      	adds	r7, #40	@ 0x28
 800a582:	46bd      	mov	sp, r7
 800a584:	bd80      	pop	{r7, pc}

0800a586 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a586:	b580      	push	{r7, lr}
 800a588:	b08c      	sub	sp, #48	@ 0x30
 800a58a:	af04      	add	r7, sp, #16
 800a58c:	60f8      	str	r0, [r7, #12]
 800a58e:	60b9      	str	r1, [r7, #8]
 800a590:	603b      	str	r3, [r7, #0]
 800a592:	4613      	mov	r3, r2
 800a594:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a596:	88fb      	ldrh	r3, [r7, #6]
 800a598:	009b      	lsls	r3, r3, #2
 800a59a:	4618      	mov	r0, r3
 800a59c:	f001 ff46 	bl	800c42c <pvPortMalloc>
 800a5a0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a5a2:	697b      	ldr	r3, [r7, #20]
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d00e      	beq.n	800a5c6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a5a8:	20a8      	movs	r0, #168	@ 0xa8
 800a5aa:	f001 ff3f 	bl	800c42c <pvPortMalloc>
 800a5ae:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a5b0:	69fb      	ldr	r3, [r7, #28]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d003      	beq.n	800a5be <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a5b6:	69fb      	ldr	r3, [r7, #28]
 800a5b8:	697a      	ldr	r2, [r7, #20]
 800a5ba:	631a      	str	r2, [r3, #48]	@ 0x30
 800a5bc:	e005      	b.n	800a5ca <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a5be:	6978      	ldr	r0, [r7, #20]
 800a5c0:	f002 f802 	bl	800c5c8 <vPortFree>
 800a5c4:	e001      	b.n	800a5ca <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a5ca:	69fb      	ldr	r3, [r7, #28]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d017      	beq.n	800a600 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a5d0:	69fb      	ldr	r3, [r7, #28]
 800a5d2:	2200      	movs	r2, #0
 800a5d4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a5d8:	88fa      	ldrh	r2, [r7, #6]
 800a5da:	2300      	movs	r3, #0
 800a5dc:	9303      	str	r3, [sp, #12]
 800a5de:	69fb      	ldr	r3, [r7, #28]
 800a5e0:	9302      	str	r3, [sp, #8]
 800a5e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5e4:	9301      	str	r3, [sp, #4]
 800a5e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5e8:	9300      	str	r3, [sp, #0]
 800a5ea:	683b      	ldr	r3, [r7, #0]
 800a5ec:	68b9      	ldr	r1, [r7, #8]
 800a5ee:	68f8      	ldr	r0, [r7, #12]
 800a5f0:	f000 f80e 	bl	800a610 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a5f4:	69f8      	ldr	r0, [r7, #28]
 800a5f6:	f000 f8b3 	bl	800a760 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a5fa:	2301      	movs	r3, #1
 800a5fc:	61bb      	str	r3, [r7, #24]
 800a5fe:	e002      	b.n	800a606 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a600:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a604:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a606:	69bb      	ldr	r3, [r7, #24]
	}
 800a608:	4618      	mov	r0, r3
 800a60a:	3720      	adds	r7, #32
 800a60c:	46bd      	mov	sp, r7
 800a60e:	bd80      	pop	{r7, pc}

0800a610 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a610:	b580      	push	{r7, lr}
 800a612:	b088      	sub	sp, #32
 800a614:	af00      	add	r7, sp, #0
 800a616:	60f8      	str	r0, [r7, #12]
 800a618:	60b9      	str	r1, [r7, #8]
 800a61a:	607a      	str	r2, [r7, #4]
 800a61c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a61e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a620:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	009b      	lsls	r3, r3, #2
 800a626:	461a      	mov	r2, r3
 800a628:	21a5      	movs	r1, #165	@ 0xa5
 800a62a:	f004 fac1 	bl	800ebb0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a62e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a630:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a638:	3b01      	subs	r3, #1
 800a63a:	009b      	lsls	r3, r3, #2
 800a63c:	4413      	add	r3, r2
 800a63e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a640:	69bb      	ldr	r3, [r7, #24]
 800a642:	f023 0307 	bic.w	r3, r3, #7
 800a646:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a648:	69bb      	ldr	r3, [r7, #24]
 800a64a:	f003 0307 	and.w	r3, r3, #7
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d00b      	beq.n	800a66a <prvInitialiseNewTask+0x5a>
	__asm volatile
 800a652:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a656:	f383 8811 	msr	BASEPRI, r3
 800a65a:	f3bf 8f6f 	isb	sy
 800a65e:	f3bf 8f4f 	dsb	sy
 800a662:	617b      	str	r3, [r7, #20]
}
 800a664:	bf00      	nop
 800a666:	bf00      	nop
 800a668:	e7fd      	b.n	800a666 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a66a:	68bb      	ldr	r3, [r7, #8]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d01f      	beq.n	800a6b0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a670:	2300      	movs	r3, #0
 800a672:	61fb      	str	r3, [r7, #28]
 800a674:	e012      	b.n	800a69c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a676:	68ba      	ldr	r2, [r7, #8]
 800a678:	69fb      	ldr	r3, [r7, #28]
 800a67a:	4413      	add	r3, r2
 800a67c:	7819      	ldrb	r1, [r3, #0]
 800a67e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a680:	69fb      	ldr	r3, [r7, #28]
 800a682:	4413      	add	r3, r2
 800a684:	3334      	adds	r3, #52	@ 0x34
 800a686:	460a      	mov	r2, r1
 800a688:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a68a:	68ba      	ldr	r2, [r7, #8]
 800a68c:	69fb      	ldr	r3, [r7, #28]
 800a68e:	4413      	add	r3, r2
 800a690:	781b      	ldrb	r3, [r3, #0]
 800a692:	2b00      	cmp	r3, #0
 800a694:	d006      	beq.n	800a6a4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a696:	69fb      	ldr	r3, [r7, #28]
 800a698:	3301      	adds	r3, #1
 800a69a:	61fb      	str	r3, [r7, #28]
 800a69c:	69fb      	ldr	r3, [r7, #28]
 800a69e:	2b0f      	cmp	r3, #15
 800a6a0:	d9e9      	bls.n	800a676 <prvInitialiseNewTask+0x66>
 800a6a2:	e000      	b.n	800a6a6 <prvInitialiseNewTask+0x96>
			{
				break;
 800a6a4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a6a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6a8:	2200      	movs	r2, #0
 800a6aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a6ae:	e003      	b.n	800a6b8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a6b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a6b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6ba:	2b37      	cmp	r3, #55	@ 0x37
 800a6bc:	d901      	bls.n	800a6c2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a6be:	2337      	movs	r3, #55	@ 0x37
 800a6c0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a6c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a6c6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a6c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a6cc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a6ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6d0:	2200      	movs	r2, #0
 800a6d2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a6d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6d6:	3304      	adds	r3, #4
 800a6d8:	4618      	mov	r0, r3
 800a6da:	f7fe fd33 	bl	8009144 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a6de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6e0:	3318      	adds	r3, #24
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	f7fe fd2e 	bl	8009144 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a6e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a6ec:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a6ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6f0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a6f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6f6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a6f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a6fc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a6fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a700:	2200      	movs	r2, #0
 800a702:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a708:	2200      	movs	r2, #0
 800a70a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a70e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a710:	3354      	adds	r3, #84	@ 0x54
 800a712:	224c      	movs	r2, #76	@ 0x4c
 800a714:	2100      	movs	r1, #0
 800a716:	4618      	mov	r0, r3
 800a718:	f004 fa4a 	bl	800ebb0 <memset>
 800a71c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a71e:	4a0d      	ldr	r2, [pc, #52]	@ (800a754 <prvInitialiseNewTask+0x144>)
 800a720:	659a      	str	r2, [r3, #88]	@ 0x58
 800a722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a724:	4a0c      	ldr	r2, [pc, #48]	@ (800a758 <prvInitialiseNewTask+0x148>)
 800a726:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a72a:	4a0c      	ldr	r2, [pc, #48]	@ (800a75c <prvInitialiseNewTask+0x14c>)
 800a72c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a72e:	683a      	ldr	r2, [r7, #0]
 800a730:	68f9      	ldr	r1, [r7, #12]
 800a732:	69b8      	ldr	r0, [r7, #24]
 800a734:	f001 fc24 	bl	800bf80 <pxPortInitialiseStack>
 800a738:	4602      	mov	r2, r0
 800a73a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a73c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a73e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a740:	2b00      	cmp	r3, #0
 800a742:	d002      	beq.n	800a74a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a746:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a748:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a74a:	bf00      	nop
 800a74c:	3720      	adds	r7, #32
 800a74e:	46bd      	mov	sp, r7
 800a750:	bd80      	pop	{r7, pc}
 800a752:	bf00      	nop
 800a754:	20006b28 	.word	0x20006b28
 800a758:	20006b90 	.word	0x20006b90
 800a75c:	20006bf8 	.word	0x20006bf8

0800a760 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a760:	b580      	push	{r7, lr}
 800a762:	b082      	sub	sp, #8
 800a764:	af00      	add	r7, sp, #0
 800a766:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a768:	f001 fd3e 	bl	800c1e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a76c:	4b2d      	ldr	r3, [pc, #180]	@ (800a824 <prvAddNewTaskToReadyList+0xc4>)
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	3301      	adds	r3, #1
 800a772:	4a2c      	ldr	r2, [pc, #176]	@ (800a824 <prvAddNewTaskToReadyList+0xc4>)
 800a774:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a776:	4b2c      	ldr	r3, [pc, #176]	@ (800a828 <prvAddNewTaskToReadyList+0xc8>)
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d109      	bne.n	800a792 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a77e:	4a2a      	ldr	r2, [pc, #168]	@ (800a828 <prvAddNewTaskToReadyList+0xc8>)
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a784:	4b27      	ldr	r3, [pc, #156]	@ (800a824 <prvAddNewTaskToReadyList+0xc4>)
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	2b01      	cmp	r3, #1
 800a78a:	d110      	bne.n	800a7ae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a78c:	f000 fcb8 	bl	800b100 <prvInitialiseTaskLists>
 800a790:	e00d      	b.n	800a7ae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a792:	4b26      	ldr	r3, [pc, #152]	@ (800a82c <prvAddNewTaskToReadyList+0xcc>)
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	2b00      	cmp	r3, #0
 800a798:	d109      	bne.n	800a7ae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a79a:	4b23      	ldr	r3, [pc, #140]	@ (800a828 <prvAddNewTaskToReadyList+0xc8>)
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7a4:	429a      	cmp	r2, r3
 800a7a6:	d802      	bhi.n	800a7ae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a7a8:	4a1f      	ldr	r2, [pc, #124]	@ (800a828 <prvAddNewTaskToReadyList+0xc8>)
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a7ae:	4b20      	ldr	r3, [pc, #128]	@ (800a830 <prvAddNewTaskToReadyList+0xd0>)
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	3301      	adds	r3, #1
 800a7b4:	4a1e      	ldr	r2, [pc, #120]	@ (800a830 <prvAddNewTaskToReadyList+0xd0>)
 800a7b6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a7b8:	4b1d      	ldr	r3, [pc, #116]	@ (800a830 <prvAddNewTaskToReadyList+0xd0>)
 800a7ba:	681a      	ldr	r2, [r3, #0]
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7c4:	4b1b      	ldr	r3, [pc, #108]	@ (800a834 <prvAddNewTaskToReadyList+0xd4>)
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	429a      	cmp	r2, r3
 800a7ca:	d903      	bls.n	800a7d4 <prvAddNewTaskToReadyList+0x74>
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7d0:	4a18      	ldr	r2, [pc, #96]	@ (800a834 <prvAddNewTaskToReadyList+0xd4>)
 800a7d2:	6013      	str	r3, [r2, #0]
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7d8:	4613      	mov	r3, r2
 800a7da:	009b      	lsls	r3, r3, #2
 800a7dc:	4413      	add	r3, r2
 800a7de:	009b      	lsls	r3, r3, #2
 800a7e0:	4a15      	ldr	r2, [pc, #84]	@ (800a838 <prvAddNewTaskToReadyList+0xd8>)
 800a7e2:	441a      	add	r2, r3
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	3304      	adds	r3, #4
 800a7e8:	4619      	mov	r1, r3
 800a7ea:	4610      	mov	r0, r2
 800a7ec:	f7fe fcb7 	bl	800915e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a7f0:	f001 fd2c 	bl	800c24c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a7f4:	4b0d      	ldr	r3, [pc, #52]	@ (800a82c <prvAddNewTaskToReadyList+0xcc>)
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d00e      	beq.n	800a81a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a7fc:	4b0a      	ldr	r3, [pc, #40]	@ (800a828 <prvAddNewTaskToReadyList+0xc8>)
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a806:	429a      	cmp	r2, r3
 800a808:	d207      	bcs.n	800a81a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a80a:	4b0c      	ldr	r3, [pc, #48]	@ (800a83c <prvAddNewTaskToReadyList+0xdc>)
 800a80c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a810:	601a      	str	r2, [r3, #0]
 800a812:	f3bf 8f4f 	dsb	sy
 800a816:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a81a:	bf00      	nop
 800a81c:	3708      	adds	r7, #8
 800a81e:	46bd      	mov	sp, r7
 800a820:	bd80      	pop	{r7, pc}
 800a822:	bf00      	nop
 800a824:	20000de4 	.word	0x20000de4
 800a828:	20000910 	.word	0x20000910
 800a82c:	20000df0 	.word	0x20000df0
 800a830:	20000e00 	.word	0x20000e00
 800a834:	20000dec 	.word	0x20000dec
 800a838:	20000914 	.word	0x20000914
 800a83c:	e000ed04 	.word	0xe000ed04

0800a840 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a840:	b580      	push	{r7, lr}
 800a842:	b084      	sub	sp, #16
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a848:	2300      	movs	r3, #0
 800a84a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d018      	beq.n	800a884 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a852:	4b14      	ldr	r3, [pc, #80]	@ (800a8a4 <vTaskDelay+0x64>)
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	2b00      	cmp	r3, #0
 800a858:	d00b      	beq.n	800a872 <vTaskDelay+0x32>
	__asm volatile
 800a85a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a85e:	f383 8811 	msr	BASEPRI, r3
 800a862:	f3bf 8f6f 	isb	sy
 800a866:	f3bf 8f4f 	dsb	sy
 800a86a:	60bb      	str	r3, [r7, #8]
}
 800a86c:	bf00      	nop
 800a86e:	bf00      	nop
 800a870:	e7fd      	b.n	800a86e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a872:	f000 f88b 	bl	800a98c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a876:	2100      	movs	r1, #0
 800a878:	6878      	ldr	r0, [r7, #4]
 800a87a:	f000 ffd3 	bl	800b824 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a87e:	f000 f8cb 	bl	800aa18 <xTaskResumeAll>
 800a882:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d107      	bne.n	800a89a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800a88a:	4b07      	ldr	r3, [pc, #28]	@ (800a8a8 <vTaskDelay+0x68>)
 800a88c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a890:	601a      	str	r2, [r3, #0]
 800a892:	f3bf 8f4f 	dsb	sy
 800a896:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a89a:	bf00      	nop
 800a89c:	3710      	adds	r7, #16
 800a89e:	46bd      	mov	sp, r7
 800a8a0:	bd80      	pop	{r7, pc}
 800a8a2:	bf00      	nop
 800a8a4:	20000e0c 	.word	0x20000e0c
 800a8a8:	e000ed04 	.word	0xe000ed04

0800a8ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a8ac:	b580      	push	{r7, lr}
 800a8ae:	b08a      	sub	sp, #40	@ 0x28
 800a8b0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a8b6:	2300      	movs	r3, #0
 800a8b8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a8ba:	463a      	mov	r2, r7
 800a8bc:	1d39      	adds	r1, r7, #4
 800a8be:	f107 0308 	add.w	r3, r7, #8
 800a8c2:	4618      	mov	r0, r3
 800a8c4:	f7fe fbea 	bl	800909c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a8c8:	6839      	ldr	r1, [r7, #0]
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	68ba      	ldr	r2, [r7, #8]
 800a8ce:	9202      	str	r2, [sp, #8]
 800a8d0:	9301      	str	r3, [sp, #4]
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	9300      	str	r3, [sp, #0]
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	460a      	mov	r2, r1
 800a8da:	4924      	ldr	r1, [pc, #144]	@ (800a96c <vTaskStartScheduler+0xc0>)
 800a8dc:	4824      	ldr	r0, [pc, #144]	@ (800a970 <vTaskStartScheduler+0xc4>)
 800a8de:	f7ff fdf2 	bl	800a4c6 <xTaskCreateStatic>
 800a8e2:	4603      	mov	r3, r0
 800a8e4:	4a23      	ldr	r2, [pc, #140]	@ (800a974 <vTaskStartScheduler+0xc8>)
 800a8e6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a8e8:	4b22      	ldr	r3, [pc, #136]	@ (800a974 <vTaskStartScheduler+0xc8>)
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d002      	beq.n	800a8f6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a8f0:	2301      	movs	r3, #1
 800a8f2:	617b      	str	r3, [r7, #20]
 800a8f4:	e001      	b.n	800a8fa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a8f6:	2300      	movs	r3, #0
 800a8f8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a8fa:	697b      	ldr	r3, [r7, #20]
 800a8fc:	2b01      	cmp	r3, #1
 800a8fe:	d102      	bne.n	800a906 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a900:	f000 ffe4 	bl	800b8cc <xTimerCreateTimerTask>
 800a904:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a906:	697b      	ldr	r3, [r7, #20]
 800a908:	2b01      	cmp	r3, #1
 800a90a:	d11b      	bne.n	800a944 <vTaskStartScheduler+0x98>
	__asm volatile
 800a90c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a910:	f383 8811 	msr	BASEPRI, r3
 800a914:	f3bf 8f6f 	isb	sy
 800a918:	f3bf 8f4f 	dsb	sy
 800a91c:	613b      	str	r3, [r7, #16]
}
 800a91e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a920:	4b15      	ldr	r3, [pc, #84]	@ (800a978 <vTaskStartScheduler+0xcc>)
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	3354      	adds	r3, #84	@ 0x54
 800a926:	4a15      	ldr	r2, [pc, #84]	@ (800a97c <vTaskStartScheduler+0xd0>)
 800a928:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a92a:	4b15      	ldr	r3, [pc, #84]	@ (800a980 <vTaskStartScheduler+0xd4>)
 800a92c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a930:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a932:	4b14      	ldr	r3, [pc, #80]	@ (800a984 <vTaskStartScheduler+0xd8>)
 800a934:	2201      	movs	r2, #1
 800a936:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a938:	4b13      	ldr	r3, [pc, #76]	@ (800a988 <vTaskStartScheduler+0xdc>)
 800a93a:	2200      	movs	r2, #0
 800a93c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a93e:	f001 fbaf 	bl	800c0a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a942:	e00f      	b.n	800a964 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a944:	697b      	ldr	r3, [r7, #20]
 800a946:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a94a:	d10b      	bne.n	800a964 <vTaskStartScheduler+0xb8>
	__asm volatile
 800a94c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a950:	f383 8811 	msr	BASEPRI, r3
 800a954:	f3bf 8f6f 	isb	sy
 800a958:	f3bf 8f4f 	dsb	sy
 800a95c:	60fb      	str	r3, [r7, #12]
}
 800a95e:	bf00      	nop
 800a960:	bf00      	nop
 800a962:	e7fd      	b.n	800a960 <vTaskStartScheduler+0xb4>
}
 800a964:	bf00      	nop
 800a966:	3718      	adds	r7, #24
 800a968:	46bd      	mov	sp, r7
 800a96a:	bd80      	pop	{r7, pc}
 800a96c:	0800f414 	.word	0x0800f414
 800a970:	0800b081 	.word	0x0800b081
 800a974:	20000e08 	.word	0x20000e08
 800a978:	20000910 	.word	0x20000910
 800a97c:	20000108 	.word	0x20000108
 800a980:	20000e04 	.word	0x20000e04
 800a984:	20000df0 	.word	0x20000df0
 800a988:	20000de8 	.word	0x20000de8

0800a98c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a98c:	b480      	push	{r7}
 800a98e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a990:	4b04      	ldr	r3, [pc, #16]	@ (800a9a4 <vTaskSuspendAll+0x18>)
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	3301      	adds	r3, #1
 800a996:	4a03      	ldr	r2, [pc, #12]	@ (800a9a4 <vTaskSuspendAll+0x18>)
 800a998:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a99a:	bf00      	nop
 800a99c:	46bd      	mov	sp, r7
 800a99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a2:	4770      	bx	lr
 800a9a4:	20000e0c 	.word	0x20000e0c

0800a9a8 <prvGetExpectedIdleTime>:
/*----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

	static TickType_t prvGetExpectedIdleTime( void )
	{
 800a9a8:	b480      	push	{r7}
 800a9aa:	b083      	sub	sp, #12
 800a9ac:	af00      	add	r7, sp, #0
	TickType_t xReturn;
	UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	603b      	str	r3, [r7, #0]
		configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
		task that are in the Ready state, even though the idle task is
		running. */
		#if( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
		{
			if( uxTopReadyPriority > tskIDLE_PRIORITY )
 800a9b2:	4b14      	ldr	r3, [pc, #80]	@ (800aa04 <prvGetExpectedIdleTime+0x5c>)
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d001      	beq.n	800a9be <prvGetExpectedIdleTime+0x16>
			{
				uxHigherPriorityReadyTasks = pdTRUE;
 800a9ba:	2301      	movs	r3, #1
 800a9bc:	603b      	str	r3, [r7, #0]
				uxHigherPriorityReadyTasks = pdTRUE;
			}
		}
		#endif

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 800a9be:	4b12      	ldr	r3, [pc, #72]	@ (800aa08 <prvGetExpectedIdleTime+0x60>)
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d002      	beq.n	800a9ce <prvGetExpectedIdleTime+0x26>
		{
			xReturn = 0;
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	607b      	str	r3, [r7, #4]
 800a9cc:	e012      	b.n	800a9f4 <prvGetExpectedIdleTime+0x4c>
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 800a9ce:	4b0f      	ldr	r3, [pc, #60]	@ (800aa0c <prvGetExpectedIdleTime+0x64>)
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	2b01      	cmp	r3, #1
 800a9d4:	d902      	bls.n	800a9dc <prvGetExpectedIdleTime+0x34>
		{
			/* There are other idle priority tasks in the ready state.  If
			time slicing is used then the very next tick interrupt must be
			processed. */
			xReturn = 0;
 800a9d6:	2300      	movs	r3, #0
 800a9d8:	607b      	str	r3, [r7, #4]
 800a9da:	e00b      	b.n	800a9f4 <prvGetExpectedIdleTime+0x4c>
		}
		else if( uxHigherPriorityReadyTasks != pdFALSE )
 800a9dc:	683b      	ldr	r3, [r7, #0]
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d002      	beq.n	800a9e8 <prvGetExpectedIdleTime+0x40>
		{
			/* There are tasks in the Ready state that have a priority above the
			idle priority.  This path can only be reached if
			configUSE_PREEMPTION is 0. */
			xReturn = 0;
 800a9e2:	2300      	movs	r3, #0
 800a9e4:	607b      	str	r3, [r7, #4]
 800a9e6:	e005      	b.n	800a9f4 <prvGetExpectedIdleTime+0x4c>
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 800a9e8:	4b09      	ldr	r3, [pc, #36]	@ (800aa10 <prvGetExpectedIdleTime+0x68>)
 800a9ea:	681a      	ldr	r2, [r3, #0]
 800a9ec:	4b09      	ldr	r3, [pc, #36]	@ (800aa14 <prvGetExpectedIdleTime+0x6c>)
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	1ad3      	subs	r3, r2, r3
 800a9f2:	607b      	str	r3, [r7, #4]
		}

		return xReturn;
 800a9f4:	687b      	ldr	r3, [r7, #4]
	}
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	370c      	adds	r7, #12
 800a9fa:	46bd      	mov	sp, r7
 800a9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa00:	4770      	bx	lr
 800aa02:	bf00      	nop
 800aa04:	20000dec 	.word	0x20000dec
 800aa08:	20000910 	.word	0x20000910
 800aa0c:	20000914 	.word	0x20000914
 800aa10:	20000e04 	.word	0x20000e04
 800aa14:	20000de8 	.word	0x20000de8

0800aa18 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b084      	sub	sp, #16
 800aa1c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800aa1e:	2300      	movs	r3, #0
 800aa20:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800aa22:	2300      	movs	r3, #0
 800aa24:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800aa26:	4b42      	ldr	r3, [pc, #264]	@ (800ab30 <xTaskResumeAll+0x118>)
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d10b      	bne.n	800aa46 <xTaskResumeAll+0x2e>
	__asm volatile
 800aa2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa32:	f383 8811 	msr	BASEPRI, r3
 800aa36:	f3bf 8f6f 	isb	sy
 800aa3a:	f3bf 8f4f 	dsb	sy
 800aa3e:	603b      	str	r3, [r7, #0]
}
 800aa40:	bf00      	nop
 800aa42:	bf00      	nop
 800aa44:	e7fd      	b.n	800aa42 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800aa46:	f001 fbcf 	bl	800c1e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800aa4a:	4b39      	ldr	r3, [pc, #228]	@ (800ab30 <xTaskResumeAll+0x118>)
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	3b01      	subs	r3, #1
 800aa50:	4a37      	ldr	r2, [pc, #220]	@ (800ab30 <xTaskResumeAll+0x118>)
 800aa52:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aa54:	4b36      	ldr	r3, [pc, #216]	@ (800ab30 <xTaskResumeAll+0x118>)
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d162      	bne.n	800ab22 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800aa5c:	4b35      	ldr	r3, [pc, #212]	@ (800ab34 <xTaskResumeAll+0x11c>)
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d05e      	beq.n	800ab22 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800aa64:	e02f      	b.n	800aac6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa66:	4b34      	ldr	r3, [pc, #208]	@ (800ab38 <xTaskResumeAll+0x120>)
 800aa68:	68db      	ldr	r3, [r3, #12]
 800aa6a:	68db      	ldr	r3, [r3, #12]
 800aa6c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	3318      	adds	r3, #24
 800aa72:	4618      	mov	r0, r3
 800aa74:	f7fe fbd0 	bl	8009218 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	3304      	adds	r3, #4
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	f7fe fbcb 	bl	8009218 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa86:	4b2d      	ldr	r3, [pc, #180]	@ (800ab3c <xTaskResumeAll+0x124>)
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	429a      	cmp	r2, r3
 800aa8c:	d903      	bls.n	800aa96 <xTaskResumeAll+0x7e>
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa92:	4a2a      	ldr	r2, [pc, #168]	@ (800ab3c <xTaskResumeAll+0x124>)
 800aa94:	6013      	str	r3, [r2, #0]
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aa9a:	4613      	mov	r3, r2
 800aa9c:	009b      	lsls	r3, r3, #2
 800aa9e:	4413      	add	r3, r2
 800aaa0:	009b      	lsls	r3, r3, #2
 800aaa2:	4a27      	ldr	r2, [pc, #156]	@ (800ab40 <xTaskResumeAll+0x128>)
 800aaa4:	441a      	add	r2, r3
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	3304      	adds	r3, #4
 800aaaa:	4619      	mov	r1, r3
 800aaac:	4610      	mov	r0, r2
 800aaae:	f7fe fb56 	bl	800915e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aab6:	4b23      	ldr	r3, [pc, #140]	@ (800ab44 <xTaskResumeAll+0x12c>)
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aabc:	429a      	cmp	r2, r3
 800aabe:	d302      	bcc.n	800aac6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800aac0:	4b21      	ldr	r3, [pc, #132]	@ (800ab48 <xTaskResumeAll+0x130>)
 800aac2:	2201      	movs	r2, #1
 800aac4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800aac6:	4b1c      	ldr	r3, [pc, #112]	@ (800ab38 <xTaskResumeAll+0x120>)
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d1cb      	bne.n	800aa66 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d001      	beq.n	800aad8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800aad4:	f000 fbb8 	bl	800b248 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800aad8:	4b1c      	ldr	r3, [pc, #112]	@ (800ab4c <xTaskResumeAll+0x134>)
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d010      	beq.n	800ab06 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800aae4:	f000 f846 	bl	800ab74 <xTaskIncrementTick>
 800aae8:	4603      	mov	r3, r0
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d002      	beq.n	800aaf4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800aaee:	4b16      	ldr	r3, [pc, #88]	@ (800ab48 <xTaskResumeAll+0x130>)
 800aaf0:	2201      	movs	r2, #1
 800aaf2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	3b01      	subs	r3, #1
 800aaf8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d1f1      	bne.n	800aae4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800ab00:	4b12      	ldr	r3, [pc, #72]	@ (800ab4c <xTaskResumeAll+0x134>)
 800ab02:	2200      	movs	r2, #0
 800ab04:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ab06:	4b10      	ldr	r3, [pc, #64]	@ (800ab48 <xTaskResumeAll+0x130>)
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d009      	beq.n	800ab22 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ab0e:	2301      	movs	r3, #1
 800ab10:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ab12:	4b0f      	ldr	r3, [pc, #60]	@ (800ab50 <xTaskResumeAll+0x138>)
 800ab14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab18:	601a      	str	r2, [r3, #0]
 800ab1a:	f3bf 8f4f 	dsb	sy
 800ab1e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ab22:	f001 fb93 	bl	800c24c <vPortExitCritical>

	return xAlreadyYielded;
 800ab26:	68bb      	ldr	r3, [r7, #8]
}
 800ab28:	4618      	mov	r0, r3
 800ab2a:	3710      	adds	r7, #16
 800ab2c:	46bd      	mov	sp, r7
 800ab2e:	bd80      	pop	{r7, pc}
 800ab30:	20000e0c 	.word	0x20000e0c
 800ab34:	20000de4 	.word	0x20000de4
 800ab38:	20000da4 	.word	0x20000da4
 800ab3c:	20000dec 	.word	0x20000dec
 800ab40:	20000914 	.word	0x20000914
 800ab44:	20000910 	.word	0x20000910
 800ab48:	20000df8 	.word	0x20000df8
 800ab4c:	20000df4 	.word	0x20000df4
 800ab50:	e000ed04 	.word	0xe000ed04

0800ab54 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ab54:	b480      	push	{r7}
 800ab56:	b083      	sub	sp, #12
 800ab58:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ab5a:	4b05      	ldr	r3, [pc, #20]	@ (800ab70 <xTaskGetTickCount+0x1c>)
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ab60:	687b      	ldr	r3, [r7, #4]
}
 800ab62:	4618      	mov	r0, r3
 800ab64:	370c      	adds	r7, #12
 800ab66:	46bd      	mov	sp, r7
 800ab68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6c:	4770      	bx	lr
 800ab6e:	bf00      	nop
 800ab70:	20000de8 	.word	0x20000de8

0800ab74 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b086      	sub	sp, #24
 800ab78:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ab7e:	4b4f      	ldr	r3, [pc, #316]	@ (800acbc <xTaskIncrementTick+0x148>)
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	f040 8090 	bne.w	800aca8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ab88:	4b4d      	ldr	r3, [pc, #308]	@ (800acc0 <xTaskIncrementTick+0x14c>)
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	3301      	adds	r3, #1
 800ab8e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ab90:	4a4b      	ldr	r2, [pc, #300]	@ (800acc0 <xTaskIncrementTick+0x14c>)
 800ab92:	693b      	ldr	r3, [r7, #16]
 800ab94:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ab96:	693b      	ldr	r3, [r7, #16]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d121      	bne.n	800abe0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800ab9c:	4b49      	ldr	r3, [pc, #292]	@ (800acc4 <xTaskIncrementTick+0x150>)
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d00b      	beq.n	800abbe <xTaskIncrementTick+0x4a>
	__asm volatile
 800aba6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abaa:	f383 8811 	msr	BASEPRI, r3
 800abae:	f3bf 8f6f 	isb	sy
 800abb2:	f3bf 8f4f 	dsb	sy
 800abb6:	603b      	str	r3, [r7, #0]
}
 800abb8:	bf00      	nop
 800abba:	bf00      	nop
 800abbc:	e7fd      	b.n	800abba <xTaskIncrementTick+0x46>
 800abbe:	4b41      	ldr	r3, [pc, #260]	@ (800acc4 <xTaskIncrementTick+0x150>)
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	60fb      	str	r3, [r7, #12]
 800abc4:	4b40      	ldr	r3, [pc, #256]	@ (800acc8 <xTaskIncrementTick+0x154>)
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	4a3e      	ldr	r2, [pc, #248]	@ (800acc4 <xTaskIncrementTick+0x150>)
 800abca:	6013      	str	r3, [r2, #0]
 800abcc:	4a3e      	ldr	r2, [pc, #248]	@ (800acc8 <xTaskIncrementTick+0x154>)
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	6013      	str	r3, [r2, #0]
 800abd2:	4b3e      	ldr	r3, [pc, #248]	@ (800accc <xTaskIncrementTick+0x158>)
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	3301      	adds	r3, #1
 800abd8:	4a3c      	ldr	r2, [pc, #240]	@ (800accc <xTaskIncrementTick+0x158>)
 800abda:	6013      	str	r3, [r2, #0]
 800abdc:	f000 fb34 	bl	800b248 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800abe0:	4b3b      	ldr	r3, [pc, #236]	@ (800acd0 <xTaskIncrementTick+0x15c>)
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	693a      	ldr	r2, [r7, #16]
 800abe6:	429a      	cmp	r2, r3
 800abe8:	d349      	bcc.n	800ac7e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800abea:	4b36      	ldr	r3, [pc, #216]	@ (800acc4 <xTaskIncrementTick+0x150>)
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d104      	bne.n	800abfe <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800abf4:	4b36      	ldr	r3, [pc, #216]	@ (800acd0 <xTaskIncrementTick+0x15c>)
 800abf6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800abfa:	601a      	str	r2, [r3, #0]
					break;
 800abfc:	e03f      	b.n	800ac7e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800abfe:	4b31      	ldr	r3, [pc, #196]	@ (800acc4 <xTaskIncrementTick+0x150>)
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	68db      	ldr	r3, [r3, #12]
 800ac04:	68db      	ldr	r3, [r3, #12]
 800ac06:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ac08:	68bb      	ldr	r3, [r7, #8]
 800ac0a:	685b      	ldr	r3, [r3, #4]
 800ac0c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ac0e:	693a      	ldr	r2, [r7, #16]
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	429a      	cmp	r2, r3
 800ac14:	d203      	bcs.n	800ac1e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ac16:	4a2e      	ldr	r2, [pc, #184]	@ (800acd0 <xTaskIncrementTick+0x15c>)
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ac1c:	e02f      	b.n	800ac7e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ac1e:	68bb      	ldr	r3, [r7, #8]
 800ac20:	3304      	adds	r3, #4
 800ac22:	4618      	mov	r0, r3
 800ac24:	f7fe faf8 	bl	8009218 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ac28:	68bb      	ldr	r3, [r7, #8]
 800ac2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d004      	beq.n	800ac3a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ac30:	68bb      	ldr	r3, [r7, #8]
 800ac32:	3318      	adds	r3, #24
 800ac34:	4618      	mov	r0, r3
 800ac36:	f7fe faef 	bl	8009218 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ac3a:	68bb      	ldr	r3, [r7, #8]
 800ac3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac3e:	4b25      	ldr	r3, [pc, #148]	@ (800acd4 <xTaskIncrementTick+0x160>)
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	429a      	cmp	r2, r3
 800ac44:	d903      	bls.n	800ac4e <xTaskIncrementTick+0xda>
 800ac46:	68bb      	ldr	r3, [r7, #8]
 800ac48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac4a:	4a22      	ldr	r2, [pc, #136]	@ (800acd4 <xTaskIncrementTick+0x160>)
 800ac4c:	6013      	str	r3, [r2, #0]
 800ac4e:	68bb      	ldr	r3, [r7, #8]
 800ac50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac52:	4613      	mov	r3, r2
 800ac54:	009b      	lsls	r3, r3, #2
 800ac56:	4413      	add	r3, r2
 800ac58:	009b      	lsls	r3, r3, #2
 800ac5a:	4a1f      	ldr	r2, [pc, #124]	@ (800acd8 <xTaskIncrementTick+0x164>)
 800ac5c:	441a      	add	r2, r3
 800ac5e:	68bb      	ldr	r3, [r7, #8]
 800ac60:	3304      	adds	r3, #4
 800ac62:	4619      	mov	r1, r3
 800ac64:	4610      	mov	r0, r2
 800ac66:	f7fe fa7a 	bl	800915e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ac6a:	68bb      	ldr	r3, [r7, #8]
 800ac6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac6e:	4b1b      	ldr	r3, [pc, #108]	@ (800acdc <xTaskIncrementTick+0x168>)
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac74:	429a      	cmp	r2, r3
 800ac76:	d3b8      	bcc.n	800abea <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800ac78:	2301      	movs	r3, #1
 800ac7a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ac7c:	e7b5      	b.n	800abea <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ac7e:	4b17      	ldr	r3, [pc, #92]	@ (800acdc <xTaskIncrementTick+0x168>)
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac84:	4914      	ldr	r1, [pc, #80]	@ (800acd8 <xTaskIncrementTick+0x164>)
 800ac86:	4613      	mov	r3, r2
 800ac88:	009b      	lsls	r3, r3, #2
 800ac8a:	4413      	add	r3, r2
 800ac8c:	009b      	lsls	r3, r3, #2
 800ac8e:	440b      	add	r3, r1
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	2b01      	cmp	r3, #1
 800ac94:	d901      	bls.n	800ac9a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800ac96:	2301      	movs	r3, #1
 800ac98:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ac9a:	4b11      	ldr	r3, [pc, #68]	@ (800ace0 <xTaskIncrementTick+0x16c>)
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d007      	beq.n	800acb2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800aca2:	2301      	movs	r3, #1
 800aca4:	617b      	str	r3, [r7, #20]
 800aca6:	e004      	b.n	800acb2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800aca8:	4b0e      	ldr	r3, [pc, #56]	@ (800ace4 <xTaskIncrementTick+0x170>)
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	3301      	adds	r3, #1
 800acae:	4a0d      	ldr	r2, [pc, #52]	@ (800ace4 <xTaskIncrementTick+0x170>)
 800acb0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800acb2:	697b      	ldr	r3, [r7, #20]
}
 800acb4:	4618      	mov	r0, r3
 800acb6:	3718      	adds	r7, #24
 800acb8:	46bd      	mov	sp, r7
 800acba:	bd80      	pop	{r7, pc}
 800acbc:	20000e0c 	.word	0x20000e0c
 800acc0:	20000de8 	.word	0x20000de8
 800acc4:	20000d9c 	.word	0x20000d9c
 800acc8:	20000da0 	.word	0x20000da0
 800accc:	20000dfc 	.word	0x20000dfc
 800acd0:	20000e04 	.word	0x20000e04
 800acd4:	20000dec 	.word	0x20000dec
 800acd8:	20000914 	.word	0x20000914
 800acdc:	20000910 	.word	0x20000910
 800ace0:	20000df8 	.word	0x20000df8
 800ace4:	20000df4 	.word	0x20000df4

0800ace8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ace8:	b480      	push	{r7}
 800acea:	b085      	sub	sp, #20
 800acec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800acee:	4b2b      	ldr	r3, [pc, #172]	@ (800ad9c <vTaskSwitchContext+0xb4>)
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d003      	beq.n	800acfe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800acf6:	4b2a      	ldr	r3, [pc, #168]	@ (800ada0 <vTaskSwitchContext+0xb8>)
 800acf8:	2201      	movs	r2, #1
 800acfa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800acfc:	e047      	b.n	800ad8e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800acfe:	4b28      	ldr	r3, [pc, #160]	@ (800ada0 <vTaskSwitchContext+0xb8>)
 800ad00:	2200      	movs	r2, #0
 800ad02:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad04:	4b27      	ldr	r3, [pc, #156]	@ (800ada4 <vTaskSwitchContext+0xbc>)
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	60fb      	str	r3, [r7, #12]
 800ad0a:	e011      	b.n	800ad30 <vTaskSwitchContext+0x48>
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d10b      	bne.n	800ad2a <vTaskSwitchContext+0x42>
	__asm volatile
 800ad12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad16:	f383 8811 	msr	BASEPRI, r3
 800ad1a:	f3bf 8f6f 	isb	sy
 800ad1e:	f3bf 8f4f 	dsb	sy
 800ad22:	607b      	str	r3, [r7, #4]
}
 800ad24:	bf00      	nop
 800ad26:	bf00      	nop
 800ad28:	e7fd      	b.n	800ad26 <vTaskSwitchContext+0x3e>
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	3b01      	subs	r3, #1
 800ad2e:	60fb      	str	r3, [r7, #12]
 800ad30:	491d      	ldr	r1, [pc, #116]	@ (800ada8 <vTaskSwitchContext+0xc0>)
 800ad32:	68fa      	ldr	r2, [r7, #12]
 800ad34:	4613      	mov	r3, r2
 800ad36:	009b      	lsls	r3, r3, #2
 800ad38:	4413      	add	r3, r2
 800ad3a:	009b      	lsls	r3, r3, #2
 800ad3c:	440b      	add	r3, r1
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d0e3      	beq.n	800ad0c <vTaskSwitchContext+0x24>
 800ad44:	68fa      	ldr	r2, [r7, #12]
 800ad46:	4613      	mov	r3, r2
 800ad48:	009b      	lsls	r3, r3, #2
 800ad4a:	4413      	add	r3, r2
 800ad4c:	009b      	lsls	r3, r3, #2
 800ad4e:	4a16      	ldr	r2, [pc, #88]	@ (800ada8 <vTaskSwitchContext+0xc0>)
 800ad50:	4413      	add	r3, r2
 800ad52:	60bb      	str	r3, [r7, #8]
 800ad54:	68bb      	ldr	r3, [r7, #8]
 800ad56:	685b      	ldr	r3, [r3, #4]
 800ad58:	685a      	ldr	r2, [r3, #4]
 800ad5a:	68bb      	ldr	r3, [r7, #8]
 800ad5c:	605a      	str	r2, [r3, #4]
 800ad5e:	68bb      	ldr	r3, [r7, #8]
 800ad60:	685a      	ldr	r2, [r3, #4]
 800ad62:	68bb      	ldr	r3, [r7, #8]
 800ad64:	3308      	adds	r3, #8
 800ad66:	429a      	cmp	r2, r3
 800ad68:	d104      	bne.n	800ad74 <vTaskSwitchContext+0x8c>
 800ad6a:	68bb      	ldr	r3, [r7, #8]
 800ad6c:	685b      	ldr	r3, [r3, #4]
 800ad6e:	685a      	ldr	r2, [r3, #4]
 800ad70:	68bb      	ldr	r3, [r7, #8]
 800ad72:	605a      	str	r2, [r3, #4]
 800ad74:	68bb      	ldr	r3, [r7, #8]
 800ad76:	685b      	ldr	r3, [r3, #4]
 800ad78:	68db      	ldr	r3, [r3, #12]
 800ad7a:	4a0c      	ldr	r2, [pc, #48]	@ (800adac <vTaskSwitchContext+0xc4>)
 800ad7c:	6013      	str	r3, [r2, #0]
 800ad7e:	4a09      	ldr	r2, [pc, #36]	@ (800ada4 <vTaskSwitchContext+0xbc>)
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ad84:	4b09      	ldr	r3, [pc, #36]	@ (800adac <vTaskSwitchContext+0xc4>)
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	3354      	adds	r3, #84	@ 0x54
 800ad8a:	4a09      	ldr	r2, [pc, #36]	@ (800adb0 <vTaskSwitchContext+0xc8>)
 800ad8c:	6013      	str	r3, [r2, #0]
}
 800ad8e:	bf00      	nop
 800ad90:	3714      	adds	r7, #20
 800ad92:	46bd      	mov	sp, r7
 800ad94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad98:	4770      	bx	lr
 800ad9a:	bf00      	nop
 800ad9c:	20000e0c 	.word	0x20000e0c
 800ada0:	20000df8 	.word	0x20000df8
 800ada4:	20000dec 	.word	0x20000dec
 800ada8:	20000914 	.word	0x20000914
 800adac:	20000910 	.word	0x20000910
 800adb0:	20000108 	.word	0x20000108

0800adb4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800adb4:	b580      	push	{r7, lr}
 800adb6:	b084      	sub	sp, #16
 800adb8:	af00      	add	r7, sp, #0
 800adba:	6078      	str	r0, [r7, #4]
 800adbc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d10b      	bne.n	800addc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800adc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adc8:	f383 8811 	msr	BASEPRI, r3
 800adcc:	f3bf 8f6f 	isb	sy
 800add0:	f3bf 8f4f 	dsb	sy
 800add4:	60fb      	str	r3, [r7, #12]
}
 800add6:	bf00      	nop
 800add8:	bf00      	nop
 800adda:	e7fd      	b.n	800add8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800addc:	4b07      	ldr	r3, [pc, #28]	@ (800adfc <vTaskPlaceOnEventList+0x48>)
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	3318      	adds	r3, #24
 800ade2:	4619      	mov	r1, r3
 800ade4:	6878      	ldr	r0, [r7, #4]
 800ade6:	f7fe f9de 	bl	80091a6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800adea:	2101      	movs	r1, #1
 800adec:	6838      	ldr	r0, [r7, #0]
 800adee:	f000 fd19 	bl	800b824 <prvAddCurrentTaskToDelayedList>
}
 800adf2:	bf00      	nop
 800adf4:	3710      	adds	r7, #16
 800adf6:	46bd      	mov	sp, r7
 800adf8:	bd80      	pop	{r7, pc}
 800adfa:	bf00      	nop
 800adfc:	20000910 	.word	0x20000910

0800ae00 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ae00:	b580      	push	{r7, lr}
 800ae02:	b086      	sub	sp, #24
 800ae04:	af00      	add	r7, sp, #0
 800ae06:	60f8      	str	r0, [r7, #12]
 800ae08:	60b9      	str	r1, [r7, #8]
 800ae0a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d10b      	bne.n	800ae2a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800ae12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae16:	f383 8811 	msr	BASEPRI, r3
 800ae1a:	f3bf 8f6f 	isb	sy
 800ae1e:	f3bf 8f4f 	dsb	sy
 800ae22:	617b      	str	r3, [r7, #20]
}
 800ae24:	bf00      	nop
 800ae26:	bf00      	nop
 800ae28:	e7fd      	b.n	800ae26 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ae2a:	4b0a      	ldr	r3, [pc, #40]	@ (800ae54 <vTaskPlaceOnEventListRestricted+0x54>)
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	3318      	adds	r3, #24
 800ae30:	4619      	mov	r1, r3
 800ae32:	68f8      	ldr	r0, [r7, #12]
 800ae34:	f7fe f993 	bl	800915e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d002      	beq.n	800ae44 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800ae3e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ae42:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ae44:	6879      	ldr	r1, [r7, #4]
 800ae46:	68b8      	ldr	r0, [r7, #8]
 800ae48:	f000 fcec 	bl	800b824 <prvAddCurrentTaskToDelayedList>
	}
 800ae4c:	bf00      	nop
 800ae4e:	3718      	adds	r7, #24
 800ae50:	46bd      	mov	sp, r7
 800ae52:	bd80      	pop	{r7, pc}
 800ae54:	20000910 	.word	0x20000910

0800ae58 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ae58:	b580      	push	{r7, lr}
 800ae5a:	b086      	sub	sp, #24
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	68db      	ldr	r3, [r3, #12]
 800ae64:	68db      	ldr	r3, [r3, #12]
 800ae66:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ae68:	693b      	ldr	r3, [r7, #16]
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d10b      	bne.n	800ae86 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800ae6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae72:	f383 8811 	msr	BASEPRI, r3
 800ae76:	f3bf 8f6f 	isb	sy
 800ae7a:	f3bf 8f4f 	dsb	sy
 800ae7e:	60fb      	str	r3, [r7, #12]
}
 800ae80:	bf00      	nop
 800ae82:	bf00      	nop
 800ae84:	e7fd      	b.n	800ae82 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ae86:	693b      	ldr	r3, [r7, #16]
 800ae88:	3318      	adds	r3, #24
 800ae8a:	4618      	mov	r0, r3
 800ae8c:	f7fe f9c4 	bl	8009218 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ae90:	4b1e      	ldr	r3, [pc, #120]	@ (800af0c <xTaskRemoveFromEventList+0xb4>)
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d11f      	bne.n	800aed8 <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ae98:	693b      	ldr	r3, [r7, #16]
 800ae9a:	3304      	adds	r3, #4
 800ae9c:	4618      	mov	r0, r3
 800ae9e:	f7fe f9bb 	bl	8009218 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800aea2:	693b      	ldr	r3, [r7, #16]
 800aea4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aea6:	4b1a      	ldr	r3, [pc, #104]	@ (800af10 <xTaskRemoveFromEventList+0xb8>)
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	429a      	cmp	r2, r3
 800aeac:	d903      	bls.n	800aeb6 <xTaskRemoveFromEventList+0x5e>
 800aeae:	693b      	ldr	r3, [r7, #16]
 800aeb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aeb2:	4a17      	ldr	r2, [pc, #92]	@ (800af10 <xTaskRemoveFromEventList+0xb8>)
 800aeb4:	6013      	str	r3, [r2, #0]
 800aeb6:	693b      	ldr	r3, [r7, #16]
 800aeb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aeba:	4613      	mov	r3, r2
 800aebc:	009b      	lsls	r3, r3, #2
 800aebe:	4413      	add	r3, r2
 800aec0:	009b      	lsls	r3, r3, #2
 800aec2:	4a14      	ldr	r2, [pc, #80]	@ (800af14 <xTaskRemoveFromEventList+0xbc>)
 800aec4:	441a      	add	r2, r3
 800aec6:	693b      	ldr	r3, [r7, #16]
 800aec8:	3304      	adds	r3, #4
 800aeca:	4619      	mov	r1, r3
 800aecc:	4610      	mov	r0, r2
 800aece:	f7fe f946 	bl	800915e <vListInsertEnd>
			normally left unchanged, because it is automatically reset to a new
			value when the tick count equals xNextTaskUnblockTime.  However if
			tickless idling is used it might be more important to enter sleep mode
			at the earliest possible time - so reset xNextTaskUnblockTime here to
			ensure it is updated at the earliest possible time. */
			prvResetNextTaskUnblockTime();
 800aed2:	f000 f9b9 	bl	800b248 <prvResetNextTaskUnblockTime>
 800aed6:	e005      	b.n	800aee4 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800aed8:	693b      	ldr	r3, [r7, #16]
 800aeda:	3318      	adds	r3, #24
 800aedc:	4619      	mov	r1, r3
 800aede:	480e      	ldr	r0, [pc, #56]	@ (800af18 <xTaskRemoveFromEventList+0xc0>)
 800aee0:	f7fe f93d 	bl	800915e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800aee4:	693b      	ldr	r3, [r7, #16]
 800aee6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aee8:	4b0c      	ldr	r3, [pc, #48]	@ (800af1c <xTaskRemoveFromEventList+0xc4>)
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aeee:	429a      	cmp	r2, r3
 800aef0:	d905      	bls.n	800aefe <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800aef2:	2301      	movs	r3, #1
 800aef4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800aef6:	4b0a      	ldr	r3, [pc, #40]	@ (800af20 <xTaskRemoveFromEventList+0xc8>)
 800aef8:	2201      	movs	r2, #1
 800aefa:	601a      	str	r2, [r3, #0]
 800aefc:	e001      	b.n	800af02 <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 800aefe:	2300      	movs	r3, #0
 800af00:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800af02:	697b      	ldr	r3, [r7, #20]
}
 800af04:	4618      	mov	r0, r3
 800af06:	3718      	adds	r7, #24
 800af08:	46bd      	mov	sp, r7
 800af0a:	bd80      	pop	{r7, pc}
 800af0c:	20000e0c 	.word	0x20000e0c
 800af10:	20000dec 	.word	0x20000dec
 800af14:	20000914 	.word	0x20000914
 800af18:	20000da4 	.word	0x20000da4
 800af1c:	20000910 	.word	0x20000910
 800af20:	20000df8 	.word	0x20000df8

0800af24 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800af24:	b580      	push	{r7, lr}
 800af26:	b084      	sub	sp, #16
 800af28:	af00      	add	r7, sp, #0
 800af2a:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d10b      	bne.n	800af4a <vTaskSetTimeOutState+0x26>
	__asm volatile
 800af32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af36:	f383 8811 	msr	BASEPRI, r3
 800af3a:	f3bf 8f6f 	isb	sy
 800af3e:	f3bf 8f4f 	dsb	sy
 800af42:	60fb      	str	r3, [r7, #12]
}
 800af44:	bf00      	nop
 800af46:	bf00      	nop
 800af48:	e7fd      	b.n	800af46 <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 800af4a:	f001 f94d 	bl	800c1e8 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 800af4e:	4b07      	ldr	r3, [pc, #28]	@ (800af6c <vTaskSetTimeOutState+0x48>)
 800af50:	681a      	ldr	r2, [r3, #0]
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 800af56:	4b06      	ldr	r3, [pc, #24]	@ (800af70 <vTaskSetTimeOutState+0x4c>)
 800af58:	681a      	ldr	r2, [r3, #0]
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 800af5e:	f001 f975 	bl	800c24c <vPortExitCritical>
}
 800af62:	bf00      	nop
 800af64:	3710      	adds	r7, #16
 800af66:	46bd      	mov	sp, r7
 800af68:	bd80      	pop	{r7, pc}
 800af6a:	bf00      	nop
 800af6c:	20000dfc 	.word	0x20000dfc
 800af70:	20000de8 	.word	0x20000de8

0800af74 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800af74:	b480      	push	{r7}
 800af76:	b083      	sub	sp, #12
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800af7c:	4b06      	ldr	r3, [pc, #24]	@ (800af98 <vTaskInternalSetTimeOutState+0x24>)
 800af7e:	681a      	ldr	r2, [r3, #0]
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800af84:	4b05      	ldr	r3, [pc, #20]	@ (800af9c <vTaskInternalSetTimeOutState+0x28>)
 800af86:	681a      	ldr	r2, [r3, #0]
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	605a      	str	r2, [r3, #4]
}
 800af8c:	bf00      	nop
 800af8e:	370c      	adds	r7, #12
 800af90:	46bd      	mov	sp, r7
 800af92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af96:	4770      	bx	lr
 800af98:	20000dfc 	.word	0x20000dfc
 800af9c:	20000de8 	.word	0x20000de8

0800afa0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800afa0:	b580      	push	{r7, lr}
 800afa2:	b088      	sub	sp, #32
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
 800afa8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	2b00      	cmp	r3, #0
 800afae:	d10b      	bne.n	800afc8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800afb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afb4:	f383 8811 	msr	BASEPRI, r3
 800afb8:	f3bf 8f6f 	isb	sy
 800afbc:	f3bf 8f4f 	dsb	sy
 800afc0:	613b      	str	r3, [r7, #16]
}
 800afc2:	bf00      	nop
 800afc4:	bf00      	nop
 800afc6:	e7fd      	b.n	800afc4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800afc8:	683b      	ldr	r3, [r7, #0]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d10b      	bne.n	800afe6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800afce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afd2:	f383 8811 	msr	BASEPRI, r3
 800afd6:	f3bf 8f6f 	isb	sy
 800afda:	f3bf 8f4f 	dsb	sy
 800afde:	60fb      	str	r3, [r7, #12]
}
 800afe0:	bf00      	nop
 800afe2:	bf00      	nop
 800afe4:	e7fd      	b.n	800afe2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800afe6:	f001 f8ff 	bl	800c1e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800afea:	4b1d      	ldr	r3, [pc, #116]	@ (800b060 <xTaskCheckForTimeOut+0xc0>)
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	685b      	ldr	r3, [r3, #4]
 800aff4:	69ba      	ldr	r2, [r7, #24]
 800aff6:	1ad3      	subs	r3, r2, r3
 800aff8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800affa:	683b      	ldr	r3, [r7, #0]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b002:	d102      	bne.n	800b00a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b004:	2300      	movs	r3, #0
 800b006:	61fb      	str	r3, [r7, #28]
 800b008:	e023      	b.n	800b052 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	681a      	ldr	r2, [r3, #0]
 800b00e:	4b15      	ldr	r3, [pc, #84]	@ (800b064 <xTaskCheckForTimeOut+0xc4>)
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	429a      	cmp	r2, r3
 800b014:	d007      	beq.n	800b026 <xTaskCheckForTimeOut+0x86>
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	685b      	ldr	r3, [r3, #4]
 800b01a:	69ba      	ldr	r2, [r7, #24]
 800b01c:	429a      	cmp	r2, r3
 800b01e:	d302      	bcc.n	800b026 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b020:	2301      	movs	r3, #1
 800b022:	61fb      	str	r3, [r7, #28]
 800b024:	e015      	b.n	800b052 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b026:	683b      	ldr	r3, [r7, #0]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	697a      	ldr	r2, [r7, #20]
 800b02c:	429a      	cmp	r2, r3
 800b02e:	d20b      	bcs.n	800b048 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b030:	683b      	ldr	r3, [r7, #0]
 800b032:	681a      	ldr	r2, [r3, #0]
 800b034:	697b      	ldr	r3, [r7, #20]
 800b036:	1ad2      	subs	r2, r2, r3
 800b038:	683b      	ldr	r3, [r7, #0]
 800b03a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b03c:	6878      	ldr	r0, [r7, #4]
 800b03e:	f7ff ff99 	bl	800af74 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b042:	2300      	movs	r3, #0
 800b044:	61fb      	str	r3, [r7, #28]
 800b046:	e004      	b.n	800b052 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800b048:	683b      	ldr	r3, [r7, #0]
 800b04a:	2200      	movs	r2, #0
 800b04c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b04e:	2301      	movs	r3, #1
 800b050:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b052:	f001 f8fb 	bl	800c24c <vPortExitCritical>

	return xReturn;
 800b056:	69fb      	ldr	r3, [r7, #28]
}
 800b058:	4618      	mov	r0, r3
 800b05a:	3720      	adds	r7, #32
 800b05c:	46bd      	mov	sp, r7
 800b05e:	bd80      	pop	{r7, pc}
 800b060:	20000de8 	.word	0x20000de8
 800b064:	20000dfc 	.word	0x20000dfc

0800b068 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b068:	b480      	push	{r7}
 800b06a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b06c:	4b03      	ldr	r3, [pc, #12]	@ (800b07c <vTaskMissedYield+0x14>)
 800b06e:	2201      	movs	r2, #1
 800b070:	601a      	str	r2, [r3, #0]
}
 800b072:	bf00      	nop
 800b074:	46bd      	mov	sp, r7
 800b076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07a:	4770      	bx	lr
 800b07c:	20000df8 	.word	0x20000df8

0800b080 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b080:	b580      	push	{r7, lr}
 800b082:	b084      	sub	sp, #16
 800b084:	af00      	add	r7, sp, #0
 800b086:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b088:	f000 f87a 	bl	800b180 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b08c:	4b18      	ldr	r3, [pc, #96]	@ (800b0f0 <prvIdleTask+0x70>)
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	2b01      	cmp	r3, #1
 800b092:	d907      	bls.n	800b0a4 <prvIdleTask+0x24>
			{
				taskYIELD();
 800b094:	4b17      	ldr	r3, [pc, #92]	@ (800b0f4 <prvIdleTask+0x74>)
 800b096:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b09a:	601a      	str	r2, [r3, #0]
 800b09c:	f3bf 8f4f 	dsb	sy
 800b0a0:	f3bf 8f6f 	isb	sy
			/* It is not desirable to suspend then resume the scheduler on
			each iteration of the idle task.  Therefore, a preliminary
			test of the expected idle time is performed without the
			scheduler suspended.  The result here is not necessarily
			valid. */
			xExpectedIdleTime = prvGetExpectedIdleTime();
 800b0a4:	f7ff fc80 	bl	800a9a8 <prvGetExpectedIdleTime>
 800b0a8:	60f8      	str	r0, [r7, #12]

			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	2b01      	cmp	r3, #1
 800b0ae:	d9eb      	bls.n	800b088 <prvIdleTask+0x8>
			{
				vTaskSuspendAll();
 800b0b0:	f7ff fc6c 	bl	800a98c <vTaskSuspendAll>
				{
					/* Now the scheduler is suspended, the expected idle
					time can be sampled again, and this time its value can
					be used. */
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 800b0b4:	4b10      	ldr	r3, [pc, #64]	@ (800b0f8 <prvIdleTask+0x78>)
 800b0b6:	681a      	ldr	r2, [r3, #0]
 800b0b8:	4b10      	ldr	r3, [pc, #64]	@ (800b0fc <prvIdleTask+0x7c>)
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	429a      	cmp	r2, r3
 800b0be:	d20b      	bcs.n	800b0d8 <prvIdleTask+0x58>
	__asm volatile
 800b0c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0c4:	f383 8811 	msr	BASEPRI, r3
 800b0c8:	f3bf 8f6f 	isb	sy
 800b0cc:	f3bf 8f4f 	dsb	sy
 800b0d0:	60bb      	str	r3, [r7, #8]
}
 800b0d2:	bf00      	nop
 800b0d4:	bf00      	nop
 800b0d6:	e7fd      	b.n	800b0d4 <prvIdleTask+0x54>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 800b0d8:	f7ff fc66 	bl	800a9a8 <prvGetExpectedIdleTime>
 800b0dc:	60f8      	str	r0, [r7, #12]
					/* Define the following macro to set xExpectedIdleTime to 0
					if the application does not want
					portSUPPRESS_TICKS_AND_SLEEP() to be called. */
					configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING( xExpectedIdleTime );

					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	2b01      	cmp	r3, #1
 800b0e2:	d902      	bls.n	800b0ea <prvIdleTask+0x6a>
					{
						traceLOW_POWER_IDLE_BEGIN();
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 800b0e4:	68f8      	ldr	r0, [r7, #12]
 800b0e6:	f001 fc8d 	bl	800ca04 <vPortSuppressTicksAndSleep>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}
				( void ) xTaskResumeAll();
 800b0ea:	f7ff fc95 	bl	800aa18 <xTaskResumeAll>
		prvCheckTasksWaitingTermination();
 800b0ee:	e7cb      	b.n	800b088 <prvIdleTask+0x8>
 800b0f0:	20000914 	.word	0x20000914
 800b0f4:	e000ed04 	.word	0xe000ed04
 800b0f8:	20000e04 	.word	0x20000e04
 800b0fc:	20000de8 	.word	0x20000de8

0800b100 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b100:	b580      	push	{r7, lr}
 800b102:	b082      	sub	sp, #8
 800b104:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b106:	2300      	movs	r3, #0
 800b108:	607b      	str	r3, [r7, #4]
 800b10a:	e00c      	b.n	800b126 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b10c:	687a      	ldr	r2, [r7, #4]
 800b10e:	4613      	mov	r3, r2
 800b110:	009b      	lsls	r3, r3, #2
 800b112:	4413      	add	r3, r2
 800b114:	009b      	lsls	r3, r3, #2
 800b116:	4a12      	ldr	r2, [pc, #72]	@ (800b160 <prvInitialiseTaskLists+0x60>)
 800b118:	4413      	add	r3, r2
 800b11a:	4618      	mov	r0, r3
 800b11c:	f7fd fff2 	bl	8009104 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	3301      	adds	r3, #1
 800b124:	607b      	str	r3, [r7, #4]
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	2b37      	cmp	r3, #55	@ 0x37
 800b12a:	d9ef      	bls.n	800b10c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b12c:	480d      	ldr	r0, [pc, #52]	@ (800b164 <prvInitialiseTaskLists+0x64>)
 800b12e:	f7fd ffe9 	bl	8009104 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b132:	480d      	ldr	r0, [pc, #52]	@ (800b168 <prvInitialiseTaskLists+0x68>)
 800b134:	f7fd ffe6 	bl	8009104 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b138:	480c      	ldr	r0, [pc, #48]	@ (800b16c <prvInitialiseTaskLists+0x6c>)
 800b13a:	f7fd ffe3 	bl	8009104 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b13e:	480c      	ldr	r0, [pc, #48]	@ (800b170 <prvInitialiseTaskLists+0x70>)
 800b140:	f7fd ffe0 	bl	8009104 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b144:	480b      	ldr	r0, [pc, #44]	@ (800b174 <prvInitialiseTaskLists+0x74>)
 800b146:	f7fd ffdd 	bl	8009104 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b14a:	4b0b      	ldr	r3, [pc, #44]	@ (800b178 <prvInitialiseTaskLists+0x78>)
 800b14c:	4a05      	ldr	r2, [pc, #20]	@ (800b164 <prvInitialiseTaskLists+0x64>)
 800b14e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b150:	4b0a      	ldr	r3, [pc, #40]	@ (800b17c <prvInitialiseTaskLists+0x7c>)
 800b152:	4a05      	ldr	r2, [pc, #20]	@ (800b168 <prvInitialiseTaskLists+0x68>)
 800b154:	601a      	str	r2, [r3, #0]
}
 800b156:	bf00      	nop
 800b158:	3708      	adds	r7, #8
 800b15a:	46bd      	mov	sp, r7
 800b15c:	bd80      	pop	{r7, pc}
 800b15e:	bf00      	nop
 800b160:	20000914 	.word	0x20000914
 800b164:	20000d74 	.word	0x20000d74
 800b168:	20000d88 	.word	0x20000d88
 800b16c:	20000da4 	.word	0x20000da4
 800b170:	20000db8 	.word	0x20000db8
 800b174:	20000dd0 	.word	0x20000dd0
 800b178:	20000d9c 	.word	0x20000d9c
 800b17c:	20000da0 	.word	0x20000da0

0800b180 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b180:	b580      	push	{r7, lr}
 800b182:	b082      	sub	sp, #8
 800b184:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b186:	e019      	b.n	800b1bc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b188:	f001 f82e 	bl	800c1e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b18c:	4b10      	ldr	r3, [pc, #64]	@ (800b1d0 <prvCheckTasksWaitingTermination+0x50>)
 800b18e:	68db      	ldr	r3, [r3, #12]
 800b190:	68db      	ldr	r3, [r3, #12]
 800b192:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	3304      	adds	r3, #4
 800b198:	4618      	mov	r0, r3
 800b19a:	f7fe f83d 	bl	8009218 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b19e:	4b0d      	ldr	r3, [pc, #52]	@ (800b1d4 <prvCheckTasksWaitingTermination+0x54>)
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	3b01      	subs	r3, #1
 800b1a4:	4a0b      	ldr	r2, [pc, #44]	@ (800b1d4 <prvCheckTasksWaitingTermination+0x54>)
 800b1a6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b1a8:	4b0b      	ldr	r3, [pc, #44]	@ (800b1d8 <prvCheckTasksWaitingTermination+0x58>)
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	3b01      	subs	r3, #1
 800b1ae:	4a0a      	ldr	r2, [pc, #40]	@ (800b1d8 <prvCheckTasksWaitingTermination+0x58>)
 800b1b0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b1b2:	f001 f84b 	bl	800c24c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b1b6:	6878      	ldr	r0, [r7, #4]
 800b1b8:	f000 f810 	bl	800b1dc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b1bc:	4b06      	ldr	r3, [pc, #24]	@ (800b1d8 <prvCheckTasksWaitingTermination+0x58>)
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d1e1      	bne.n	800b188 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b1c4:	bf00      	nop
 800b1c6:	bf00      	nop
 800b1c8:	3708      	adds	r7, #8
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	bd80      	pop	{r7, pc}
 800b1ce:	bf00      	nop
 800b1d0:	20000db8 	.word	0x20000db8
 800b1d4:	20000de4 	.word	0x20000de4
 800b1d8:	20000dcc 	.word	0x20000dcc

0800b1dc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b084      	sub	sp, #16
 800b1e0:	af00      	add	r7, sp, #0
 800b1e2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	3354      	adds	r3, #84	@ 0x54
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	f003 fce9 	bl	800ebc0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d108      	bne.n	800b20a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1fc:	4618      	mov	r0, r3
 800b1fe:	f001 f9e3 	bl	800c5c8 <vPortFree>
				vPortFree( pxTCB );
 800b202:	6878      	ldr	r0, [r7, #4]
 800b204:	f001 f9e0 	bl	800c5c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b208:	e019      	b.n	800b23e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b210:	2b01      	cmp	r3, #1
 800b212:	d103      	bne.n	800b21c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b214:	6878      	ldr	r0, [r7, #4]
 800b216:	f001 f9d7 	bl	800c5c8 <vPortFree>
	}
 800b21a:	e010      	b.n	800b23e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b222:	2b02      	cmp	r3, #2
 800b224:	d00b      	beq.n	800b23e <prvDeleteTCB+0x62>
	__asm volatile
 800b226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b22a:	f383 8811 	msr	BASEPRI, r3
 800b22e:	f3bf 8f6f 	isb	sy
 800b232:	f3bf 8f4f 	dsb	sy
 800b236:	60fb      	str	r3, [r7, #12]
}
 800b238:	bf00      	nop
 800b23a:	bf00      	nop
 800b23c:	e7fd      	b.n	800b23a <prvDeleteTCB+0x5e>
	}
 800b23e:	bf00      	nop
 800b240:	3710      	adds	r7, #16
 800b242:	46bd      	mov	sp, r7
 800b244:	bd80      	pop	{r7, pc}
	...

0800b248 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b248:	b480      	push	{r7}
 800b24a:	b083      	sub	sp, #12
 800b24c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b24e:	4b0c      	ldr	r3, [pc, #48]	@ (800b280 <prvResetNextTaskUnblockTime+0x38>)
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	2b00      	cmp	r3, #0
 800b256:	d104      	bne.n	800b262 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b258:	4b0a      	ldr	r3, [pc, #40]	@ (800b284 <prvResetNextTaskUnblockTime+0x3c>)
 800b25a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b25e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b260:	e008      	b.n	800b274 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b262:	4b07      	ldr	r3, [pc, #28]	@ (800b280 <prvResetNextTaskUnblockTime+0x38>)
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	68db      	ldr	r3, [r3, #12]
 800b268:	68db      	ldr	r3, [r3, #12]
 800b26a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	685b      	ldr	r3, [r3, #4]
 800b270:	4a04      	ldr	r2, [pc, #16]	@ (800b284 <prvResetNextTaskUnblockTime+0x3c>)
 800b272:	6013      	str	r3, [r2, #0]
}
 800b274:	bf00      	nop
 800b276:	370c      	adds	r7, #12
 800b278:	46bd      	mov	sp, r7
 800b27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27e:	4770      	bx	lr
 800b280:	20000d9c 	.word	0x20000d9c
 800b284:	20000e04 	.word	0x20000e04

0800b288 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800b288:	b480      	push	{r7}
 800b28a:	b083      	sub	sp, #12
 800b28c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800b28e:	4b05      	ldr	r3, [pc, #20]	@ (800b2a4 <xTaskGetCurrentTaskHandle+0x1c>)
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	607b      	str	r3, [r7, #4]

		return xReturn;
 800b294:	687b      	ldr	r3, [r7, #4]
	}
 800b296:	4618      	mov	r0, r3
 800b298:	370c      	adds	r7, #12
 800b29a:	46bd      	mov	sp, r7
 800b29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a0:	4770      	bx	lr
 800b2a2:	bf00      	nop
 800b2a4:	20000910 	.word	0x20000910

0800b2a8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b2a8:	b480      	push	{r7}
 800b2aa:	b083      	sub	sp, #12
 800b2ac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b2ae:	4b0b      	ldr	r3, [pc, #44]	@ (800b2dc <xTaskGetSchedulerState+0x34>)
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d102      	bne.n	800b2bc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b2b6:	2301      	movs	r3, #1
 800b2b8:	607b      	str	r3, [r7, #4]
 800b2ba:	e008      	b.n	800b2ce <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b2bc:	4b08      	ldr	r3, [pc, #32]	@ (800b2e0 <xTaskGetSchedulerState+0x38>)
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d102      	bne.n	800b2ca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b2c4:	2302      	movs	r3, #2
 800b2c6:	607b      	str	r3, [r7, #4]
 800b2c8:	e001      	b.n	800b2ce <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b2ce:	687b      	ldr	r3, [r7, #4]
	}
 800b2d0:	4618      	mov	r0, r3
 800b2d2:	370c      	adds	r7, #12
 800b2d4:	46bd      	mov	sp, r7
 800b2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2da:	4770      	bx	lr
 800b2dc:	20000df0 	.word	0x20000df0
 800b2e0:	20000e0c 	.word	0x20000e0c

0800b2e4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b2e4:	b580      	push	{r7, lr}
 800b2e6:	b086      	sub	sp, #24
 800b2e8:	af00      	add	r7, sp, #0
 800b2ea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d058      	beq.n	800b3ac <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b2fa:	4b2f      	ldr	r3, [pc, #188]	@ (800b3b8 <xTaskPriorityDisinherit+0xd4>)
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	693a      	ldr	r2, [r7, #16]
 800b300:	429a      	cmp	r2, r3
 800b302:	d00b      	beq.n	800b31c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b308:	f383 8811 	msr	BASEPRI, r3
 800b30c:	f3bf 8f6f 	isb	sy
 800b310:	f3bf 8f4f 	dsb	sy
 800b314:	60fb      	str	r3, [r7, #12]
}
 800b316:	bf00      	nop
 800b318:	bf00      	nop
 800b31a:	e7fd      	b.n	800b318 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b31c:	693b      	ldr	r3, [r7, #16]
 800b31e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b320:	2b00      	cmp	r3, #0
 800b322:	d10b      	bne.n	800b33c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b328:	f383 8811 	msr	BASEPRI, r3
 800b32c:	f3bf 8f6f 	isb	sy
 800b330:	f3bf 8f4f 	dsb	sy
 800b334:	60bb      	str	r3, [r7, #8]
}
 800b336:	bf00      	nop
 800b338:	bf00      	nop
 800b33a:	e7fd      	b.n	800b338 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b33c:	693b      	ldr	r3, [r7, #16]
 800b33e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b340:	1e5a      	subs	r2, r3, #1
 800b342:	693b      	ldr	r3, [r7, #16]
 800b344:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b346:	693b      	ldr	r3, [r7, #16]
 800b348:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b34a:	693b      	ldr	r3, [r7, #16]
 800b34c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b34e:	429a      	cmp	r2, r3
 800b350:	d02c      	beq.n	800b3ac <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b352:	693b      	ldr	r3, [r7, #16]
 800b354:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b356:	2b00      	cmp	r3, #0
 800b358:	d128      	bne.n	800b3ac <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b35a:	693b      	ldr	r3, [r7, #16]
 800b35c:	3304      	adds	r3, #4
 800b35e:	4618      	mov	r0, r3
 800b360:	f7fd ff5a 	bl	8009218 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b364:	693b      	ldr	r3, [r7, #16]
 800b366:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b368:	693b      	ldr	r3, [r7, #16]
 800b36a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b36c:	693b      	ldr	r3, [r7, #16]
 800b36e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b370:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b374:	693b      	ldr	r3, [r7, #16]
 800b376:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b378:	693b      	ldr	r3, [r7, #16]
 800b37a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b37c:	4b0f      	ldr	r3, [pc, #60]	@ (800b3bc <xTaskPriorityDisinherit+0xd8>)
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	429a      	cmp	r2, r3
 800b382:	d903      	bls.n	800b38c <xTaskPriorityDisinherit+0xa8>
 800b384:	693b      	ldr	r3, [r7, #16]
 800b386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b388:	4a0c      	ldr	r2, [pc, #48]	@ (800b3bc <xTaskPriorityDisinherit+0xd8>)
 800b38a:	6013      	str	r3, [r2, #0]
 800b38c:	693b      	ldr	r3, [r7, #16]
 800b38e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b390:	4613      	mov	r3, r2
 800b392:	009b      	lsls	r3, r3, #2
 800b394:	4413      	add	r3, r2
 800b396:	009b      	lsls	r3, r3, #2
 800b398:	4a09      	ldr	r2, [pc, #36]	@ (800b3c0 <xTaskPriorityDisinherit+0xdc>)
 800b39a:	441a      	add	r2, r3
 800b39c:	693b      	ldr	r3, [r7, #16]
 800b39e:	3304      	adds	r3, #4
 800b3a0:	4619      	mov	r1, r3
 800b3a2:	4610      	mov	r0, r2
 800b3a4:	f7fd fedb 	bl	800915e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b3a8:	2301      	movs	r3, #1
 800b3aa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b3ac:	697b      	ldr	r3, [r7, #20]
	}
 800b3ae:	4618      	mov	r0, r3
 800b3b0:	3718      	adds	r7, #24
 800b3b2:	46bd      	mov	sp, r7
 800b3b4:	bd80      	pop	{r7, pc}
 800b3b6:	bf00      	nop
 800b3b8:	20000910 	.word	0x20000910
 800b3bc:	20000dec 	.word	0x20000dec
 800b3c0:	20000914 	.word	0x20000914

0800b3c4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800b3c4:	b580      	push	{r7, lr}
 800b3c6:	b086      	sub	sp, #24
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	60f8      	str	r0, [r7, #12]
 800b3cc:	60b9      	str	r1, [r7, #8]
 800b3ce:	607a      	str	r2, [r7, #4]
 800b3d0:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800b3d2:	f000 ff09 	bl	800c1e8 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800b3d6:	4b29      	ldr	r3, [pc, #164]	@ (800b47c <xTaskNotifyWait+0xb8>)
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800b3de:	b2db      	uxtb	r3, r3
 800b3e0:	2b02      	cmp	r3, #2
 800b3e2:	d01c      	beq.n	800b41e <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800b3e4:	4b25      	ldr	r3, [pc, #148]	@ (800b47c <xTaskNotifyWait+0xb8>)
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 800b3ec:	68fa      	ldr	r2, [r7, #12]
 800b3ee:	43d2      	mvns	r2, r2
 800b3f0:	400a      	ands	r2, r1
 800b3f2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800b3f6:	4b21      	ldr	r3, [pc, #132]	@ (800b47c <xTaskNotifyWait+0xb8>)
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	2201      	movs	r2, #1
 800b3fc:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 800b400:	683b      	ldr	r3, [r7, #0]
 800b402:	2b00      	cmp	r3, #0
 800b404:	d00b      	beq.n	800b41e <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b406:	2101      	movs	r1, #1
 800b408:	6838      	ldr	r0, [r7, #0]
 800b40a:	f000 fa0b 	bl	800b824 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800b40e:	4b1c      	ldr	r3, [pc, #112]	@ (800b480 <xTaskNotifyWait+0xbc>)
 800b410:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b414:	601a      	str	r2, [r3, #0]
 800b416:	f3bf 8f4f 	dsb	sy
 800b41a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800b41e:	f000 ff15 	bl	800c24c <vPortExitCritical>

		taskENTER_CRITICAL();
 800b422:	f000 fee1 	bl	800c1e8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d005      	beq.n	800b438 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800b42c:	4b13      	ldr	r3, [pc, #76]	@ (800b47c <xTaskNotifyWait+0xb8>)
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800b438:	4b10      	ldr	r3, [pc, #64]	@ (800b47c <xTaskNotifyWait+0xb8>)
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800b440:	b2db      	uxtb	r3, r3
 800b442:	2b02      	cmp	r3, #2
 800b444:	d002      	beq.n	800b44c <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800b446:	2300      	movs	r3, #0
 800b448:	617b      	str	r3, [r7, #20]
 800b44a:	e00a      	b.n	800b462 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800b44c:	4b0b      	ldr	r3, [pc, #44]	@ (800b47c <xTaskNotifyWait+0xb8>)
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 800b454:	68ba      	ldr	r2, [r7, #8]
 800b456:	43d2      	mvns	r2, r2
 800b458:	400a      	ands	r2, r1
 800b45a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 800b45e:	2301      	movs	r3, #1
 800b460:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b462:	4b06      	ldr	r3, [pc, #24]	@ (800b47c <xTaskNotifyWait+0xb8>)
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	2200      	movs	r2, #0
 800b468:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 800b46c:	f000 feee 	bl	800c24c <vPortExitCritical>

		return xReturn;
 800b470:	697b      	ldr	r3, [r7, #20]
	}
 800b472:	4618      	mov	r0, r3
 800b474:	3718      	adds	r7, #24
 800b476:	46bd      	mov	sp, r7
 800b478:	bd80      	pop	{r7, pc}
 800b47a:	bf00      	nop
 800b47c:	20000910 	.word	0x20000910
 800b480:	e000ed04 	.word	0xe000ed04

0800b484 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800b484:	b580      	push	{r7, lr}
 800b486:	b08a      	sub	sp, #40	@ 0x28
 800b488:	af00      	add	r7, sp, #0
 800b48a:	60f8      	str	r0, [r7, #12]
 800b48c:	60b9      	str	r1, [r7, #8]
 800b48e:	603b      	str	r3, [r7, #0]
 800b490:	4613      	mov	r3, r2
 800b492:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800b494:	2301      	movs	r3, #1
 800b496:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d10b      	bne.n	800b4b6 <xTaskGenericNotify+0x32>
	__asm volatile
 800b49e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4a2:	f383 8811 	msr	BASEPRI, r3
 800b4a6:	f3bf 8f6f 	isb	sy
 800b4aa:	f3bf 8f4f 	dsb	sy
 800b4ae:	61bb      	str	r3, [r7, #24]
}
 800b4b0:	bf00      	nop
 800b4b2:	bf00      	nop
 800b4b4:	e7fd      	b.n	800b4b2 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800b4ba:	f000 fe95 	bl	800c1e8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800b4be:	683b      	ldr	r3, [r7, #0]
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d004      	beq.n	800b4ce <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800b4c4:	6a3b      	ldr	r3, [r7, #32]
 800b4c6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800b4ca:	683b      	ldr	r3, [r7, #0]
 800b4cc:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800b4ce:	6a3b      	ldr	r3, [r7, #32]
 800b4d0:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800b4d4:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800b4d6:	6a3b      	ldr	r3, [r7, #32]
 800b4d8:	2202      	movs	r2, #2
 800b4da:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 800b4de:	79fb      	ldrb	r3, [r7, #7]
 800b4e0:	2b04      	cmp	r3, #4
 800b4e2:	d82e      	bhi.n	800b542 <xTaskGenericNotify+0xbe>
 800b4e4:	a201      	add	r2, pc, #4	@ (adr r2, 800b4ec <xTaskGenericNotify+0x68>)
 800b4e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4ea:	bf00      	nop
 800b4ec:	0800b567 	.word	0x0800b567
 800b4f0:	0800b501 	.word	0x0800b501
 800b4f4:	0800b513 	.word	0x0800b513
 800b4f8:	0800b523 	.word	0x0800b523
 800b4fc:	0800b52d 	.word	0x0800b52d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800b500:	6a3b      	ldr	r3, [r7, #32]
 800b502:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800b506:	68bb      	ldr	r3, [r7, #8]
 800b508:	431a      	orrs	r2, r3
 800b50a:	6a3b      	ldr	r3, [r7, #32]
 800b50c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800b510:	e02c      	b.n	800b56c <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800b512:	6a3b      	ldr	r3, [r7, #32]
 800b514:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b518:	1c5a      	adds	r2, r3, #1
 800b51a:	6a3b      	ldr	r3, [r7, #32]
 800b51c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800b520:	e024      	b.n	800b56c <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800b522:	6a3b      	ldr	r3, [r7, #32]
 800b524:	68ba      	ldr	r2, [r7, #8]
 800b526:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800b52a:	e01f      	b.n	800b56c <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800b52c:	7ffb      	ldrb	r3, [r7, #31]
 800b52e:	2b02      	cmp	r3, #2
 800b530:	d004      	beq.n	800b53c <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800b532:	6a3b      	ldr	r3, [r7, #32]
 800b534:	68ba      	ldr	r2, [r7, #8]
 800b536:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800b53a:	e017      	b.n	800b56c <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 800b53c:	2300      	movs	r3, #0
 800b53e:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 800b540:	e014      	b.n	800b56c <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800b542:	6a3b      	ldr	r3, [r7, #32]
 800b544:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b548:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b54c:	d00d      	beq.n	800b56a <xTaskGenericNotify+0xe6>
	__asm volatile
 800b54e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b552:	f383 8811 	msr	BASEPRI, r3
 800b556:	f3bf 8f6f 	isb	sy
 800b55a:	f3bf 8f4f 	dsb	sy
 800b55e:	617b      	str	r3, [r7, #20]
}
 800b560:	bf00      	nop
 800b562:	bf00      	nop
 800b564:	e7fd      	b.n	800b562 <xTaskGenericNotify+0xde>
					break;
 800b566:	bf00      	nop
 800b568:	e000      	b.n	800b56c <xTaskGenericNotify+0xe8>

					break;
 800b56a:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b56c:	7ffb      	ldrb	r3, [r7, #31]
 800b56e:	2b01      	cmp	r3, #1
 800b570:	d13d      	bne.n	800b5ee <xTaskGenericNotify+0x16a>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b572:	6a3b      	ldr	r3, [r7, #32]
 800b574:	3304      	adds	r3, #4
 800b576:	4618      	mov	r0, r3
 800b578:	f7fd fe4e 	bl	8009218 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800b57c:	6a3b      	ldr	r3, [r7, #32]
 800b57e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b580:	4b1e      	ldr	r3, [pc, #120]	@ (800b5fc <xTaskGenericNotify+0x178>)
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	429a      	cmp	r2, r3
 800b586:	d903      	bls.n	800b590 <xTaskGenericNotify+0x10c>
 800b588:	6a3b      	ldr	r3, [r7, #32]
 800b58a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b58c:	4a1b      	ldr	r2, [pc, #108]	@ (800b5fc <xTaskGenericNotify+0x178>)
 800b58e:	6013      	str	r3, [r2, #0]
 800b590:	6a3b      	ldr	r3, [r7, #32]
 800b592:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b594:	4613      	mov	r3, r2
 800b596:	009b      	lsls	r3, r3, #2
 800b598:	4413      	add	r3, r2
 800b59a:	009b      	lsls	r3, r3, #2
 800b59c:	4a18      	ldr	r2, [pc, #96]	@ (800b600 <xTaskGenericNotify+0x17c>)
 800b59e:	441a      	add	r2, r3
 800b5a0:	6a3b      	ldr	r3, [r7, #32]
 800b5a2:	3304      	adds	r3, #4
 800b5a4:	4619      	mov	r1, r3
 800b5a6:	4610      	mov	r0, r2
 800b5a8:	f7fd fdd9 	bl	800915e <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b5ac:	6a3b      	ldr	r3, [r7, #32]
 800b5ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d00b      	beq.n	800b5cc <xTaskGenericNotify+0x148>
	__asm volatile
 800b5b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5b8:	f383 8811 	msr	BASEPRI, r3
 800b5bc:	f3bf 8f6f 	isb	sy
 800b5c0:	f3bf 8f4f 	dsb	sy
 800b5c4:	613b      	str	r3, [r7, #16]
}
 800b5c6:	bf00      	nop
 800b5c8:	bf00      	nop
 800b5ca:	e7fd      	b.n	800b5c8 <xTaskGenericNotify+0x144>
					the tick count equals xNextTaskUnblockTime.  However if
					tickless idling is used it might be more important to enter
					sleep mode at the earliest possible time - so reset
					xNextTaskUnblockTime here to ensure it is updated at the
					earliest possible time. */
					prvResetNextTaskUnblockTime();
 800b5cc:	f7ff fe3c 	bl	800b248 <prvResetNextTaskUnblockTime>
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b5d0:	6a3b      	ldr	r3, [r7, #32]
 800b5d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5d4:	4b0b      	ldr	r3, [pc, #44]	@ (800b604 <xTaskGenericNotify+0x180>)
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5da:	429a      	cmp	r2, r3
 800b5dc:	d907      	bls.n	800b5ee <xTaskGenericNotify+0x16a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800b5de:	4b0a      	ldr	r3, [pc, #40]	@ (800b608 <xTaskGenericNotify+0x184>)
 800b5e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b5e4:	601a      	str	r2, [r3, #0]
 800b5e6:	f3bf 8f4f 	dsb	sy
 800b5ea:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800b5ee:	f000 fe2d 	bl	800c24c <vPortExitCritical>

		return xReturn;
 800b5f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800b5f4:	4618      	mov	r0, r3
 800b5f6:	3728      	adds	r7, #40	@ 0x28
 800b5f8:	46bd      	mov	sp, r7
 800b5fa:	bd80      	pop	{r7, pc}
 800b5fc:	20000dec 	.word	0x20000dec
 800b600:	20000914 	.word	0x20000914
 800b604:	20000910 	.word	0x20000910
 800b608:	e000ed04 	.word	0xe000ed04

0800b60c <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800b60c:	b580      	push	{r7, lr}
 800b60e:	b08e      	sub	sp, #56	@ 0x38
 800b610:	af00      	add	r7, sp, #0
 800b612:	60f8      	str	r0, [r7, #12]
 800b614:	60b9      	str	r1, [r7, #8]
 800b616:	603b      	str	r3, [r7, #0]
 800b618:	4613      	mov	r3, r2
 800b61a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800b61c:	2301      	movs	r3, #1
 800b61e:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	2b00      	cmp	r3, #0
 800b624:	d10b      	bne.n	800b63e <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 800b626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b62a:	f383 8811 	msr	BASEPRI, r3
 800b62e:	f3bf 8f6f 	isb	sy
 800b632:	f3bf 8f4f 	dsb	sy
 800b636:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b638:	bf00      	nop
 800b63a:	bf00      	nop
 800b63c:	e7fd      	b.n	800b63a <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b63e:	f000 feb3 	bl	800c3a8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 800b646:	f3ef 8211 	mrs	r2, BASEPRI
 800b64a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b64e:	f383 8811 	msr	BASEPRI, r3
 800b652:	f3bf 8f6f 	isb	sy
 800b656:	f3bf 8f4f 	dsb	sy
 800b65a:	623a      	str	r2, [r7, #32]
 800b65c:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800b65e:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b660:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800b662:	683b      	ldr	r3, [r7, #0]
 800b664:	2b00      	cmp	r3, #0
 800b666:	d004      	beq.n	800b672 <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800b668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b66a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800b66e:	683b      	ldr	r3, [r7, #0]
 800b670:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800b672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b674:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800b678:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800b67c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b67e:	2202      	movs	r2, #2
 800b680:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 800b684:	79fb      	ldrb	r3, [r7, #7]
 800b686:	2b04      	cmp	r3, #4
 800b688:	d82e      	bhi.n	800b6e8 <xTaskGenericNotifyFromISR+0xdc>
 800b68a:	a201      	add	r2, pc, #4	@ (adr r2, 800b690 <xTaskGenericNotifyFromISR+0x84>)
 800b68c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b690:	0800b70d 	.word	0x0800b70d
 800b694:	0800b6a5 	.word	0x0800b6a5
 800b698:	0800b6b7 	.word	0x0800b6b7
 800b69c:	0800b6c7 	.word	0x0800b6c7
 800b6a0:	0800b6d1 	.word	0x0800b6d1
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800b6a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6a6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800b6aa:	68bb      	ldr	r3, [r7, #8]
 800b6ac:	431a      	orrs	r2, r3
 800b6ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6b0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800b6b4:	e02d      	b.n	800b712 <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800b6b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6b8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b6bc:	1c5a      	adds	r2, r3, #1
 800b6be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6c0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800b6c4:	e025      	b.n	800b712 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800b6c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6c8:	68ba      	ldr	r2, [r7, #8]
 800b6ca:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800b6ce:	e020      	b.n	800b712 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800b6d0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b6d4:	2b02      	cmp	r3, #2
 800b6d6:	d004      	beq.n	800b6e2 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800b6d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6da:	68ba      	ldr	r2, [r7, #8]
 800b6dc:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800b6e0:	e017      	b.n	800b712 <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 800b6e6:	e014      	b.n	800b712 <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800b6e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6ea:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b6ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b6f2:	d00d      	beq.n	800b710 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 800b6f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6f8:	f383 8811 	msr	BASEPRI, r3
 800b6fc:	f3bf 8f6f 	isb	sy
 800b700:	f3bf 8f4f 	dsb	sy
 800b704:	61bb      	str	r3, [r7, #24]
}
 800b706:	bf00      	nop
 800b708:	bf00      	nop
 800b70a:	e7fd      	b.n	800b708 <xTaskGenericNotifyFromISR+0xfc>
					break;
 800b70c:	bf00      	nop
 800b70e:	e000      	b.n	800b712 <xTaskGenericNotifyFromISR+0x106>
					break;
 800b710:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b712:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b716:	2b01      	cmp	r3, #1
 800b718:	d147      	bne.n	800b7aa <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b71a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b71c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d00b      	beq.n	800b73a <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 800b722:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b726:	f383 8811 	msr	BASEPRI, r3
 800b72a:	f3bf 8f6f 	isb	sy
 800b72e:	f3bf 8f4f 	dsb	sy
 800b732:	617b      	str	r3, [r7, #20]
}
 800b734:	bf00      	nop
 800b736:	bf00      	nop
 800b738:	e7fd      	b.n	800b736 <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b73a:	4b21      	ldr	r3, [pc, #132]	@ (800b7c0 <xTaskGenericNotifyFromISR+0x1b4>)
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d11d      	bne.n	800b77e <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b744:	3304      	adds	r3, #4
 800b746:	4618      	mov	r0, r3
 800b748:	f7fd fd66 	bl	8009218 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b74c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b74e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b750:	4b1c      	ldr	r3, [pc, #112]	@ (800b7c4 <xTaskGenericNotifyFromISR+0x1b8>)
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	429a      	cmp	r2, r3
 800b756:	d903      	bls.n	800b760 <xTaskGenericNotifyFromISR+0x154>
 800b758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b75a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b75c:	4a19      	ldr	r2, [pc, #100]	@ (800b7c4 <xTaskGenericNotifyFromISR+0x1b8>)
 800b75e:	6013      	str	r3, [r2, #0]
 800b760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b762:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b764:	4613      	mov	r3, r2
 800b766:	009b      	lsls	r3, r3, #2
 800b768:	4413      	add	r3, r2
 800b76a:	009b      	lsls	r3, r3, #2
 800b76c:	4a16      	ldr	r2, [pc, #88]	@ (800b7c8 <xTaskGenericNotifyFromISR+0x1bc>)
 800b76e:	441a      	add	r2, r3
 800b770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b772:	3304      	adds	r3, #4
 800b774:	4619      	mov	r1, r3
 800b776:	4610      	mov	r0, r2
 800b778:	f7fd fcf1 	bl	800915e <vListInsertEnd>
 800b77c:	e005      	b.n	800b78a <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800b77e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b780:	3318      	adds	r3, #24
 800b782:	4619      	mov	r1, r3
 800b784:	4811      	ldr	r0, [pc, #68]	@ (800b7cc <xTaskGenericNotifyFromISR+0x1c0>)
 800b786:	f7fd fcea 	bl	800915e <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b78a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b78c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b78e:	4b10      	ldr	r3, [pc, #64]	@ (800b7d0 <xTaskGenericNotifyFromISR+0x1c4>)
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b794:	429a      	cmp	r2, r3
 800b796:	d908      	bls.n	800b7aa <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800b798:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d002      	beq.n	800b7a4 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800b79e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b7a0:	2201      	movs	r2, #1
 800b7a2:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800b7a4:	4b0b      	ldr	r3, [pc, #44]	@ (800b7d4 <xTaskGenericNotifyFromISR+0x1c8>)
 800b7a6:	2201      	movs	r2, #1
 800b7a8:	601a      	str	r2, [r3, #0]
 800b7aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7ac:	613b      	str	r3, [r7, #16]
	__asm volatile
 800b7ae:	693b      	ldr	r3, [r7, #16]
 800b7b0:	f383 8811 	msr	BASEPRI, r3
}
 800b7b4:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800b7b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	3738      	adds	r7, #56	@ 0x38
 800b7bc:	46bd      	mov	sp, r7
 800b7be:	bd80      	pop	{r7, pc}
 800b7c0:	20000e0c 	.word	0x20000e0c
 800b7c4:	20000dec 	.word	0x20000dec
 800b7c8:	20000914 	.word	0x20000914
 800b7cc:	20000da4 	.word	0x20000da4
 800b7d0:	20000910 	.word	0x20000910
 800b7d4:	20000df8 	.word	0x20000df8

0800b7d8 <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
 800b7d8:	b580      	push	{r7, lr}
 800b7da:	b084      	sub	sp, #16
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d102      	bne.n	800b7ec <xTaskNotifyStateClear+0x14>
 800b7e6:	4b0e      	ldr	r3, [pc, #56]	@ (800b820 <xTaskNotifyStateClear+0x48>)
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	e000      	b.n	800b7ee <xTaskNotifyStateClear+0x16>
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
 800b7f0:	f000 fcfa 	bl	800c1e8 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
 800b7f4:	68bb      	ldr	r3, [r7, #8]
 800b7f6:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800b7fa:	b2db      	uxtb	r3, r3
 800b7fc:	2b02      	cmp	r3, #2
 800b7fe:	d106      	bne.n	800b80e <xTaskNotifyStateClear+0x36>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b800:	68bb      	ldr	r3, [r7, #8]
 800b802:	2200      	movs	r2, #0
 800b804:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
				xReturn = pdPASS;
 800b808:	2301      	movs	r3, #1
 800b80a:	60fb      	str	r3, [r7, #12]
 800b80c:	e001      	b.n	800b812 <xTaskNotifyStateClear+0x3a>
			}
			else
			{
				xReturn = pdFAIL;
 800b80e:	2300      	movs	r3, #0
 800b810:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 800b812:	f000 fd1b 	bl	800c24c <vPortExitCritical>

		return xReturn;
 800b816:	68fb      	ldr	r3, [r7, #12]
	}
 800b818:	4618      	mov	r0, r3
 800b81a:	3710      	adds	r7, #16
 800b81c:	46bd      	mov	sp, r7
 800b81e:	bd80      	pop	{r7, pc}
 800b820:	20000910 	.word	0x20000910

0800b824 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b824:	b580      	push	{r7, lr}
 800b826:	b084      	sub	sp, #16
 800b828:	af00      	add	r7, sp, #0
 800b82a:	6078      	str	r0, [r7, #4]
 800b82c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b82e:	4b21      	ldr	r3, [pc, #132]	@ (800b8b4 <prvAddCurrentTaskToDelayedList+0x90>)
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b834:	4b20      	ldr	r3, [pc, #128]	@ (800b8b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	3304      	adds	r3, #4
 800b83a:	4618      	mov	r0, r3
 800b83c:	f7fd fcec 	bl	8009218 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b846:	d10a      	bne.n	800b85e <prvAddCurrentTaskToDelayedList+0x3a>
 800b848:	683b      	ldr	r3, [r7, #0]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d007      	beq.n	800b85e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b84e:	4b1a      	ldr	r3, [pc, #104]	@ (800b8b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	3304      	adds	r3, #4
 800b854:	4619      	mov	r1, r3
 800b856:	4819      	ldr	r0, [pc, #100]	@ (800b8bc <prvAddCurrentTaskToDelayedList+0x98>)
 800b858:	f7fd fc81 	bl	800915e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b85c:	e026      	b.n	800b8ac <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b85e:	68fa      	ldr	r2, [r7, #12]
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	4413      	add	r3, r2
 800b864:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b866:	4b14      	ldr	r3, [pc, #80]	@ (800b8b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	68ba      	ldr	r2, [r7, #8]
 800b86c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b86e:	68ba      	ldr	r2, [r7, #8]
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	429a      	cmp	r2, r3
 800b874:	d209      	bcs.n	800b88a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b876:	4b12      	ldr	r3, [pc, #72]	@ (800b8c0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b878:	681a      	ldr	r2, [r3, #0]
 800b87a:	4b0f      	ldr	r3, [pc, #60]	@ (800b8b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	3304      	adds	r3, #4
 800b880:	4619      	mov	r1, r3
 800b882:	4610      	mov	r0, r2
 800b884:	f7fd fc8f 	bl	80091a6 <vListInsert>
}
 800b888:	e010      	b.n	800b8ac <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b88a:	4b0e      	ldr	r3, [pc, #56]	@ (800b8c4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b88c:	681a      	ldr	r2, [r3, #0]
 800b88e:	4b0a      	ldr	r3, [pc, #40]	@ (800b8b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	3304      	adds	r3, #4
 800b894:	4619      	mov	r1, r3
 800b896:	4610      	mov	r0, r2
 800b898:	f7fd fc85 	bl	80091a6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b89c:	4b0a      	ldr	r3, [pc, #40]	@ (800b8c8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	68ba      	ldr	r2, [r7, #8]
 800b8a2:	429a      	cmp	r2, r3
 800b8a4:	d202      	bcs.n	800b8ac <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b8a6:	4a08      	ldr	r2, [pc, #32]	@ (800b8c8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b8a8:	68bb      	ldr	r3, [r7, #8]
 800b8aa:	6013      	str	r3, [r2, #0]
}
 800b8ac:	bf00      	nop
 800b8ae:	3710      	adds	r7, #16
 800b8b0:	46bd      	mov	sp, r7
 800b8b2:	bd80      	pop	{r7, pc}
 800b8b4:	20000de8 	.word	0x20000de8
 800b8b8:	20000910 	.word	0x20000910
 800b8bc:	20000dd0 	.word	0x20000dd0
 800b8c0:	20000da0 	.word	0x20000da0
 800b8c4:	20000d9c 	.word	0x20000d9c
 800b8c8:	20000e04 	.word	0x20000e04

0800b8cc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b8cc:	b580      	push	{r7, lr}
 800b8ce:	b08a      	sub	sp, #40	@ 0x28
 800b8d0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b8d6:	f000 fb13 	bl	800bf00 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b8da:	4b1d      	ldr	r3, [pc, #116]	@ (800b950 <xTimerCreateTimerTask+0x84>)
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d021      	beq.n	800b926 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b8e2:	2300      	movs	r3, #0
 800b8e4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b8ea:	1d3a      	adds	r2, r7, #4
 800b8ec:	f107 0108 	add.w	r1, r7, #8
 800b8f0:	f107 030c 	add.w	r3, r7, #12
 800b8f4:	4618      	mov	r0, r3
 800b8f6:	f7fd fbeb 	bl	80090d0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b8fa:	6879      	ldr	r1, [r7, #4]
 800b8fc:	68bb      	ldr	r3, [r7, #8]
 800b8fe:	68fa      	ldr	r2, [r7, #12]
 800b900:	9202      	str	r2, [sp, #8]
 800b902:	9301      	str	r3, [sp, #4]
 800b904:	2302      	movs	r3, #2
 800b906:	9300      	str	r3, [sp, #0]
 800b908:	2300      	movs	r3, #0
 800b90a:	460a      	mov	r2, r1
 800b90c:	4911      	ldr	r1, [pc, #68]	@ (800b954 <xTimerCreateTimerTask+0x88>)
 800b90e:	4812      	ldr	r0, [pc, #72]	@ (800b958 <xTimerCreateTimerTask+0x8c>)
 800b910:	f7fe fdd9 	bl	800a4c6 <xTaskCreateStatic>
 800b914:	4603      	mov	r3, r0
 800b916:	4a11      	ldr	r2, [pc, #68]	@ (800b95c <xTimerCreateTimerTask+0x90>)
 800b918:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b91a:	4b10      	ldr	r3, [pc, #64]	@ (800b95c <xTimerCreateTimerTask+0x90>)
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d001      	beq.n	800b926 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b922:	2301      	movs	r3, #1
 800b924:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b926:	697b      	ldr	r3, [r7, #20]
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d10b      	bne.n	800b944 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800b92c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b930:	f383 8811 	msr	BASEPRI, r3
 800b934:	f3bf 8f6f 	isb	sy
 800b938:	f3bf 8f4f 	dsb	sy
 800b93c:	613b      	str	r3, [r7, #16]
}
 800b93e:	bf00      	nop
 800b940:	bf00      	nop
 800b942:	e7fd      	b.n	800b940 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b944:	697b      	ldr	r3, [r7, #20]
}
 800b946:	4618      	mov	r0, r3
 800b948:	3718      	adds	r7, #24
 800b94a:	46bd      	mov	sp, r7
 800b94c:	bd80      	pop	{r7, pc}
 800b94e:	bf00      	nop
 800b950:	20000e40 	.word	0x20000e40
 800b954:	0800f41c 	.word	0x0800f41c
 800b958:	0800ba99 	.word	0x0800ba99
 800b95c:	20000e44 	.word	0x20000e44

0800b960 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b960:	b580      	push	{r7, lr}
 800b962:	b08a      	sub	sp, #40	@ 0x28
 800b964:	af00      	add	r7, sp, #0
 800b966:	60f8      	str	r0, [r7, #12]
 800b968:	60b9      	str	r1, [r7, #8]
 800b96a:	607a      	str	r2, [r7, #4]
 800b96c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b96e:	2300      	movs	r3, #0
 800b970:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	2b00      	cmp	r3, #0
 800b976:	d10b      	bne.n	800b990 <xTimerGenericCommand+0x30>
	__asm volatile
 800b978:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b97c:	f383 8811 	msr	BASEPRI, r3
 800b980:	f3bf 8f6f 	isb	sy
 800b984:	f3bf 8f4f 	dsb	sy
 800b988:	623b      	str	r3, [r7, #32]
}
 800b98a:	bf00      	nop
 800b98c:	bf00      	nop
 800b98e:	e7fd      	b.n	800b98c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b990:	4b19      	ldr	r3, [pc, #100]	@ (800b9f8 <xTimerGenericCommand+0x98>)
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	2b00      	cmp	r3, #0
 800b996:	d02a      	beq.n	800b9ee <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b998:	68bb      	ldr	r3, [r7, #8]
 800b99a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b9a4:	68bb      	ldr	r3, [r7, #8]
 800b9a6:	2b05      	cmp	r3, #5
 800b9a8:	dc18      	bgt.n	800b9dc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b9aa:	f7ff fc7d 	bl	800b2a8 <xTaskGetSchedulerState>
 800b9ae:	4603      	mov	r3, r0
 800b9b0:	2b02      	cmp	r3, #2
 800b9b2:	d109      	bne.n	800b9c8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b9b4:	4b10      	ldr	r3, [pc, #64]	@ (800b9f8 <xTimerGenericCommand+0x98>)
 800b9b6:	6818      	ldr	r0, [r3, #0]
 800b9b8:	f107 0110 	add.w	r1, r7, #16
 800b9bc:	2300      	movs	r3, #0
 800b9be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9c0:	f7fd fd5e 	bl	8009480 <xQueueGenericSend>
 800b9c4:	6278      	str	r0, [r7, #36]	@ 0x24
 800b9c6:	e012      	b.n	800b9ee <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b9c8:	4b0b      	ldr	r3, [pc, #44]	@ (800b9f8 <xTimerGenericCommand+0x98>)
 800b9ca:	6818      	ldr	r0, [r3, #0]
 800b9cc:	f107 0110 	add.w	r1, r7, #16
 800b9d0:	2300      	movs	r3, #0
 800b9d2:	2200      	movs	r2, #0
 800b9d4:	f7fd fd54 	bl	8009480 <xQueueGenericSend>
 800b9d8:	6278      	str	r0, [r7, #36]	@ 0x24
 800b9da:	e008      	b.n	800b9ee <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b9dc:	4b06      	ldr	r3, [pc, #24]	@ (800b9f8 <xTimerGenericCommand+0x98>)
 800b9de:	6818      	ldr	r0, [r3, #0]
 800b9e0:	f107 0110 	add.w	r1, r7, #16
 800b9e4:	2300      	movs	r3, #0
 800b9e6:	683a      	ldr	r2, [r7, #0]
 800b9e8:	f7fd fe4c 	bl	8009684 <xQueueGenericSendFromISR>
 800b9ec:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b9ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b9f0:	4618      	mov	r0, r3
 800b9f2:	3728      	adds	r7, #40	@ 0x28
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	bd80      	pop	{r7, pc}
 800b9f8:	20000e40 	.word	0x20000e40

0800b9fc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b9fc:	b580      	push	{r7, lr}
 800b9fe:	b088      	sub	sp, #32
 800ba00:	af02      	add	r7, sp, #8
 800ba02:	6078      	str	r0, [r7, #4]
 800ba04:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba06:	4b23      	ldr	r3, [pc, #140]	@ (800ba94 <prvProcessExpiredTimer+0x98>)
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	68db      	ldr	r3, [r3, #12]
 800ba0c:	68db      	ldr	r3, [r3, #12]
 800ba0e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ba10:	697b      	ldr	r3, [r7, #20]
 800ba12:	3304      	adds	r3, #4
 800ba14:	4618      	mov	r0, r3
 800ba16:	f7fd fbff 	bl	8009218 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ba1a:	697b      	ldr	r3, [r7, #20]
 800ba1c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ba20:	f003 0304 	and.w	r3, r3, #4
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d023      	beq.n	800ba70 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ba28:	697b      	ldr	r3, [r7, #20]
 800ba2a:	699a      	ldr	r2, [r3, #24]
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	18d1      	adds	r1, r2, r3
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	683a      	ldr	r2, [r7, #0]
 800ba34:	6978      	ldr	r0, [r7, #20]
 800ba36:	f000 f8d5 	bl	800bbe4 <prvInsertTimerInActiveList>
 800ba3a:	4603      	mov	r3, r0
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d020      	beq.n	800ba82 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ba40:	2300      	movs	r3, #0
 800ba42:	9300      	str	r3, [sp, #0]
 800ba44:	2300      	movs	r3, #0
 800ba46:	687a      	ldr	r2, [r7, #4]
 800ba48:	2100      	movs	r1, #0
 800ba4a:	6978      	ldr	r0, [r7, #20]
 800ba4c:	f7ff ff88 	bl	800b960 <xTimerGenericCommand>
 800ba50:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ba52:	693b      	ldr	r3, [r7, #16]
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d114      	bne.n	800ba82 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800ba58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba5c:	f383 8811 	msr	BASEPRI, r3
 800ba60:	f3bf 8f6f 	isb	sy
 800ba64:	f3bf 8f4f 	dsb	sy
 800ba68:	60fb      	str	r3, [r7, #12]
}
 800ba6a:	bf00      	nop
 800ba6c:	bf00      	nop
 800ba6e:	e7fd      	b.n	800ba6c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ba70:	697b      	ldr	r3, [r7, #20]
 800ba72:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ba76:	f023 0301 	bic.w	r3, r3, #1
 800ba7a:	b2da      	uxtb	r2, r3
 800ba7c:	697b      	ldr	r3, [r7, #20]
 800ba7e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ba82:	697b      	ldr	r3, [r7, #20]
 800ba84:	6a1b      	ldr	r3, [r3, #32]
 800ba86:	6978      	ldr	r0, [r7, #20]
 800ba88:	4798      	blx	r3
}
 800ba8a:	bf00      	nop
 800ba8c:	3718      	adds	r7, #24
 800ba8e:	46bd      	mov	sp, r7
 800ba90:	bd80      	pop	{r7, pc}
 800ba92:	bf00      	nop
 800ba94:	20000e38 	.word	0x20000e38

0800ba98 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800ba98:	b580      	push	{r7, lr}
 800ba9a:	b084      	sub	sp, #16
 800ba9c:	af00      	add	r7, sp, #0
 800ba9e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800baa0:	f107 0308 	add.w	r3, r7, #8
 800baa4:	4618      	mov	r0, r3
 800baa6:	f000 f859 	bl	800bb5c <prvGetNextExpireTime>
 800baaa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800baac:	68bb      	ldr	r3, [r7, #8]
 800baae:	4619      	mov	r1, r3
 800bab0:	68f8      	ldr	r0, [r7, #12]
 800bab2:	f000 f805 	bl	800bac0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800bab6:	f000 f8d7 	bl	800bc68 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800baba:	bf00      	nop
 800babc:	e7f0      	b.n	800baa0 <prvTimerTask+0x8>
	...

0800bac0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800bac0:	b580      	push	{r7, lr}
 800bac2:	b084      	sub	sp, #16
 800bac4:	af00      	add	r7, sp, #0
 800bac6:	6078      	str	r0, [r7, #4]
 800bac8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800baca:	f7fe ff5f 	bl	800a98c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bace:	f107 0308 	add.w	r3, r7, #8
 800bad2:	4618      	mov	r0, r3
 800bad4:	f000 f866 	bl	800bba4 <prvSampleTimeNow>
 800bad8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800bada:	68bb      	ldr	r3, [r7, #8]
 800badc:	2b00      	cmp	r3, #0
 800bade:	d130      	bne.n	800bb42 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800bae0:	683b      	ldr	r3, [r7, #0]
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d10a      	bne.n	800bafc <prvProcessTimerOrBlockTask+0x3c>
 800bae6:	687a      	ldr	r2, [r7, #4]
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	429a      	cmp	r2, r3
 800baec:	d806      	bhi.n	800bafc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800baee:	f7fe ff93 	bl	800aa18 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800baf2:	68f9      	ldr	r1, [r7, #12]
 800baf4:	6878      	ldr	r0, [r7, #4]
 800baf6:	f7ff ff81 	bl	800b9fc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800bafa:	e024      	b.n	800bb46 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800bafc:	683b      	ldr	r3, [r7, #0]
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d008      	beq.n	800bb14 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800bb02:	4b13      	ldr	r3, [pc, #76]	@ (800bb50 <prvProcessTimerOrBlockTask+0x90>)
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d101      	bne.n	800bb10 <prvProcessTimerOrBlockTask+0x50>
 800bb0c:	2301      	movs	r3, #1
 800bb0e:	e000      	b.n	800bb12 <prvProcessTimerOrBlockTask+0x52>
 800bb10:	2300      	movs	r3, #0
 800bb12:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800bb14:	4b0f      	ldr	r3, [pc, #60]	@ (800bb54 <prvProcessTimerOrBlockTask+0x94>)
 800bb16:	6818      	ldr	r0, [r3, #0]
 800bb18:	687a      	ldr	r2, [r7, #4]
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	1ad3      	subs	r3, r2, r3
 800bb1e:	683a      	ldr	r2, [r7, #0]
 800bb20:	4619      	mov	r1, r3
 800bb22:	f7fe f869 	bl	8009bf8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800bb26:	f7fe ff77 	bl	800aa18 <xTaskResumeAll>
 800bb2a:	4603      	mov	r3, r0
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d10a      	bne.n	800bb46 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800bb30:	4b09      	ldr	r3, [pc, #36]	@ (800bb58 <prvProcessTimerOrBlockTask+0x98>)
 800bb32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bb36:	601a      	str	r2, [r3, #0]
 800bb38:	f3bf 8f4f 	dsb	sy
 800bb3c:	f3bf 8f6f 	isb	sy
}
 800bb40:	e001      	b.n	800bb46 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800bb42:	f7fe ff69 	bl	800aa18 <xTaskResumeAll>
}
 800bb46:	bf00      	nop
 800bb48:	3710      	adds	r7, #16
 800bb4a:	46bd      	mov	sp, r7
 800bb4c:	bd80      	pop	{r7, pc}
 800bb4e:	bf00      	nop
 800bb50:	20000e3c 	.word	0x20000e3c
 800bb54:	20000e40 	.word	0x20000e40
 800bb58:	e000ed04 	.word	0xe000ed04

0800bb5c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800bb5c:	b480      	push	{r7}
 800bb5e:	b085      	sub	sp, #20
 800bb60:	af00      	add	r7, sp, #0
 800bb62:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bb64:	4b0e      	ldr	r3, [pc, #56]	@ (800bba0 <prvGetNextExpireTime+0x44>)
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d101      	bne.n	800bb72 <prvGetNextExpireTime+0x16>
 800bb6e:	2201      	movs	r2, #1
 800bb70:	e000      	b.n	800bb74 <prvGetNextExpireTime+0x18>
 800bb72:	2200      	movs	r2, #0
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d105      	bne.n	800bb8c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bb80:	4b07      	ldr	r3, [pc, #28]	@ (800bba0 <prvGetNextExpireTime+0x44>)
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	68db      	ldr	r3, [r3, #12]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	60fb      	str	r3, [r7, #12]
 800bb8a:	e001      	b.n	800bb90 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800bb8c:	2300      	movs	r3, #0
 800bb8e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800bb90:	68fb      	ldr	r3, [r7, #12]
}
 800bb92:	4618      	mov	r0, r3
 800bb94:	3714      	adds	r7, #20
 800bb96:	46bd      	mov	sp, r7
 800bb98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb9c:	4770      	bx	lr
 800bb9e:	bf00      	nop
 800bba0:	20000e38 	.word	0x20000e38

0800bba4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800bba4:	b580      	push	{r7, lr}
 800bba6:	b084      	sub	sp, #16
 800bba8:	af00      	add	r7, sp, #0
 800bbaa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bbac:	f7fe ffd2 	bl	800ab54 <xTaskGetTickCount>
 800bbb0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800bbb2:	4b0b      	ldr	r3, [pc, #44]	@ (800bbe0 <prvSampleTimeNow+0x3c>)
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	68fa      	ldr	r2, [r7, #12]
 800bbb8:	429a      	cmp	r2, r3
 800bbba:	d205      	bcs.n	800bbc8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bbbc:	f000 f93a 	bl	800be34 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	2201      	movs	r2, #1
 800bbc4:	601a      	str	r2, [r3, #0]
 800bbc6:	e002      	b.n	800bbce <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	2200      	movs	r2, #0
 800bbcc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800bbce:	4a04      	ldr	r2, [pc, #16]	@ (800bbe0 <prvSampleTimeNow+0x3c>)
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800bbd4:	68fb      	ldr	r3, [r7, #12]
}
 800bbd6:	4618      	mov	r0, r3
 800bbd8:	3710      	adds	r7, #16
 800bbda:	46bd      	mov	sp, r7
 800bbdc:	bd80      	pop	{r7, pc}
 800bbde:	bf00      	nop
 800bbe0:	20000e48 	.word	0x20000e48

0800bbe4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800bbe4:	b580      	push	{r7, lr}
 800bbe6:	b086      	sub	sp, #24
 800bbe8:	af00      	add	r7, sp, #0
 800bbea:	60f8      	str	r0, [r7, #12]
 800bbec:	60b9      	str	r1, [r7, #8]
 800bbee:	607a      	str	r2, [r7, #4]
 800bbf0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800bbf2:	2300      	movs	r3, #0
 800bbf4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	68ba      	ldr	r2, [r7, #8]
 800bbfa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	68fa      	ldr	r2, [r7, #12]
 800bc00:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800bc02:	68ba      	ldr	r2, [r7, #8]
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	429a      	cmp	r2, r3
 800bc08:	d812      	bhi.n	800bc30 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bc0a:	687a      	ldr	r2, [r7, #4]
 800bc0c:	683b      	ldr	r3, [r7, #0]
 800bc0e:	1ad2      	subs	r2, r2, r3
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	699b      	ldr	r3, [r3, #24]
 800bc14:	429a      	cmp	r2, r3
 800bc16:	d302      	bcc.n	800bc1e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800bc18:	2301      	movs	r3, #1
 800bc1a:	617b      	str	r3, [r7, #20]
 800bc1c:	e01b      	b.n	800bc56 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800bc1e:	4b10      	ldr	r3, [pc, #64]	@ (800bc60 <prvInsertTimerInActiveList+0x7c>)
 800bc20:	681a      	ldr	r2, [r3, #0]
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	3304      	adds	r3, #4
 800bc26:	4619      	mov	r1, r3
 800bc28:	4610      	mov	r0, r2
 800bc2a:	f7fd fabc 	bl	80091a6 <vListInsert>
 800bc2e:	e012      	b.n	800bc56 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800bc30:	687a      	ldr	r2, [r7, #4]
 800bc32:	683b      	ldr	r3, [r7, #0]
 800bc34:	429a      	cmp	r2, r3
 800bc36:	d206      	bcs.n	800bc46 <prvInsertTimerInActiveList+0x62>
 800bc38:	68ba      	ldr	r2, [r7, #8]
 800bc3a:	683b      	ldr	r3, [r7, #0]
 800bc3c:	429a      	cmp	r2, r3
 800bc3e:	d302      	bcc.n	800bc46 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800bc40:	2301      	movs	r3, #1
 800bc42:	617b      	str	r3, [r7, #20]
 800bc44:	e007      	b.n	800bc56 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bc46:	4b07      	ldr	r3, [pc, #28]	@ (800bc64 <prvInsertTimerInActiveList+0x80>)
 800bc48:	681a      	ldr	r2, [r3, #0]
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	3304      	adds	r3, #4
 800bc4e:	4619      	mov	r1, r3
 800bc50:	4610      	mov	r0, r2
 800bc52:	f7fd faa8 	bl	80091a6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800bc56:	697b      	ldr	r3, [r7, #20]
}
 800bc58:	4618      	mov	r0, r3
 800bc5a:	3718      	adds	r7, #24
 800bc5c:	46bd      	mov	sp, r7
 800bc5e:	bd80      	pop	{r7, pc}
 800bc60:	20000e3c 	.word	0x20000e3c
 800bc64:	20000e38 	.word	0x20000e38

0800bc68 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800bc68:	b580      	push	{r7, lr}
 800bc6a:	b08e      	sub	sp, #56	@ 0x38
 800bc6c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bc6e:	e0ce      	b.n	800be0e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	da19      	bge.n	800bcaa <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800bc76:	1d3b      	adds	r3, r7, #4
 800bc78:	3304      	adds	r3, #4
 800bc7a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800bc7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d10b      	bne.n	800bc9a <prvProcessReceivedCommands+0x32>
	__asm volatile
 800bc82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc86:	f383 8811 	msr	BASEPRI, r3
 800bc8a:	f3bf 8f6f 	isb	sy
 800bc8e:	f3bf 8f4f 	dsb	sy
 800bc92:	61fb      	str	r3, [r7, #28]
}
 800bc94:	bf00      	nop
 800bc96:	bf00      	nop
 800bc98:	e7fd      	b.n	800bc96 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800bc9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bca0:	6850      	ldr	r0, [r2, #4]
 800bca2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bca4:	6892      	ldr	r2, [r2, #8]
 800bca6:	4611      	mov	r1, r2
 800bca8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	f2c0 80ae 	blt.w	800be0e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800bcb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcb8:	695b      	ldr	r3, [r3, #20]
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d004      	beq.n	800bcc8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bcbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcc0:	3304      	adds	r3, #4
 800bcc2:	4618      	mov	r0, r3
 800bcc4:	f7fd faa8 	bl	8009218 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bcc8:	463b      	mov	r3, r7
 800bcca:	4618      	mov	r0, r3
 800bccc:	f7ff ff6a 	bl	800bba4 <prvSampleTimeNow>
 800bcd0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	2b09      	cmp	r3, #9
 800bcd6:	f200 8097 	bhi.w	800be08 <prvProcessReceivedCommands+0x1a0>
 800bcda:	a201      	add	r2, pc, #4	@ (adr r2, 800bce0 <prvProcessReceivedCommands+0x78>)
 800bcdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bce0:	0800bd09 	.word	0x0800bd09
 800bce4:	0800bd09 	.word	0x0800bd09
 800bce8:	0800bd09 	.word	0x0800bd09
 800bcec:	0800bd7f 	.word	0x0800bd7f
 800bcf0:	0800bd93 	.word	0x0800bd93
 800bcf4:	0800bddf 	.word	0x0800bddf
 800bcf8:	0800bd09 	.word	0x0800bd09
 800bcfc:	0800bd09 	.word	0x0800bd09
 800bd00:	0800bd7f 	.word	0x0800bd7f
 800bd04:	0800bd93 	.word	0x0800bd93
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bd08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd0a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bd0e:	f043 0301 	orr.w	r3, r3, #1
 800bd12:	b2da      	uxtb	r2, r3
 800bd14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd16:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800bd1a:	68ba      	ldr	r2, [r7, #8]
 800bd1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd1e:	699b      	ldr	r3, [r3, #24]
 800bd20:	18d1      	adds	r1, r2, r3
 800bd22:	68bb      	ldr	r3, [r7, #8]
 800bd24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bd28:	f7ff ff5c 	bl	800bbe4 <prvInsertTimerInActiveList>
 800bd2c:	4603      	mov	r3, r0
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d06c      	beq.n	800be0c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bd32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd34:	6a1b      	ldr	r3, [r3, #32]
 800bd36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bd38:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bd3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd3c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bd40:	f003 0304 	and.w	r3, r3, #4
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d061      	beq.n	800be0c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800bd48:	68ba      	ldr	r2, [r7, #8]
 800bd4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd4c:	699b      	ldr	r3, [r3, #24]
 800bd4e:	441a      	add	r2, r3
 800bd50:	2300      	movs	r3, #0
 800bd52:	9300      	str	r3, [sp, #0]
 800bd54:	2300      	movs	r3, #0
 800bd56:	2100      	movs	r1, #0
 800bd58:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bd5a:	f7ff fe01 	bl	800b960 <xTimerGenericCommand>
 800bd5e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800bd60:	6a3b      	ldr	r3, [r7, #32]
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d152      	bne.n	800be0c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800bd66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd6a:	f383 8811 	msr	BASEPRI, r3
 800bd6e:	f3bf 8f6f 	isb	sy
 800bd72:	f3bf 8f4f 	dsb	sy
 800bd76:	61bb      	str	r3, [r7, #24]
}
 800bd78:	bf00      	nop
 800bd7a:	bf00      	nop
 800bd7c:	e7fd      	b.n	800bd7a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bd7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd80:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bd84:	f023 0301 	bic.w	r3, r3, #1
 800bd88:	b2da      	uxtb	r2, r3
 800bd8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd8c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800bd90:	e03d      	b.n	800be0e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bd92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bd98:	f043 0301 	orr.w	r3, r3, #1
 800bd9c:	b2da      	uxtb	r2, r3
 800bd9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bda0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800bda4:	68ba      	ldr	r2, [r7, #8]
 800bda6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bda8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800bdaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdac:	699b      	ldr	r3, [r3, #24]
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d10b      	bne.n	800bdca <prvProcessReceivedCommands+0x162>
	__asm volatile
 800bdb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdb6:	f383 8811 	msr	BASEPRI, r3
 800bdba:	f3bf 8f6f 	isb	sy
 800bdbe:	f3bf 8f4f 	dsb	sy
 800bdc2:	617b      	str	r3, [r7, #20]
}
 800bdc4:	bf00      	nop
 800bdc6:	bf00      	nop
 800bdc8:	e7fd      	b.n	800bdc6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800bdca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdcc:	699a      	ldr	r2, [r3, #24]
 800bdce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdd0:	18d1      	adds	r1, r2, r3
 800bdd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bdd6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bdd8:	f7ff ff04 	bl	800bbe4 <prvInsertTimerInActiveList>
					break;
 800bddc:	e017      	b.n	800be0e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800bdde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bde0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bde4:	f003 0302 	and.w	r3, r3, #2
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d103      	bne.n	800bdf4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800bdec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bdee:	f000 fbeb 	bl	800c5c8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800bdf2:	e00c      	b.n	800be0e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bdf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdf6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bdfa:	f023 0301 	bic.w	r3, r3, #1
 800bdfe:	b2da      	uxtb	r2, r3
 800be00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be02:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800be06:	e002      	b.n	800be0e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800be08:	bf00      	nop
 800be0a:	e000      	b.n	800be0e <prvProcessReceivedCommands+0x1a6>
					break;
 800be0c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800be0e:	4b08      	ldr	r3, [pc, #32]	@ (800be30 <prvProcessReceivedCommands+0x1c8>)
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	1d39      	adds	r1, r7, #4
 800be14:	2200      	movs	r2, #0
 800be16:	4618      	mov	r0, r3
 800be18:	f7fd fcd2 	bl	80097c0 <xQueueReceive>
 800be1c:	4603      	mov	r3, r0
 800be1e:	2b00      	cmp	r3, #0
 800be20:	f47f af26 	bne.w	800bc70 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800be24:	bf00      	nop
 800be26:	bf00      	nop
 800be28:	3730      	adds	r7, #48	@ 0x30
 800be2a:	46bd      	mov	sp, r7
 800be2c:	bd80      	pop	{r7, pc}
 800be2e:	bf00      	nop
 800be30:	20000e40 	.word	0x20000e40

0800be34 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800be34:	b580      	push	{r7, lr}
 800be36:	b088      	sub	sp, #32
 800be38:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800be3a:	e049      	b.n	800bed0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800be3c:	4b2e      	ldr	r3, [pc, #184]	@ (800bef8 <prvSwitchTimerLists+0xc4>)
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	68db      	ldr	r3, [r3, #12]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be46:	4b2c      	ldr	r3, [pc, #176]	@ (800bef8 <prvSwitchTimerLists+0xc4>)
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	68db      	ldr	r3, [r3, #12]
 800be4c:	68db      	ldr	r3, [r3, #12]
 800be4e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	3304      	adds	r3, #4
 800be54:	4618      	mov	r0, r3
 800be56:	f7fd f9df 	bl	8009218 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	6a1b      	ldr	r3, [r3, #32]
 800be5e:	68f8      	ldr	r0, [r7, #12]
 800be60:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800be68:	f003 0304 	and.w	r3, r3, #4
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d02f      	beq.n	800bed0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	699b      	ldr	r3, [r3, #24]
 800be74:	693a      	ldr	r2, [r7, #16]
 800be76:	4413      	add	r3, r2
 800be78:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800be7a:	68ba      	ldr	r2, [r7, #8]
 800be7c:	693b      	ldr	r3, [r7, #16]
 800be7e:	429a      	cmp	r2, r3
 800be80:	d90e      	bls.n	800bea0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	68ba      	ldr	r2, [r7, #8]
 800be86:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	68fa      	ldr	r2, [r7, #12]
 800be8c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800be8e:	4b1a      	ldr	r3, [pc, #104]	@ (800bef8 <prvSwitchTimerLists+0xc4>)
 800be90:	681a      	ldr	r2, [r3, #0]
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	3304      	adds	r3, #4
 800be96:	4619      	mov	r1, r3
 800be98:	4610      	mov	r0, r2
 800be9a:	f7fd f984 	bl	80091a6 <vListInsert>
 800be9e:	e017      	b.n	800bed0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bea0:	2300      	movs	r3, #0
 800bea2:	9300      	str	r3, [sp, #0]
 800bea4:	2300      	movs	r3, #0
 800bea6:	693a      	ldr	r2, [r7, #16]
 800bea8:	2100      	movs	r1, #0
 800beaa:	68f8      	ldr	r0, [r7, #12]
 800beac:	f7ff fd58 	bl	800b960 <xTimerGenericCommand>
 800beb0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d10b      	bne.n	800bed0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800beb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bebc:	f383 8811 	msr	BASEPRI, r3
 800bec0:	f3bf 8f6f 	isb	sy
 800bec4:	f3bf 8f4f 	dsb	sy
 800bec8:	603b      	str	r3, [r7, #0]
}
 800beca:	bf00      	nop
 800becc:	bf00      	nop
 800bece:	e7fd      	b.n	800becc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bed0:	4b09      	ldr	r3, [pc, #36]	@ (800bef8 <prvSwitchTimerLists+0xc4>)
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d1b0      	bne.n	800be3c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800beda:	4b07      	ldr	r3, [pc, #28]	@ (800bef8 <prvSwitchTimerLists+0xc4>)
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800bee0:	4b06      	ldr	r3, [pc, #24]	@ (800befc <prvSwitchTimerLists+0xc8>)
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	4a04      	ldr	r2, [pc, #16]	@ (800bef8 <prvSwitchTimerLists+0xc4>)
 800bee6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800bee8:	4a04      	ldr	r2, [pc, #16]	@ (800befc <prvSwitchTimerLists+0xc8>)
 800beea:	697b      	ldr	r3, [r7, #20]
 800beec:	6013      	str	r3, [r2, #0]
}
 800beee:	bf00      	nop
 800bef0:	3718      	adds	r7, #24
 800bef2:	46bd      	mov	sp, r7
 800bef4:	bd80      	pop	{r7, pc}
 800bef6:	bf00      	nop
 800bef8:	20000e38 	.word	0x20000e38
 800befc:	20000e3c 	.word	0x20000e3c

0800bf00 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800bf00:	b580      	push	{r7, lr}
 800bf02:	b082      	sub	sp, #8
 800bf04:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800bf06:	f000 f96f 	bl	800c1e8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800bf0a:	4b15      	ldr	r3, [pc, #84]	@ (800bf60 <prvCheckForValidListAndQueue+0x60>)
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d120      	bne.n	800bf54 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800bf12:	4814      	ldr	r0, [pc, #80]	@ (800bf64 <prvCheckForValidListAndQueue+0x64>)
 800bf14:	f7fd f8f6 	bl	8009104 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800bf18:	4813      	ldr	r0, [pc, #76]	@ (800bf68 <prvCheckForValidListAndQueue+0x68>)
 800bf1a:	f7fd f8f3 	bl	8009104 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800bf1e:	4b13      	ldr	r3, [pc, #76]	@ (800bf6c <prvCheckForValidListAndQueue+0x6c>)
 800bf20:	4a10      	ldr	r2, [pc, #64]	@ (800bf64 <prvCheckForValidListAndQueue+0x64>)
 800bf22:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800bf24:	4b12      	ldr	r3, [pc, #72]	@ (800bf70 <prvCheckForValidListAndQueue+0x70>)
 800bf26:	4a10      	ldr	r2, [pc, #64]	@ (800bf68 <prvCheckForValidListAndQueue+0x68>)
 800bf28:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800bf2a:	2300      	movs	r3, #0
 800bf2c:	9300      	str	r3, [sp, #0]
 800bf2e:	4b11      	ldr	r3, [pc, #68]	@ (800bf74 <prvCheckForValidListAndQueue+0x74>)
 800bf30:	4a11      	ldr	r2, [pc, #68]	@ (800bf78 <prvCheckForValidListAndQueue+0x78>)
 800bf32:	2110      	movs	r1, #16
 800bf34:	200a      	movs	r0, #10
 800bf36:	f7fd fa03 	bl	8009340 <xQueueGenericCreateStatic>
 800bf3a:	4603      	mov	r3, r0
 800bf3c:	4a08      	ldr	r2, [pc, #32]	@ (800bf60 <prvCheckForValidListAndQueue+0x60>)
 800bf3e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800bf40:	4b07      	ldr	r3, [pc, #28]	@ (800bf60 <prvCheckForValidListAndQueue+0x60>)
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d005      	beq.n	800bf54 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800bf48:	4b05      	ldr	r3, [pc, #20]	@ (800bf60 <prvCheckForValidListAndQueue+0x60>)
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	490b      	ldr	r1, [pc, #44]	@ (800bf7c <prvCheckForValidListAndQueue+0x7c>)
 800bf4e:	4618      	mov	r0, r3
 800bf50:	f7fd fe28 	bl	8009ba4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bf54:	f000 f97a 	bl	800c24c <vPortExitCritical>
}
 800bf58:	bf00      	nop
 800bf5a:	46bd      	mov	sp, r7
 800bf5c:	bd80      	pop	{r7, pc}
 800bf5e:	bf00      	nop
 800bf60:	20000e40 	.word	0x20000e40
 800bf64:	20000e10 	.word	0x20000e10
 800bf68:	20000e24 	.word	0x20000e24
 800bf6c:	20000e38 	.word	0x20000e38
 800bf70:	20000e3c 	.word	0x20000e3c
 800bf74:	20000eec 	.word	0x20000eec
 800bf78:	20000e4c 	.word	0x20000e4c
 800bf7c:	0800f424 	.word	0x0800f424

0800bf80 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800bf80:	b480      	push	{r7}
 800bf82:	b085      	sub	sp, #20
 800bf84:	af00      	add	r7, sp, #0
 800bf86:	60f8      	str	r0, [r7, #12]
 800bf88:	60b9      	str	r1, [r7, #8]
 800bf8a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	3b04      	subs	r3, #4
 800bf90:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800bf98:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bf9a:	68fb      	ldr	r3, [r7, #12]
 800bf9c:	3b04      	subs	r3, #4
 800bf9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800bfa0:	68bb      	ldr	r3, [r7, #8]
 800bfa2:	f023 0201 	bic.w	r2, r3, #1
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	3b04      	subs	r3, #4
 800bfae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800bfb0:	4a0c      	ldr	r2, [pc, #48]	@ (800bfe4 <pxPortInitialiseStack+0x64>)
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	3b14      	subs	r3, #20
 800bfba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800bfbc:	687a      	ldr	r2, [r7, #4]
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	3b04      	subs	r3, #4
 800bfc6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	f06f 0202 	mvn.w	r2, #2
 800bfce:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	3b20      	subs	r3, #32
 800bfd4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800bfd6:	68fb      	ldr	r3, [r7, #12]
}
 800bfd8:	4618      	mov	r0, r3
 800bfda:	3714      	adds	r7, #20
 800bfdc:	46bd      	mov	sp, r7
 800bfde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe2:	4770      	bx	lr
 800bfe4:	0800bfe9 	.word	0x0800bfe9

0800bfe8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800bfe8:	b480      	push	{r7}
 800bfea:	b085      	sub	sp, #20
 800bfec:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800bfee:	2300      	movs	r3, #0
 800bff0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800bff2:	4b13      	ldr	r3, [pc, #76]	@ (800c040 <prvTaskExitError+0x58>)
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bffa:	d00b      	beq.n	800c014 <prvTaskExitError+0x2c>
	__asm volatile
 800bffc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c000:	f383 8811 	msr	BASEPRI, r3
 800c004:	f3bf 8f6f 	isb	sy
 800c008:	f3bf 8f4f 	dsb	sy
 800c00c:	60fb      	str	r3, [r7, #12]
}
 800c00e:	bf00      	nop
 800c010:	bf00      	nop
 800c012:	e7fd      	b.n	800c010 <prvTaskExitError+0x28>
	__asm volatile
 800c014:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c018:	f383 8811 	msr	BASEPRI, r3
 800c01c:	f3bf 8f6f 	isb	sy
 800c020:	f3bf 8f4f 	dsb	sy
 800c024:	60bb      	str	r3, [r7, #8]
}
 800c026:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c028:	bf00      	nop
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d0fc      	beq.n	800c02a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c030:	bf00      	nop
 800c032:	bf00      	nop
 800c034:	3714      	adds	r7, #20
 800c036:	46bd      	mov	sp, r7
 800c038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c03c:	4770      	bx	lr
 800c03e:	bf00      	nop
 800c040:	20000094 	.word	0x20000094
	...

0800c050 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c050:	4b07      	ldr	r3, [pc, #28]	@ (800c070 <pxCurrentTCBConst2>)
 800c052:	6819      	ldr	r1, [r3, #0]
 800c054:	6808      	ldr	r0, [r1, #0]
 800c056:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c05a:	f380 8809 	msr	PSP, r0
 800c05e:	f3bf 8f6f 	isb	sy
 800c062:	f04f 0000 	mov.w	r0, #0
 800c066:	f380 8811 	msr	BASEPRI, r0
 800c06a:	4770      	bx	lr
 800c06c:	f3af 8000 	nop.w

0800c070 <pxCurrentTCBConst2>:
 800c070:	20000910 	.word	0x20000910
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c074:	bf00      	nop
 800c076:	bf00      	nop

0800c078 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c078:	4808      	ldr	r0, [pc, #32]	@ (800c09c <prvPortStartFirstTask+0x24>)
 800c07a:	6800      	ldr	r0, [r0, #0]
 800c07c:	6800      	ldr	r0, [r0, #0]
 800c07e:	f380 8808 	msr	MSP, r0
 800c082:	f04f 0000 	mov.w	r0, #0
 800c086:	f380 8814 	msr	CONTROL, r0
 800c08a:	b662      	cpsie	i
 800c08c:	b661      	cpsie	f
 800c08e:	f3bf 8f4f 	dsb	sy
 800c092:	f3bf 8f6f 	isb	sy
 800c096:	df00      	svc	0
 800c098:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c09a:	bf00      	nop
 800c09c:	e000ed08 	.word	0xe000ed08

0800c0a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c0a0:	b580      	push	{r7, lr}
 800c0a2:	b086      	sub	sp, #24
 800c0a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c0a6:	4b47      	ldr	r3, [pc, #284]	@ (800c1c4 <xPortStartScheduler+0x124>)
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	4a47      	ldr	r2, [pc, #284]	@ (800c1c8 <xPortStartScheduler+0x128>)
 800c0ac:	4293      	cmp	r3, r2
 800c0ae:	d10b      	bne.n	800c0c8 <xPortStartScheduler+0x28>
	__asm volatile
 800c0b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0b4:	f383 8811 	msr	BASEPRI, r3
 800c0b8:	f3bf 8f6f 	isb	sy
 800c0bc:	f3bf 8f4f 	dsb	sy
 800c0c0:	613b      	str	r3, [r7, #16]
}
 800c0c2:	bf00      	nop
 800c0c4:	bf00      	nop
 800c0c6:	e7fd      	b.n	800c0c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c0c8:	4b3e      	ldr	r3, [pc, #248]	@ (800c1c4 <xPortStartScheduler+0x124>)
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	4a3f      	ldr	r2, [pc, #252]	@ (800c1cc <xPortStartScheduler+0x12c>)
 800c0ce:	4293      	cmp	r3, r2
 800c0d0:	d10b      	bne.n	800c0ea <xPortStartScheduler+0x4a>
	__asm volatile
 800c0d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0d6:	f383 8811 	msr	BASEPRI, r3
 800c0da:	f3bf 8f6f 	isb	sy
 800c0de:	f3bf 8f4f 	dsb	sy
 800c0e2:	60fb      	str	r3, [r7, #12]
}
 800c0e4:	bf00      	nop
 800c0e6:	bf00      	nop
 800c0e8:	e7fd      	b.n	800c0e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c0ea:	4b39      	ldr	r3, [pc, #228]	@ (800c1d0 <xPortStartScheduler+0x130>)
 800c0ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c0ee:	697b      	ldr	r3, [r7, #20]
 800c0f0:	781b      	ldrb	r3, [r3, #0]
 800c0f2:	b2db      	uxtb	r3, r3
 800c0f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c0f6:	697b      	ldr	r3, [r7, #20]
 800c0f8:	22ff      	movs	r2, #255	@ 0xff
 800c0fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c0fc:	697b      	ldr	r3, [r7, #20]
 800c0fe:	781b      	ldrb	r3, [r3, #0]
 800c100:	b2db      	uxtb	r3, r3
 800c102:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c104:	78fb      	ldrb	r3, [r7, #3]
 800c106:	b2db      	uxtb	r3, r3
 800c108:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c10c:	b2da      	uxtb	r2, r3
 800c10e:	4b31      	ldr	r3, [pc, #196]	@ (800c1d4 <xPortStartScheduler+0x134>)
 800c110:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c112:	4b31      	ldr	r3, [pc, #196]	@ (800c1d8 <xPortStartScheduler+0x138>)
 800c114:	2207      	movs	r2, #7
 800c116:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c118:	e009      	b.n	800c12e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800c11a:	4b2f      	ldr	r3, [pc, #188]	@ (800c1d8 <xPortStartScheduler+0x138>)
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	3b01      	subs	r3, #1
 800c120:	4a2d      	ldr	r2, [pc, #180]	@ (800c1d8 <xPortStartScheduler+0x138>)
 800c122:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c124:	78fb      	ldrb	r3, [r7, #3]
 800c126:	b2db      	uxtb	r3, r3
 800c128:	005b      	lsls	r3, r3, #1
 800c12a:	b2db      	uxtb	r3, r3
 800c12c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c12e:	78fb      	ldrb	r3, [r7, #3]
 800c130:	b2db      	uxtb	r3, r3
 800c132:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c136:	2b80      	cmp	r3, #128	@ 0x80
 800c138:	d0ef      	beq.n	800c11a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c13a:	4b27      	ldr	r3, [pc, #156]	@ (800c1d8 <xPortStartScheduler+0x138>)
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	f1c3 0307 	rsb	r3, r3, #7
 800c142:	2b04      	cmp	r3, #4
 800c144:	d00b      	beq.n	800c15e <xPortStartScheduler+0xbe>
	__asm volatile
 800c146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c14a:	f383 8811 	msr	BASEPRI, r3
 800c14e:	f3bf 8f6f 	isb	sy
 800c152:	f3bf 8f4f 	dsb	sy
 800c156:	60bb      	str	r3, [r7, #8]
}
 800c158:	bf00      	nop
 800c15a:	bf00      	nop
 800c15c:	e7fd      	b.n	800c15a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c15e:	4b1e      	ldr	r3, [pc, #120]	@ (800c1d8 <xPortStartScheduler+0x138>)
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	021b      	lsls	r3, r3, #8
 800c164:	4a1c      	ldr	r2, [pc, #112]	@ (800c1d8 <xPortStartScheduler+0x138>)
 800c166:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c168:	4b1b      	ldr	r3, [pc, #108]	@ (800c1d8 <xPortStartScheduler+0x138>)
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c170:	4a19      	ldr	r2, [pc, #100]	@ (800c1d8 <xPortStartScheduler+0x138>)
 800c172:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	b2da      	uxtb	r2, r3
 800c178:	697b      	ldr	r3, [r7, #20]
 800c17a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c17c:	4b17      	ldr	r3, [pc, #92]	@ (800c1dc <xPortStartScheduler+0x13c>)
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	4a16      	ldr	r2, [pc, #88]	@ (800c1dc <xPortStartScheduler+0x13c>)
 800c182:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c186:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c188:	4b14      	ldr	r3, [pc, #80]	@ (800c1dc <xPortStartScheduler+0x13c>)
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	4a13      	ldr	r2, [pc, #76]	@ (800c1dc <xPortStartScheduler+0x13c>)
 800c18e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c192:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c194:	f000 f8da 	bl	800c34c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c198:	4b11      	ldr	r3, [pc, #68]	@ (800c1e0 <xPortStartScheduler+0x140>)
 800c19a:	2200      	movs	r2, #0
 800c19c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c19e:	f000 f8f9 	bl	800c394 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c1a2:	4b10      	ldr	r3, [pc, #64]	@ (800c1e4 <xPortStartScheduler+0x144>)
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	4a0f      	ldr	r2, [pc, #60]	@ (800c1e4 <xPortStartScheduler+0x144>)
 800c1a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c1ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c1ae:	f7ff ff63 	bl	800c078 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c1b2:	f7fe fd99 	bl	800ace8 <vTaskSwitchContext>
	prvTaskExitError();
 800c1b6:	f7ff ff17 	bl	800bfe8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c1ba:	2300      	movs	r3, #0
}
 800c1bc:	4618      	mov	r0, r3
 800c1be:	3718      	adds	r7, #24
 800c1c0:	46bd      	mov	sp, r7
 800c1c2:	bd80      	pop	{r7, pc}
 800c1c4:	e000ed00 	.word	0xe000ed00
 800c1c8:	410fc271 	.word	0x410fc271
 800c1cc:	410fc270 	.word	0x410fc270
 800c1d0:	e000e400 	.word	0xe000e400
 800c1d4:	20000f3c 	.word	0x20000f3c
 800c1d8:	20000f40 	.word	0x20000f40
 800c1dc:	e000ed20 	.word	0xe000ed20
 800c1e0:	20000094 	.word	0x20000094
 800c1e4:	e000ef34 	.word	0xe000ef34

0800c1e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c1e8:	b480      	push	{r7}
 800c1ea:	b083      	sub	sp, #12
 800c1ec:	af00      	add	r7, sp, #0
	__asm volatile
 800c1ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1f2:	f383 8811 	msr	BASEPRI, r3
 800c1f6:	f3bf 8f6f 	isb	sy
 800c1fa:	f3bf 8f4f 	dsb	sy
 800c1fe:	607b      	str	r3, [r7, #4]
}
 800c200:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c202:	4b10      	ldr	r3, [pc, #64]	@ (800c244 <vPortEnterCritical+0x5c>)
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	3301      	adds	r3, #1
 800c208:	4a0e      	ldr	r2, [pc, #56]	@ (800c244 <vPortEnterCritical+0x5c>)
 800c20a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c20c:	4b0d      	ldr	r3, [pc, #52]	@ (800c244 <vPortEnterCritical+0x5c>)
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	2b01      	cmp	r3, #1
 800c212:	d110      	bne.n	800c236 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c214:	4b0c      	ldr	r3, [pc, #48]	@ (800c248 <vPortEnterCritical+0x60>)
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	b2db      	uxtb	r3, r3
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d00b      	beq.n	800c236 <vPortEnterCritical+0x4e>
	__asm volatile
 800c21e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c222:	f383 8811 	msr	BASEPRI, r3
 800c226:	f3bf 8f6f 	isb	sy
 800c22a:	f3bf 8f4f 	dsb	sy
 800c22e:	603b      	str	r3, [r7, #0]
}
 800c230:	bf00      	nop
 800c232:	bf00      	nop
 800c234:	e7fd      	b.n	800c232 <vPortEnterCritical+0x4a>
	}
}
 800c236:	bf00      	nop
 800c238:	370c      	adds	r7, #12
 800c23a:	46bd      	mov	sp, r7
 800c23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c240:	4770      	bx	lr
 800c242:	bf00      	nop
 800c244:	20000094 	.word	0x20000094
 800c248:	e000ed04 	.word	0xe000ed04

0800c24c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c24c:	b480      	push	{r7}
 800c24e:	b083      	sub	sp, #12
 800c250:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c252:	4b12      	ldr	r3, [pc, #72]	@ (800c29c <vPortExitCritical+0x50>)
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	2b00      	cmp	r3, #0
 800c258:	d10b      	bne.n	800c272 <vPortExitCritical+0x26>
	__asm volatile
 800c25a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c25e:	f383 8811 	msr	BASEPRI, r3
 800c262:	f3bf 8f6f 	isb	sy
 800c266:	f3bf 8f4f 	dsb	sy
 800c26a:	607b      	str	r3, [r7, #4]
}
 800c26c:	bf00      	nop
 800c26e:	bf00      	nop
 800c270:	e7fd      	b.n	800c26e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c272:	4b0a      	ldr	r3, [pc, #40]	@ (800c29c <vPortExitCritical+0x50>)
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	3b01      	subs	r3, #1
 800c278:	4a08      	ldr	r2, [pc, #32]	@ (800c29c <vPortExitCritical+0x50>)
 800c27a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c27c:	4b07      	ldr	r3, [pc, #28]	@ (800c29c <vPortExitCritical+0x50>)
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	2b00      	cmp	r3, #0
 800c282:	d105      	bne.n	800c290 <vPortExitCritical+0x44>
 800c284:	2300      	movs	r3, #0
 800c286:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c288:	683b      	ldr	r3, [r7, #0]
 800c28a:	f383 8811 	msr	BASEPRI, r3
}
 800c28e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c290:	bf00      	nop
 800c292:	370c      	adds	r7, #12
 800c294:	46bd      	mov	sp, r7
 800c296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c29a:	4770      	bx	lr
 800c29c:	20000094 	.word	0x20000094

0800c2a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c2a0:	f3ef 8009 	mrs	r0, PSP
 800c2a4:	f3bf 8f6f 	isb	sy
 800c2a8:	4b15      	ldr	r3, [pc, #84]	@ (800c300 <pxCurrentTCBConst>)
 800c2aa:	681a      	ldr	r2, [r3, #0]
 800c2ac:	f01e 0f10 	tst.w	lr, #16
 800c2b0:	bf08      	it	eq
 800c2b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c2b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2ba:	6010      	str	r0, [r2, #0]
 800c2bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c2c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c2c4:	f380 8811 	msr	BASEPRI, r0
 800c2c8:	f3bf 8f4f 	dsb	sy
 800c2cc:	f3bf 8f6f 	isb	sy
 800c2d0:	f7fe fd0a 	bl	800ace8 <vTaskSwitchContext>
 800c2d4:	f04f 0000 	mov.w	r0, #0
 800c2d8:	f380 8811 	msr	BASEPRI, r0
 800c2dc:	bc09      	pop	{r0, r3}
 800c2de:	6819      	ldr	r1, [r3, #0]
 800c2e0:	6808      	ldr	r0, [r1, #0]
 800c2e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2e6:	f01e 0f10 	tst.w	lr, #16
 800c2ea:	bf08      	it	eq
 800c2ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c2f0:	f380 8809 	msr	PSP, r0
 800c2f4:	f3bf 8f6f 	isb	sy
 800c2f8:	4770      	bx	lr
 800c2fa:	bf00      	nop
 800c2fc:	f3af 8000 	nop.w

0800c300 <pxCurrentTCBConst>:
 800c300:	20000910 	.word	0x20000910
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c304:	bf00      	nop
 800c306:	bf00      	nop

0800c308 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c308:	b580      	push	{r7, lr}
 800c30a:	b082      	sub	sp, #8
 800c30c:	af00      	add	r7, sp, #0
	__asm volatile
 800c30e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c312:	f383 8811 	msr	BASEPRI, r3
 800c316:	f3bf 8f6f 	isb	sy
 800c31a:	f3bf 8f4f 	dsb	sy
 800c31e:	607b      	str	r3, [r7, #4]
}
 800c320:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c322:	f7fe fc27 	bl	800ab74 <xTaskIncrementTick>
 800c326:	4603      	mov	r3, r0
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d003      	beq.n	800c334 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c32c:	4b06      	ldr	r3, [pc, #24]	@ (800c348 <xPortSysTickHandler+0x40>)
 800c32e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c332:	601a      	str	r2, [r3, #0]
 800c334:	2300      	movs	r3, #0
 800c336:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c338:	683b      	ldr	r3, [r7, #0]
 800c33a:	f383 8811 	msr	BASEPRI, r3
}
 800c33e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c340:	bf00      	nop
 800c342:	3708      	adds	r7, #8
 800c344:	46bd      	mov	sp, r7
 800c346:	bd80      	pop	{r7, pc}
 800c348:	e000ed04 	.word	0xe000ed04

0800c34c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c34c:	b480      	push	{r7}
 800c34e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c350:	4b0b      	ldr	r3, [pc, #44]	@ (800c380 <vPortSetupTimerInterrupt+0x34>)
 800c352:	2200      	movs	r2, #0
 800c354:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c356:	4b0b      	ldr	r3, [pc, #44]	@ (800c384 <vPortSetupTimerInterrupt+0x38>)
 800c358:	2200      	movs	r2, #0
 800c35a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c35c:	4b0a      	ldr	r3, [pc, #40]	@ (800c388 <vPortSetupTimerInterrupt+0x3c>)
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	4a0a      	ldr	r2, [pc, #40]	@ (800c38c <vPortSetupTimerInterrupt+0x40>)
 800c362:	fba2 2303 	umull	r2, r3, r2, r3
 800c366:	099b      	lsrs	r3, r3, #6
 800c368:	4a09      	ldr	r2, [pc, #36]	@ (800c390 <vPortSetupTimerInterrupt+0x44>)
 800c36a:	3b01      	subs	r3, #1
 800c36c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c36e:	4b04      	ldr	r3, [pc, #16]	@ (800c380 <vPortSetupTimerInterrupt+0x34>)
 800c370:	2207      	movs	r2, #7
 800c372:	601a      	str	r2, [r3, #0]
}
 800c374:	bf00      	nop
 800c376:	46bd      	mov	sp, r7
 800c378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c37c:	4770      	bx	lr
 800c37e:	bf00      	nop
 800c380:	e000e010 	.word	0xe000e010
 800c384:	e000e018 	.word	0xe000e018
 800c388:	20000098 	.word	0x20000098
 800c38c:	10624dd3 	.word	0x10624dd3
 800c390:	e000e014 	.word	0xe000e014

0800c394 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c394:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c3a4 <vPortEnableVFP+0x10>
 800c398:	6801      	ldr	r1, [r0, #0]
 800c39a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c39e:	6001      	str	r1, [r0, #0]
 800c3a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c3a2:	bf00      	nop
 800c3a4:	e000ed88 	.word	0xe000ed88

0800c3a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c3a8:	b480      	push	{r7}
 800c3aa:	b085      	sub	sp, #20
 800c3ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c3ae:	f3ef 8305 	mrs	r3, IPSR
 800c3b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	2b0f      	cmp	r3, #15
 800c3b8:	d915      	bls.n	800c3e6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c3ba:	4a18      	ldr	r2, [pc, #96]	@ (800c41c <vPortValidateInterruptPriority+0x74>)
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	4413      	add	r3, r2
 800c3c0:	781b      	ldrb	r3, [r3, #0]
 800c3c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c3c4:	4b16      	ldr	r3, [pc, #88]	@ (800c420 <vPortValidateInterruptPriority+0x78>)
 800c3c6:	781b      	ldrb	r3, [r3, #0]
 800c3c8:	7afa      	ldrb	r2, [r7, #11]
 800c3ca:	429a      	cmp	r2, r3
 800c3cc:	d20b      	bcs.n	800c3e6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c3ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3d2:	f383 8811 	msr	BASEPRI, r3
 800c3d6:	f3bf 8f6f 	isb	sy
 800c3da:	f3bf 8f4f 	dsb	sy
 800c3de:	607b      	str	r3, [r7, #4]
}
 800c3e0:	bf00      	nop
 800c3e2:	bf00      	nop
 800c3e4:	e7fd      	b.n	800c3e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c3e6:	4b0f      	ldr	r3, [pc, #60]	@ (800c424 <vPortValidateInterruptPriority+0x7c>)
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c3ee:	4b0e      	ldr	r3, [pc, #56]	@ (800c428 <vPortValidateInterruptPriority+0x80>)
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	429a      	cmp	r2, r3
 800c3f4:	d90b      	bls.n	800c40e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800c3f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c3fa:	f383 8811 	msr	BASEPRI, r3
 800c3fe:	f3bf 8f6f 	isb	sy
 800c402:	f3bf 8f4f 	dsb	sy
 800c406:	603b      	str	r3, [r7, #0]
}
 800c408:	bf00      	nop
 800c40a:	bf00      	nop
 800c40c:	e7fd      	b.n	800c40a <vPortValidateInterruptPriority+0x62>
	}
 800c40e:	bf00      	nop
 800c410:	3714      	adds	r7, #20
 800c412:	46bd      	mov	sp, r7
 800c414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c418:	4770      	bx	lr
 800c41a:	bf00      	nop
 800c41c:	e000e3f0 	.word	0xe000e3f0
 800c420:	20000f3c 	.word	0x20000f3c
 800c424:	e000ed0c 	.word	0xe000ed0c
 800c428:	20000f40 	.word	0x20000f40

0800c42c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c42c:	b580      	push	{r7, lr}
 800c42e:	b08a      	sub	sp, #40	@ 0x28
 800c430:	af00      	add	r7, sp, #0
 800c432:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c434:	2300      	movs	r3, #0
 800c436:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c438:	f7fe faa8 	bl	800a98c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c43c:	4b5c      	ldr	r3, [pc, #368]	@ (800c5b0 <pvPortMalloc+0x184>)
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	2b00      	cmp	r3, #0
 800c442:	d101      	bne.n	800c448 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c444:	f000 f924 	bl	800c690 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c448:	4b5a      	ldr	r3, [pc, #360]	@ (800c5b4 <pvPortMalloc+0x188>)
 800c44a:	681a      	ldr	r2, [r3, #0]
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	4013      	ands	r3, r2
 800c450:	2b00      	cmp	r3, #0
 800c452:	f040 8095 	bne.w	800c580 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d01e      	beq.n	800c49a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800c45c:	2208      	movs	r2, #8
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	4413      	add	r3, r2
 800c462:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	f003 0307 	and.w	r3, r3, #7
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d015      	beq.n	800c49a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	f023 0307 	bic.w	r3, r3, #7
 800c474:	3308      	adds	r3, #8
 800c476:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	f003 0307 	and.w	r3, r3, #7
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d00b      	beq.n	800c49a <pvPortMalloc+0x6e>
	__asm volatile
 800c482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c486:	f383 8811 	msr	BASEPRI, r3
 800c48a:	f3bf 8f6f 	isb	sy
 800c48e:	f3bf 8f4f 	dsb	sy
 800c492:	617b      	str	r3, [r7, #20]
}
 800c494:	bf00      	nop
 800c496:	bf00      	nop
 800c498:	e7fd      	b.n	800c496 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d06f      	beq.n	800c580 <pvPortMalloc+0x154>
 800c4a0:	4b45      	ldr	r3, [pc, #276]	@ (800c5b8 <pvPortMalloc+0x18c>)
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	687a      	ldr	r2, [r7, #4]
 800c4a6:	429a      	cmp	r2, r3
 800c4a8:	d86a      	bhi.n	800c580 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c4aa:	4b44      	ldr	r3, [pc, #272]	@ (800c5bc <pvPortMalloc+0x190>)
 800c4ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c4ae:	4b43      	ldr	r3, [pc, #268]	@ (800c5bc <pvPortMalloc+0x190>)
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c4b4:	e004      	b.n	800c4c0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800c4b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c4ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c4c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4c2:	685b      	ldr	r3, [r3, #4]
 800c4c4:	687a      	ldr	r2, [r7, #4]
 800c4c6:	429a      	cmp	r2, r3
 800c4c8:	d903      	bls.n	800c4d2 <pvPortMalloc+0xa6>
 800c4ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d1f1      	bne.n	800c4b6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c4d2:	4b37      	ldr	r3, [pc, #220]	@ (800c5b0 <pvPortMalloc+0x184>)
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c4d8:	429a      	cmp	r2, r3
 800c4da:	d051      	beq.n	800c580 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c4dc:	6a3b      	ldr	r3, [r7, #32]
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	2208      	movs	r2, #8
 800c4e2:	4413      	add	r3, r2
 800c4e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c4e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4e8:	681a      	ldr	r2, [r3, #0]
 800c4ea:	6a3b      	ldr	r3, [r7, #32]
 800c4ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c4ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4f0:	685a      	ldr	r2, [r3, #4]
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	1ad2      	subs	r2, r2, r3
 800c4f6:	2308      	movs	r3, #8
 800c4f8:	005b      	lsls	r3, r3, #1
 800c4fa:	429a      	cmp	r2, r3
 800c4fc:	d920      	bls.n	800c540 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c4fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	4413      	add	r3, r2
 800c504:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c506:	69bb      	ldr	r3, [r7, #24]
 800c508:	f003 0307 	and.w	r3, r3, #7
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d00b      	beq.n	800c528 <pvPortMalloc+0xfc>
	__asm volatile
 800c510:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c514:	f383 8811 	msr	BASEPRI, r3
 800c518:	f3bf 8f6f 	isb	sy
 800c51c:	f3bf 8f4f 	dsb	sy
 800c520:	613b      	str	r3, [r7, #16]
}
 800c522:	bf00      	nop
 800c524:	bf00      	nop
 800c526:	e7fd      	b.n	800c524 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c52a:	685a      	ldr	r2, [r3, #4]
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	1ad2      	subs	r2, r2, r3
 800c530:	69bb      	ldr	r3, [r7, #24]
 800c532:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c536:	687a      	ldr	r2, [r7, #4]
 800c538:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c53a:	69b8      	ldr	r0, [r7, #24]
 800c53c:	f000 f90a 	bl	800c754 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c540:	4b1d      	ldr	r3, [pc, #116]	@ (800c5b8 <pvPortMalloc+0x18c>)
 800c542:	681a      	ldr	r2, [r3, #0]
 800c544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c546:	685b      	ldr	r3, [r3, #4]
 800c548:	1ad3      	subs	r3, r2, r3
 800c54a:	4a1b      	ldr	r2, [pc, #108]	@ (800c5b8 <pvPortMalloc+0x18c>)
 800c54c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c54e:	4b1a      	ldr	r3, [pc, #104]	@ (800c5b8 <pvPortMalloc+0x18c>)
 800c550:	681a      	ldr	r2, [r3, #0]
 800c552:	4b1b      	ldr	r3, [pc, #108]	@ (800c5c0 <pvPortMalloc+0x194>)
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	429a      	cmp	r2, r3
 800c558:	d203      	bcs.n	800c562 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c55a:	4b17      	ldr	r3, [pc, #92]	@ (800c5b8 <pvPortMalloc+0x18c>)
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	4a18      	ldr	r2, [pc, #96]	@ (800c5c0 <pvPortMalloc+0x194>)
 800c560:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c564:	685a      	ldr	r2, [r3, #4]
 800c566:	4b13      	ldr	r3, [pc, #76]	@ (800c5b4 <pvPortMalloc+0x188>)
 800c568:	681b      	ldr	r3, [r3, #0]
 800c56a:	431a      	orrs	r2, r3
 800c56c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c56e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c572:	2200      	movs	r2, #0
 800c574:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c576:	4b13      	ldr	r3, [pc, #76]	@ (800c5c4 <pvPortMalloc+0x198>)
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	3301      	adds	r3, #1
 800c57c:	4a11      	ldr	r2, [pc, #68]	@ (800c5c4 <pvPortMalloc+0x198>)
 800c57e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c580:	f7fe fa4a 	bl	800aa18 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c584:	69fb      	ldr	r3, [r7, #28]
 800c586:	f003 0307 	and.w	r3, r3, #7
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d00b      	beq.n	800c5a6 <pvPortMalloc+0x17a>
	__asm volatile
 800c58e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c592:	f383 8811 	msr	BASEPRI, r3
 800c596:	f3bf 8f6f 	isb	sy
 800c59a:	f3bf 8f4f 	dsb	sy
 800c59e:	60fb      	str	r3, [r7, #12]
}
 800c5a0:	bf00      	nop
 800c5a2:	bf00      	nop
 800c5a4:	e7fd      	b.n	800c5a2 <pvPortMalloc+0x176>
	return pvReturn;
 800c5a6:	69fb      	ldr	r3, [r7, #28]
}
 800c5a8:	4618      	mov	r0, r3
 800c5aa:	3728      	adds	r7, #40	@ 0x28
 800c5ac:	46bd      	mov	sp, r7
 800c5ae:	bd80      	pop	{r7, pc}
 800c5b0:	20001b04 	.word	0x20001b04
 800c5b4:	20001b18 	.word	0x20001b18
 800c5b8:	20001b08 	.word	0x20001b08
 800c5bc:	20001afc 	.word	0x20001afc
 800c5c0:	20001b0c 	.word	0x20001b0c
 800c5c4:	20001b10 	.word	0x20001b10

0800c5c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c5c8:	b580      	push	{r7, lr}
 800c5ca:	b086      	sub	sp, #24
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d04f      	beq.n	800c67a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c5da:	2308      	movs	r3, #8
 800c5dc:	425b      	negs	r3, r3
 800c5de:	697a      	ldr	r2, [r7, #20]
 800c5e0:	4413      	add	r3, r2
 800c5e2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c5e4:	697b      	ldr	r3, [r7, #20]
 800c5e6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c5e8:	693b      	ldr	r3, [r7, #16]
 800c5ea:	685a      	ldr	r2, [r3, #4]
 800c5ec:	4b25      	ldr	r3, [pc, #148]	@ (800c684 <vPortFree+0xbc>)
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	4013      	ands	r3, r2
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d10b      	bne.n	800c60e <vPortFree+0x46>
	__asm volatile
 800c5f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5fa:	f383 8811 	msr	BASEPRI, r3
 800c5fe:	f3bf 8f6f 	isb	sy
 800c602:	f3bf 8f4f 	dsb	sy
 800c606:	60fb      	str	r3, [r7, #12]
}
 800c608:	bf00      	nop
 800c60a:	bf00      	nop
 800c60c:	e7fd      	b.n	800c60a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c60e:	693b      	ldr	r3, [r7, #16]
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	2b00      	cmp	r3, #0
 800c614:	d00b      	beq.n	800c62e <vPortFree+0x66>
	__asm volatile
 800c616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c61a:	f383 8811 	msr	BASEPRI, r3
 800c61e:	f3bf 8f6f 	isb	sy
 800c622:	f3bf 8f4f 	dsb	sy
 800c626:	60bb      	str	r3, [r7, #8]
}
 800c628:	bf00      	nop
 800c62a:	bf00      	nop
 800c62c:	e7fd      	b.n	800c62a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c62e:	693b      	ldr	r3, [r7, #16]
 800c630:	685a      	ldr	r2, [r3, #4]
 800c632:	4b14      	ldr	r3, [pc, #80]	@ (800c684 <vPortFree+0xbc>)
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	4013      	ands	r3, r2
 800c638:	2b00      	cmp	r3, #0
 800c63a:	d01e      	beq.n	800c67a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c63c:	693b      	ldr	r3, [r7, #16]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	2b00      	cmp	r3, #0
 800c642:	d11a      	bne.n	800c67a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c644:	693b      	ldr	r3, [r7, #16]
 800c646:	685a      	ldr	r2, [r3, #4]
 800c648:	4b0e      	ldr	r3, [pc, #56]	@ (800c684 <vPortFree+0xbc>)
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	43db      	mvns	r3, r3
 800c64e:	401a      	ands	r2, r3
 800c650:	693b      	ldr	r3, [r7, #16]
 800c652:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c654:	f7fe f99a 	bl	800a98c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c658:	693b      	ldr	r3, [r7, #16]
 800c65a:	685a      	ldr	r2, [r3, #4]
 800c65c:	4b0a      	ldr	r3, [pc, #40]	@ (800c688 <vPortFree+0xc0>)
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	4413      	add	r3, r2
 800c662:	4a09      	ldr	r2, [pc, #36]	@ (800c688 <vPortFree+0xc0>)
 800c664:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c666:	6938      	ldr	r0, [r7, #16]
 800c668:	f000 f874 	bl	800c754 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c66c:	4b07      	ldr	r3, [pc, #28]	@ (800c68c <vPortFree+0xc4>)
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	3301      	adds	r3, #1
 800c672:	4a06      	ldr	r2, [pc, #24]	@ (800c68c <vPortFree+0xc4>)
 800c674:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c676:	f7fe f9cf 	bl	800aa18 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c67a:	bf00      	nop
 800c67c:	3718      	adds	r7, #24
 800c67e:	46bd      	mov	sp, r7
 800c680:	bd80      	pop	{r7, pc}
 800c682:	bf00      	nop
 800c684:	20001b18 	.word	0x20001b18
 800c688:	20001b08 	.word	0x20001b08
 800c68c:	20001b14 	.word	0x20001b14

0800c690 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c690:	b480      	push	{r7}
 800c692:	b085      	sub	sp, #20
 800c694:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c696:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800c69a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c69c:	4b27      	ldr	r3, [pc, #156]	@ (800c73c <prvHeapInit+0xac>)
 800c69e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	f003 0307 	and.w	r3, r3, #7
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	d00c      	beq.n	800c6c4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	3307      	adds	r3, #7
 800c6ae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	f023 0307 	bic.w	r3, r3, #7
 800c6b6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c6b8:	68ba      	ldr	r2, [r7, #8]
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	1ad3      	subs	r3, r2, r3
 800c6be:	4a1f      	ldr	r2, [pc, #124]	@ (800c73c <prvHeapInit+0xac>)
 800c6c0:	4413      	add	r3, r2
 800c6c2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c6c8:	4a1d      	ldr	r2, [pc, #116]	@ (800c740 <prvHeapInit+0xb0>)
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c6ce:	4b1c      	ldr	r3, [pc, #112]	@ (800c740 <prvHeapInit+0xb0>)
 800c6d0:	2200      	movs	r2, #0
 800c6d2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	68ba      	ldr	r2, [r7, #8]
 800c6d8:	4413      	add	r3, r2
 800c6da:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c6dc:	2208      	movs	r2, #8
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	1a9b      	subs	r3, r3, r2
 800c6e2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	f023 0307 	bic.w	r3, r3, #7
 800c6ea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	4a15      	ldr	r2, [pc, #84]	@ (800c744 <prvHeapInit+0xb4>)
 800c6f0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c6f2:	4b14      	ldr	r3, [pc, #80]	@ (800c744 <prvHeapInit+0xb4>)
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	2200      	movs	r2, #0
 800c6f8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c6fa:	4b12      	ldr	r3, [pc, #72]	@ (800c744 <prvHeapInit+0xb4>)
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	2200      	movs	r2, #0
 800c700:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c706:	683b      	ldr	r3, [r7, #0]
 800c708:	68fa      	ldr	r2, [r7, #12]
 800c70a:	1ad2      	subs	r2, r2, r3
 800c70c:	683b      	ldr	r3, [r7, #0]
 800c70e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c710:	4b0c      	ldr	r3, [pc, #48]	@ (800c744 <prvHeapInit+0xb4>)
 800c712:	681a      	ldr	r2, [r3, #0]
 800c714:	683b      	ldr	r3, [r7, #0]
 800c716:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c718:	683b      	ldr	r3, [r7, #0]
 800c71a:	685b      	ldr	r3, [r3, #4]
 800c71c:	4a0a      	ldr	r2, [pc, #40]	@ (800c748 <prvHeapInit+0xb8>)
 800c71e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c720:	683b      	ldr	r3, [r7, #0]
 800c722:	685b      	ldr	r3, [r3, #4]
 800c724:	4a09      	ldr	r2, [pc, #36]	@ (800c74c <prvHeapInit+0xbc>)
 800c726:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c728:	4b09      	ldr	r3, [pc, #36]	@ (800c750 <prvHeapInit+0xc0>)
 800c72a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c72e:	601a      	str	r2, [r3, #0]
}
 800c730:	bf00      	nop
 800c732:	3714      	adds	r7, #20
 800c734:	46bd      	mov	sp, r7
 800c736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c73a:	4770      	bx	lr
 800c73c:	20000f44 	.word	0x20000f44
 800c740:	20001afc 	.word	0x20001afc
 800c744:	20001b04 	.word	0x20001b04
 800c748:	20001b0c 	.word	0x20001b0c
 800c74c:	20001b08 	.word	0x20001b08
 800c750:	20001b18 	.word	0x20001b18

0800c754 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c754:	b480      	push	{r7}
 800c756:	b085      	sub	sp, #20
 800c758:	af00      	add	r7, sp, #0
 800c75a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c75c:	4b28      	ldr	r3, [pc, #160]	@ (800c800 <prvInsertBlockIntoFreeList+0xac>)
 800c75e:	60fb      	str	r3, [r7, #12]
 800c760:	e002      	b.n	800c768 <prvInsertBlockIntoFreeList+0x14>
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	60fb      	str	r3, [r7, #12]
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	687a      	ldr	r2, [r7, #4]
 800c76e:	429a      	cmp	r2, r3
 800c770:	d8f7      	bhi.n	800c762 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c772:	68fb      	ldr	r3, [r7, #12]
 800c774:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c776:	68fb      	ldr	r3, [r7, #12]
 800c778:	685b      	ldr	r3, [r3, #4]
 800c77a:	68ba      	ldr	r2, [r7, #8]
 800c77c:	4413      	add	r3, r2
 800c77e:	687a      	ldr	r2, [r7, #4]
 800c780:	429a      	cmp	r2, r3
 800c782:	d108      	bne.n	800c796 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	685a      	ldr	r2, [r3, #4]
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	685b      	ldr	r3, [r3, #4]
 800c78c:	441a      	add	r2, r3
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	685b      	ldr	r3, [r3, #4]
 800c79e:	68ba      	ldr	r2, [r7, #8]
 800c7a0:	441a      	add	r2, r3
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	429a      	cmp	r2, r3
 800c7a8:	d118      	bne.n	800c7dc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	681a      	ldr	r2, [r3, #0]
 800c7ae:	4b15      	ldr	r3, [pc, #84]	@ (800c804 <prvInsertBlockIntoFreeList+0xb0>)
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	429a      	cmp	r2, r3
 800c7b4:	d00d      	beq.n	800c7d2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	685a      	ldr	r2, [r3, #4]
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	685b      	ldr	r3, [r3, #4]
 800c7c0:	441a      	add	r2, r3
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	681a      	ldr	r2, [r3, #0]
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	601a      	str	r2, [r3, #0]
 800c7d0:	e008      	b.n	800c7e4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c7d2:	4b0c      	ldr	r3, [pc, #48]	@ (800c804 <prvInsertBlockIntoFreeList+0xb0>)
 800c7d4:	681a      	ldr	r2, [r3, #0]
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	601a      	str	r2, [r3, #0]
 800c7da:	e003      	b.n	800c7e4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	681a      	ldr	r2, [r3, #0]
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c7e4:	68fa      	ldr	r2, [r7, #12]
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	429a      	cmp	r2, r3
 800c7ea:	d002      	beq.n	800c7f2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	687a      	ldr	r2, [r7, #4]
 800c7f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c7f2:	bf00      	nop
 800c7f4:	3714      	adds	r7, #20
 800c7f6:	46bd      	mov	sp, r7
 800c7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7fc:	4770      	bx	lr
 800c7fe:	bf00      	nop
 800c800:	20001afc 	.word	0x20001afc
 800c804:	20001b04 	.word	0x20001b04

0800c808 <usage>:
extern LCD_HandleTypeDef hlcd;

extern OPAMP_HandleTypeDef hopamp1;
extern OPAMP_HandleTypeDef hopamp2;

void usage() {
 800c808:	b580      	push	{r7, lr}
 800c80a:	af00      	add	r7, sp, #0
	usbserialPrintf( "\r\nUsage:\r\n" );
 800c80c:	4808      	ldr	r0, [pc, #32]	@ (800c830 <usage+0x28>)
 800c80e:	f001 ffdf 	bl	800e7d0 <usbserialPrintf>
	usbserialPrintf( "    Wrrrrdddd    Write 16 bit data 'dddd' into register 'rrrr'\r\n" );
 800c812:	4808      	ldr	r0, [pc, #32]	@ (800c834 <usage+0x2c>)
 800c814:	f001 ffdc 	bl	800e7d0 <usbserialPrintf>
	usbserialPrintf( "    Rrrrr        Read 16 bit data from register 'rrrr'\r\n" );
 800c818:	4807      	ldr	r0, [pc, #28]	@ (800c838 <usage+0x30>)
 800c81a:	f001 ffd9 	bl	800e7d0 <usbserialPrintf>
	usbserialPrintf( "    Register number (rrrr) is 16 bit, in hexadecimal format\r\n" );
 800c81e:	4807      	ldr	r0, [pc, #28]	@ (800c83c <usage+0x34>)
 800c820:	f001 ffd6 	bl	800e7d0 <usbserialPrintf>
	usbserialPrintf( "    Data (dddd) is 16 bit, in hexadecimal format\r\n" );
 800c824:	4806      	ldr	r0, [pc, #24]	@ (800c840 <usage+0x38>)
 800c826:	f001 ffd3 	bl	800e7d0 <usbserialPrintf>
}
 800c82a:	bf00      	nop
 800c82c:	bd80      	pop	{r7, pc}
 800c82e:	bf00      	nop
 800c830:	0800f42c 	.word	0x0800f42c
 800c834:	0800f438 	.word	0x0800f438
 800c838:	0800f47c 	.word	0x0800f47c
 800c83c:	0800f4b8 	.word	0x0800f4b8
 800c840:	0800f4f8 	.word	0x0800f4f8

0800c844 <StartDefaultTask>:

#define FMC_BASE_ADDR	( ( void * )0x60000000 )

void StartDefaultTask( void *argument ) {
 800c844:	b580      	push	{r7, lr}
 800c846:	b086      	sub	sp, #24
 800c848:	af00      	add	r7, sp, #0
 800c84a:	6078      	str	r0, [r7, #4]
	// Delay needed to allow for USB initialization
	led3( ON );
 800c84c:	2001      	movs	r0, #1
 800c84e:	f000 f8e3 	bl	800ca18 <led3>
	osDelay( 100 );
 800c852:	2064      	movs	r0, #100	@ 0x64
 800c854:	f7fc fc07 	bl	8009066 <osDelay>
	led3( OFF );
 800c858:	2000      	movs	r0, #0
 800c85a:	f000 f8dd 	bl	800ca18 <led3>
	usbserialPrintf( "\r\n" );
 800c85e:	4861      	ldr	r0, [pc, #388]	@ (800c9e4 <StartDefaultTask+0x1a0>)
 800c860:	f001 ffb6 	bl	800e7d0 <usbserialPrintf>
	usbserialPrintf( "*******************************\r\n" );
 800c864:	4860      	ldr	r0, [pc, #384]	@ (800c9e8 <StartDefaultTask+0x1a4>)
 800c866:	f001 ffb3 	bl	800e7d0 <usbserialPrintf>
	usbserialPrintf( "*   VirtLAB FMC tester v1.0   *\r\n" );
 800c86a:	4860      	ldr	r0, [pc, #384]	@ (800c9ec <StartDefaultTask+0x1a8>)
 800c86c:	f001 ffb0 	bl	800e7d0 <usbserialPrintf>
	usbserialPrintf( "*******************************\r\n" );
 800c870:	485d      	ldr	r0, [pc, #372]	@ (800c9e8 <StartDefaultTask+0x1a4>)
 800c872:	f001 ffad 	bl	800e7d0 <usbserialPrintf>
	usbserialPrintf( "\r\n" );
 800c876:	485b      	ldr	r0, [pc, #364]	@ (800c9e4 <StartDefaultTask+0x1a0>)
 800c878:	f001 ffaa 	bl	800e7d0 <usbserialPrintf>
	usbserialEchoOn();
 800c87c:	f001 ff86 	bl	800e78c <usbserialEchoOn>
	while( 1 ) {
		uint16_t regAddr;
		uint16_t regData;
		volatile uint16_t *fmcPtr = FMC_BASE_ADDR;
 800c880:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 800c884:	617b      	str	r3, [r7, #20]
		// Read command from USB serial
		usbserialPrint( ">" );
 800c886:	485a      	ldr	r0, [pc, #360]	@ (800c9f0 <StartDefaultTask+0x1ac>)
 800c888:	f001 ff2a 	bl	800e6e0 <usbserialPrint>
		uint8_t ch = usbserialReadChar();
 800c88c:	f001 ff8a 	bl	800e7a4 <usbserialReadChar>
 800c890:	4603      	mov	r3, r0
 800c892:	74fb      	strb	r3, [r7, #19]
		switch( ch ) {
 800c894:	7cfb      	ldrb	r3, [r7, #19]
 800c896:	2b3f      	cmp	r3, #63	@ 0x3f
 800c898:	f000 809a 	beq.w	800c9d0 <StartDefaultTask+0x18c>
 800c89c:	2b3f      	cmp	r3, #63	@ 0x3f
 800c89e:	f2c0 809a 	blt.w	800c9d6 <StartDefaultTask+0x192>
 800c8a2:	2b77      	cmp	r3, #119	@ 0x77
 800c8a4:	f300 8097 	bgt.w	800c9d6 <StartDefaultTask+0x192>
 800c8a8:	2b48      	cmp	r3, #72	@ 0x48
 800c8aa:	f2c0 8094 	blt.w	800c9d6 <StartDefaultTask+0x192>
 800c8ae:	3b48      	subs	r3, #72	@ 0x48
 800c8b0:	2b2f      	cmp	r3, #47	@ 0x2f
 800c8b2:	f200 8090 	bhi.w	800c9d6 <StartDefaultTask+0x192>
 800c8b6:	a201      	add	r2, pc, #4	@ (adr r2, 800c8bc <StartDefaultTask+0x78>)
 800c8b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8bc:	0800c9d1 	.word	0x0800c9d1
 800c8c0:	0800c9d7 	.word	0x0800c9d7
 800c8c4:	0800c9d7 	.word	0x0800c9d7
 800c8c8:	0800c9d7 	.word	0x0800c9d7
 800c8cc:	0800c9d7 	.word	0x0800c9d7
 800c8d0:	0800c9d7 	.word	0x0800c9d7
 800c8d4:	0800c9d7 	.word	0x0800c9d7
 800c8d8:	0800c9d7 	.word	0x0800c9d7
 800c8dc:	0800c9d7 	.word	0x0800c9d7
 800c8e0:	0800c9d7 	.word	0x0800c9d7
 800c8e4:	0800c97d 	.word	0x0800c97d
 800c8e8:	0800c9d7 	.word	0x0800c9d7
 800c8ec:	0800c9d7 	.word	0x0800c9d7
 800c8f0:	0800c9d7 	.word	0x0800c9d7
 800c8f4:	0800c9d7 	.word	0x0800c9d7
 800c8f8:	0800c9a7 	.word	0x0800c9a7
 800c8fc:	0800c9d7 	.word	0x0800c9d7
 800c900:	0800c9d7 	.word	0x0800c9d7
 800c904:	0800c9d7 	.word	0x0800c9d7
 800c908:	0800c9d7 	.word	0x0800c9d7
 800c90c:	0800c9d7 	.word	0x0800c9d7
 800c910:	0800c9d7 	.word	0x0800c9d7
 800c914:	0800c9d7 	.word	0x0800c9d7
 800c918:	0800c9d7 	.word	0x0800c9d7
 800c91c:	0800c9d7 	.word	0x0800c9d7
 800c920:	0800c9d7 	.word	0x0800c9d7
 800c924:	0800c9d7 	.word	0x0800c9d7
 800c928:	0800c9d7 	.word	0x0800c9d7
 800c92c:	0800c9d7 	.word	0x0800c9d7
 800c930:	0800c9d7 	.word	0x0800c9d7
 800c934:	0800c9d7 	.word	0x0800c9d7
 800c938:	0800c9d7 	.word	0x0800c9d7
 800c93c:	0800c9d1 	.word	0x0800c9d1
 800c940:	0800c9d7 	.word	0x0800c9d7
 800c944:	0800c9d7 	.word	0x0800c9d7
 800c948:	0800c9d7 	.word	0x0800c9d7
 800c94c:	0800c9d7 	.word	0x0800c9d7
 800c950:	0800c9d7 	.word	0x0800c9d7
 800c954:	0800c9d7 	.word	0x0800c9d7
 800c958:	0800c9d7 	.word	0x0800c9d7
 800c95c:	0800c9d7 	.word	0x0800c9d7
 800c960:	0800c9d7 	.word	0x0800c9d7
 800c964:	0800c97d 	.word	0x0800c97d
 800c968:	0800c9d7 	.word	0x0800c9d7
 800c96c:	0800c9d7 	.word	0x0800c9d7
 800c970:	0800c9d7 	.word	0x0800c9d7
 800c974:	0800c9d7 	.word	0x0800c9d7
 800c978:	0800c9a7 	.word	0x0800c9a7
		case 'r':
		case 'R':
			regAddr = usbserialReadHexWord16();
 800c97c:	f001 fef0 	bl	800e760 <usbserialReadHexWord16>
 800c980:	4603      	mov	r3, r0
 800c982:	823b      	strh	r3, [r7, #16]
			usbserialPrintf( "\r\nReading from register %04x: ", regAddr );
 800c984:	8a3b      	ldrh	r3, [r7, #16]
 800c986:	4619      	mov	r1, r3
 800c988:	481a      	ldr	r0, [pc, #104]	@ (800c9f4 <StartDefaultTask+0x1b0>)
 800c98a:	f001 ff21 	bl	800e7d0 <usbserialPrintf>
			regData = fmcPtr[regAddr];
 800c98e:	8a3b      	ldrh	r3, [r7, #16]
 800c990:	005b      	lsls	r3, r3, #1
 800c992:	697a      	ldr	r2, [r7, #20]
 800c994:	4413      	add	r3, r2
 800c996:	881b      	ldrh	r3, [r3, #0]
 800c998:	81fb      	strh	r3, [r7, #14]
			usbserialPrintf( "%04x\r\n", regData );
 800c99a:	89fb      	ldrh	r3, [r7, #14]
 800c99c:	4619      	mov	r1, r3
 800c99e:	4816      	ldr	r0, [pc, #88]	@ (800c9f8 <StartDefaultTask+0x1b4>)
 800c9a0:	f001 ff16 	bl	800e7d0 <usbserialPrintf>
			break;
 800c9a4:	e01d      	b.n	800c9e2 <StartDefaultTask+0x19e>
		case 'w':
		case 'W':
			regAddr = usbserialReadHexWord16();
 800c9a6:	f001 fedb 	bl	800e760 <usbserialReadHexWord16>
 800c9aa:	4603      	mov	r3, r0
 800c9ac:	823b      	strh	r3, [r7, #16]
			regData = usbserialReadHexWord16();
 800c9ae:	f001 fed7 	bl	800e760 <usbserialReadHexWord16>
 800c9b2:	4603      	mov	r3, r0
 800c9b4:	81fb      	strh	r3, [r7, #14]
			usbserialPrintf( "\r\nWriting %04x to register %04x\r\n", regData, regAddr );
 800c9b6:	89fb      	ldrh	r3, [r7, #14]
 800c9b8:	8a3a      	ldrh	r2, [r7, #16]
 800c9ba:	4619      	mov	r1, r3
 800c9bc:	480f      	ldr	r0, [pc, #60]	@ (800c9fc <StartDefaultTask+0x1b8>)
 800c9be:	f001 ff07 	bl	800e7d0 <usbserialPrintf>
			fmcPtr[regAddr] = regData;
 800c9c2:	8a3b      	ldrh	r3, [r7, #16]
 800c9c4:	005b      	lsls	r3, r3, #1
 800c9c6:	697a      	ldr	r2, [r7, #20]
 800c9c8:	4413      	add	r3, r2
 800c9ca:	89fa      	ldrh	r2, [r7, #14]
 800c9cc:	801a      	strh	r2, [r3, #0]
			break;
 800c9ce:	e008      	b.n	800c9e2 <StartDefaultTask+0x19e>
		case 'h':
		case 'H':
		case '?':
			usage();
 800c9d0:	f7ff ff1a 	bl	800c808 <usage>
			break;
 800c9d4:	e005      	b.n	800c9e2 <StartDefaultTask+0x19e>
		default:
			usbserialPrint( "\r\nSyntax error\r\n" );
 800c9d6:	480a      	ldr	r0, [pc, #40]	@ (800ca00 <StartDefaultTask+0x1bc>)
 800c9d8:	f001 fe82 	bl	800e6e0 <usbserialPrint>
			usage();
 800c9dc:	f7ff ff14 	bl	800c808 <usage>
			break;
 800c9e0:	bf00      	nop
	while( 1 ) {
 800c9e2:	e74d      	b.n	800c880 <StartDefaultTask+0x3c>
 800c9e4:	0800f52c 	.word	0x0800f52c
 800c9e8:	0800f530 	.word	0x0800f530
 800c9ec:	0800f554 	.word	0x0800f554
 800c9f0:	0800f578 	.word	0x0800f578
 800c9f4:	0800f57c 	.word	0x0800f57c
 800c9f8:	0800f59c 	.word	0x0800f59c
 800c9fc:	0800f5a4 	.word	0x0800f5a4
 800ca00:	0800f5c8 	.word	0x0800f5c8

0800ca04 <vPortSuppressTicksAndSleep>:

/* USER CODE END FunctionPrototypes */

/* USER CODE BEGIN VPORT_SUPPORT_TICKS_AND_SLEEP */
__weak void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
{
 800ca04:	b480      	push	{r7}
 800ca06:	b083      	sub	sp, #12
 800ca08:	af00      	add	r7, sp, #0
 800ca0a:	6078      	str	r0, [r7, #4]
  // Generated when configUSE_TICKLESS_IDLE == 2.
  // Function called in tasks.c (in portTASK_FUNCTION).
  // TO BE COMPLETED or TO BE REPLACED by a user one, overriding that weak one.
}
 800ca0c:	bf00      	nop
 800ca0e:	370c      	adds	r7, #12
 800ca10:	46bd      	mov	sp, r7
 800ca12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca16:	4770      	bx	lr

0800ca18 <led3>:
	} else if( status == OFF ) {
		HAL_GPIO_WritePin( LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET );
	}
}

void led3( int status ) {
 800ca18:	b580      	push	{r7, lr}
 800ca1a:	b082      	sub	sp, #8
 800ca1c:	af00      	add	r7, sp, #0
 800ca1e:	6078      	str	r0, [r7, #4]
	if( status == ON ) {
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	2b01      	cmp	r3, #1
 800ca24:	d106      	bne.n	800ca34 <led3+0x1c>
		HAL_GPIO_WritePin( LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET );
 800ca26:	2201      	movs	r2, #1
 800ca28:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800ca2c:	4808      	ldr	r0, [pc, #32]	@ (800ca50 <led3+0x38>)
 800ca2e:	f7f5 fa0d 	bl	8001e4c <HAL_GPIO_WritePin>
	} else if( status == OFF ) {
		HAL_GPIO_WritePin( LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET );
	}
}
 800ca32:	e008      	b.n	800ca46 <led3+0x2e>
	} else if( status == OFF ) {
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d105      	bne.n	800ca46 <led3+0x2e>
		HAL_GPIO_WritePin( LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET );
 800ca3a:	2200      	movs	r2, #0
 800ca3c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800ca40:	4803      	ldr	r0, [pc, #12]	@ (800ca50 <led3+0x38>)
 800ca42:	f7f5 fa03 	bl	8001e4c <HAL_GPIO_WritePin>
}
 800ca46:	bf00      	nop
 800ca48:	3708      	adds	r7, #8
 800ca4a:	46bd      	mov	sp, r7
 800ca4c:	bd80      	pop	{r7, pc}
 800ca4e:	bf00      	nop
 800ca50:	48000800 	.word	0x48000800

0800ca54 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800ca54:	b480      	push	{r7}
 800ca56:	b083      	sub	sp, #12
 800ca58:	af00      	add	r7, sp, #0
 800ca5a:	6078      	str	r0, [r7, #4]
 800ca5c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	683a      	ldr	r2, [r7, #0]
 800ca62:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800ca64:	bf00      	nop
 800ca66:	370c      	adds	r7, #12
 800ca68:	46bd      	mov	sp, r7
 800ca6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca6e:	4770      	bx	lr

0800ca70 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800ca70:	b480      	push	{r7}
 800ca72:	b085      	sub	sp, #20
 800ca74:	af00      	add	r7, sp, #0
 800ca76:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800ca78:	4b08      	ldr	r3, [pc, #32]	@ (800ca9c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800ca7a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ca7c:	4907      	ldr	r1, [pc, #28]	@ (800ca9c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	4313      	orrs	r3, r2
 800ca82:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800ca84:	4b05      	ldr	r3, [pc, #20]	@ (800ca9c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800ca86:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	4013      	ands	r3, r2
 800ca8c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800ca8e:	68fb      	ldr	r3, [r7, #12]
}
 800ca90:	bf00      	nop
 800ca92:	3714      	adds	r7, #20
 800ca94:	46bd      	mov	sp, r7
 800ca96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca9a:	4770      	bx	lr
 800ca9c:	40021000 	.word	0x40021000

0800caa0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800caa0:	b580      	push	{r7, lr}
 800caa2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800caa4:	f7f3 fbfc 	bl	80002a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800caa8:	f000 f836 	bl	800cb18 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800caac:	f000 f887 	bl	800cbbe <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800cab0:	f000 fae2 	bl	800d078 <MX_GPIO_Init>
  MX_DAC1_Init();
 800cab4:	f000 f9b8 	bl	800ce28 <MX_DAC1_Init>
  MX_OPAMP1_Init();
 800cab8:	f000 fa2a 	bl	800cf10 <MX_OPAMP1_Init>
  MX_OPAMP2_Init();
 800cabc:	f000 fa50 	bl	800cf60 <MX_OPAMP2_Init>
  MX_ADC1_Init();
 800cac0:	f000 f8aa 	bl	800cc18 <MX_ADC1_Init>
  MX_ADC3_Init();
 800cac4:	f000 f920 	bl	800cd08 <MX_ADC3_Init>
  MX_COMP1_Init();
 800cac8:	f000 f982 	bl	800cdd0 <MX_COMP1_Init>
  MX_LCD_Init();
 800cacc:	f000 f9e8 	bl	800cea0 <MX_LCD_Init>
  MX_FMC_Init();
 800cad0:	f000 fa6e 	bl	800cfb0 <MX_FMC_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800cad4:	f7fc f91c 	bl	8008d10 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800cad8:	4a09      	ldr	r2, [pc, #36]	@ (800cb00 <main+0x60>)
 800cada:	2100      	movs	r1, #0
 800cadc:	4809      	ldr	r0, [pc, #36]	@ (800cb04 <main+0x64>)
 800cade:	f7fc f961 	bl	8008da4 <osThreadNew>
 800cae2:	4603      	mov	r3, r0
 800cae4:	4a08      	ldr	r2, [pc, #32]	@ (800cb08 <main+0x68>)
 800cae6:	6013      	str	r3, [r2, #0]

  /* creation of usbTxTask */
  usbTxTaskHandle = osThreadNew(StartUsbTxTask, NULL, &usbTxTask_attributes);
 800cae8:	4a08      	ldr	r2, [pc, #32]	@ (800cb0c <main+0x6c>)
 800caea:	2100      	movs	r1, #0
 800caec:	4808      	ldr	r0, [pc, #32]	@ (800cb10 <main+0x70>)
 800caee:	f7fc f959 	bl	8008da4 <osThreadNew>
 800caf2:	4603      	mov	r3, r0
 800caf4:	4a07      	ldr	r2, [pc, #28]	@ (800cb14 <main+0x74>)
 800caf6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800caf8:	f7fc f92e 	bl	8008d58 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800cafc:	bf00      	nop
 800cafe:	e7fd      	b.n	800cafc <main+0x5c>
 800cb00:	0800f624 	.word	0x0800f624
 800cb04:	0800c845 	.word	0x0800c845
 800cb08:	20001d20 	.word	0x20001d20
 800cb0c:	0800f648 	.word	0x0800f648
 800cb10:	0800e821 	.word	0x0800e821
 800cb14:	20002dcc 	.word	0x20002dcc

0800cb18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800cb18:	b580      	push	{r7, lr}
 800cb1a:	b096      	sub	sp, #88	@ 0x58
 800cb1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800cb1e:	f107 0314 	add.w	r3, r7, #20
 800cb22:	2244      	movs	r2, #68	@ 0x44
 800cb24:	2100      	movs	r1, #0
 800cb26:	4618      	mov	r0, r3
 800cb28:	f002 f842 	bl	800ebb0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800cb2c:	463b      	mov	r3, r7
 800cb2e:	2200      	movs	r2, #0
 800cb30:	601a      	str	r2, [r3, #0]
 800cb32:	605a      	str	r2, [r3, #4]
 800cb34:	609a      	str	r2, [r3, #8]
 800cb36:	60da      	str	r2, [r3, #12]
 800cb38:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800cb3a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800cb3e:	f7f6 fd05 	bl	800354c <HAL_PWREx_ControlVoltageScaling>
 800cb42:	4603      	mov	r3, r0
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	d001      	beq.n	800cb4c <SystemClock_Config+0x34>
  {
    Error_Handler();
 800cb48:	f000 fb3a 	bl	800d1c0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE
 800cb4c:	2325      	movs	r3, #37	@ 0x25
 800cb4e:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800cb50:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800cb54:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSEState = RCC_LSE_BYPASS;
 800cb56:	2305      	movs	r3, #5
 800cb58:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800cb5a:	2301      	movs	r3, #1
 800cb5c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800cb5e:	2302      	movs	r3, #2
 800cb60:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800cb62:	2303      	movs	r3, #3
 800cb64:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800cb66:	2301      	movs	r3, #1
 800cb68:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 800cb6a:	2310      	movs	r3, #16
 800cb6c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800cb6e:	2302      	movs	r3, #2
 800cb70:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800cb72:	2302      	movs	r3, #2
 800cb74:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800cb76:	2302      	movs	r3, #2
 800cb78:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800cb7a:	f107 0314 	add.w	r3, r7, #20
 800cb7e:	4618      	mov	r0, r3
 800cb80:	f7f6 fd4a 	bl	8003618 <HAL_RCC_OscConfig>
 800cb84:	4603      	mov	r3, r0
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d001      	beq.n	800cb8e <SystemClock_Config+0x76>
  {
    Error_Handler();
 800cb8a:	f000 fb19 	bl	800d1c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800cb8e:	230f      	movs	r3, #15
 800cb90:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800cb92:	2303      	movs	r3, #3
 800cb94:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800cb96:	2300      	movs	r3, #0
 800cb98:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800cb9a:	2300      	movs	r3, #0
 800cb9c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800cb9e:	2300      	movs	r3, #0
 800cba0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800cba2:	463b      	mov	r3, r7
 800cba4:	2104      	movs	r1, #4
 800cba6:	4618      	mov	r0, r3
 800cba8:	f7f7 f950 	bl	8003e4c <HAL_RCC_ClockConfig>
 800cbac:	4603      	mov	r3, r0
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d001      	beq.n	800cbb6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800cbb2:	f000 fb05 	bl	800d1c0 <Error_Handler>
  }
}
 800cbb6:	bf00      	nop
 800cbb8:	3758      	adds	r7, #88	@ 0x58
 800cbba:	46bd      	mov	sp, r7
 800cbbc:	bd80      	pop	{r7, pc}

0800cbbe <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800cbbe:	b580      	push	{r7, lr}
 800cbc0:	b0a4      	sub	sp, #144	@ 0x90
 800cbc2:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800cbc4:	1d3b      	adds	r3, r7, #4
 800cbc6:	228c      	movs	r2, #140	@ 0x8c
 800cbc8:	2100      	movs	r1, #0
 800cbca:	4618      	mov	r0, r3
 800cbcc:	f001 fff0 	bl	800ebb0 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800cbd0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800cbd4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800cbd6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800cbda:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 800cbde:	2303      	movs	r3, #3
 800cbe0:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800cbe2:	2301      	movs	r3, #1
 800cbe4:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 32;
 800cbe6:	2320      	movs	r3, #32
 800cbe8:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 800cbea:	2302      	movs	r3, #2
 800cbec:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 800cbee:	2304      	movs	r3, #4
 800cbf0:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV4;
 800cbf2:	2304      	movs	r3, #4
 800cbf4:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800cbf6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800cbfa:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800cbfc:	1d3b      	adds	r3, r7, #4
 800cbfe:	4618      	mov	r0, r3
 800cc00:	f7f7 fb64 	bl	80042cc <HAL_RCCEx_PeriphCLKConfig>
 800cc04:	4603      	mov	r3, r0
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d001      	beq.n	800cc0e <PeriphCommonClock_Config+0x50>
  {
    Error_Handler();
 800cc0a:	f000 fad9 	bl	800d1c0 <Error_Handler>
  }
}
 800cc0e:	bf00      	nop
 800cc10:	3790      	adds	r7, #144	@ 0x90
 800cc12:	46bd      	mov	sp, r7
 800cc14:	bd80      	pop	{r7, pc}
	...

0800cc18 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800cc18:	b580      	push	{r7, lr}
 800cc1a:	b08a      	sub	sp, #40	@ 0x28
 800cc1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800cc1e:	f107 031c 	add.w	r3, r7, #28
 800cc22:	2200      	movs	r2, #0
 800cc24:	601a      	str	r2, [r3, #0]
 800cc26:	605a      	str	r2, [r3, #4]
 800cc28:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800cc2a:	1d3b      	adds	r3, r7, #4
 800cc2c:	2200      	movs	r2, #0
 800cc2e:	601a      	str	r2, [r3, #0]
 800cc30:	605a      	str	r2, [r3, #4]
 800cc32:	609a      	str	r2, [r3, #8]
 800cc34:	60da      	str	r2, [r3, #12]
 800cc36:	611a      	str	r2, [r3, #16]
 800cc38:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800cc3a:	4b30      	ldr	r3, [pc, #192]	@ (800ccfc <MX_ADC1_Init+0xe4>)
 800cc3c:	4a30      	ldr	r2, [pc, #192]	@ (800cd00 <MX_ADC1_Init+0xe8>)
 800cc3e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800cc40:	4b2e      	ldr	r3, [pc, #184]	@ (800ccfc <MX_ADC1_Init+0xe4>)
 800cc42:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800cc46:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800cc48:	4b2c      	ldr	r3, [pc, #176]	@ (800ccfc <MX_ADC1_Init+0xe4>)
 800cc4a:	2200      	movs	r2, #0
 800cc4c:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800cc4e:	4b2b      	ldr	r3, [pc, #172]	@ (800ccfc <MX_ADC1_Init+0xe4>)
 800cc50:	2200      	movs	r2, #0
 800cc52:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800cc54:	4b29      	ldr	r3, [pc, #164]	@ (800ccfc <MX_ADC1_Init+0xe4>)
 800cc56:	2200      	movs	r2, #0
 800cc58:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800cc5a:	4b28      	ldr	r3, [pc, #160]	@ (800ccfc <MX_ADC1_Init+0xe4>)
 800cc5c:	2204      	movs	r2, #4
 800cc5e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800cc60:	4b26      	ldr	r3, [pc, #152]	@ (800ccfc <MX_ADC1_Init+0xe4>)
 800cc62:	2200      	movs	r2, #0
 800cc64:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800cc66:	4b25      	ldr	r3, [pc, #148]	@ (800ccfc <MX_ADC1_Init+0xe4>)
 800cc68:	2200      	movs	r2, #0
 800cc6a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800cc6c:	4b23      	ldr	r3, [pc, #140]	@ (800ccfc <MX_ADC1_Init+0xe4>)
 800cc6e:	2201      	movs	r2, #1
 800cc70:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800cc72:	4b22      	ldr	r3, [pc, #136]	@ (800ccfc <MX_ADC1_Init+0xe4>)
 800cc74:	2200      	movs	r2, #0
 800cc76:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800cc7a:	4b20      	ldr	r3, [pc, #128]	@ (800ccfc <MX_ADC1_Init+0xe4>)
 800cc7c:	2200      	movs	r2, #0
 800cc7e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800cc80:	4b1e      	ldr	r3, [pc, #120]	@ (800ccfc <MX_ADC1_Init+0xe4>)
 800cc82:	2200      	movs	r2, #0
 800cc84:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800cc86:	4b1d      	ldr	r3, [pc, #116]	@ (800ccfc <MX_ADC1_Init+0xe4>)
 800cc88:	2200      	movs	r2, #0
 800cc8a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800cc8e:	4b1b      	ldr	r3, [pc, #108]	@ (800ccfc <MX_ADC1_Init+0xe4>)
 800cc90:	2200      	movs	r2, #0
 800cc92:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800cc94:	4b19      	ldr	r3, [pc, #100]	@ (800ccfc <MX_ADC1_Init+0xe4>)
 800cc96:	2200      	movs	r2, #0
 800cc98:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800cc9c:	4817      	ldr	r0, [pc, #92]	@ (800ccfc <MX_ADC1_Init+0xe4>)
 800cc9e:	f7f3 fd47 	bl	8000730 <HAL_ADC_Init>
 800cca2:	4603      	mov	r3, r0
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d001      	beq.n	800ccac <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 800cca8:	f000 fa8a 	bl	800d1c0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800ccac:	2300      	movs	r3, #0
 800ccae:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800ccb0:	f107 031c 	add.w	r3, r7, #28
 800ccb4:	4619      	mov	r1, r3
 800ccb6:	4811      	ldr	r0, [pc, #68]	@ (800ccfc <MX_ADC1_Init+0xe4>)
 800ccb8:	f7f4 fac0 	bl	800123c <HAL_ADCEx_MultiModeConfigChannel>
 800ccbc:	4603      	mov	r3, r0
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d001      	beq.n	800ccc6 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 800ccc2:	f000 fa7d 	bl	800d1c0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800ccc6:	4b0f      	ldr	r3, [pc, #60]	@ (800cd04 <MX_ADC1_Init+0xec>)
 800ccc8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800ccca:	2306      	movs	r3, #6
 800cccc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800ccce:	2300      	movs	r3, #0
 800ccd0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800ccd2:	237f      	movs	r3, #127	@ 0x7f
 800ccd4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800ccd6:	2304      	movs	r3, #4
 800ccd8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800ccda:	2300      	movs	r3, #0
 800ccdc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800ccde:	1d3b      	adds	r3, r7, #4
 800cce0:	4619      	mov	r1, r3
 800cce2:	4806      	ldr	r0, [pc, #24]	@ (800ccfc <MX_ADC1_Init+0xe4>)
 800cce4:	f7f3 fe78 	bl	80009d8 <HAL_ADC_ConfigChannel>
 800cce8:	4603      	mov	r3, r0
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d001      	beq.n	800ccf2 <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 800ccee:	f000 fa67 	bl	800d1c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800ccf2:	bf00      	nop
 800ccf4:	3728      	adds	r7, #40	@ 0x28
 800ccf6:	46bd      	mov	sp, r7
 800ccf8:	bd80      	pop	{r7, pc}
 800ccfa:	bf00      	nop
 800ccfc:	20001b1c 	.word	0x20001b1c
 800cd00:	50040000 	.word	0x50040000
 800cd04:	04300002 	.word	0x04300002

0800cd08 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 800cd08:	b580      	push	{r7, lr}
 800cd0a:	b086      	sub	sp, #24
 800cd0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800cd0e:	463b      	mov	r3, r7
 800cd10:	2200      	movs	r2, #0
 800cd12:	601a      	str	r2, [r3, #0]
 800cd14:	605a      	str	r2, [r3, #4]
 800cd16:	609a      	str	r2, [r3, #8]
 800cd18:	60da      	str	r2, [r3, #12]
 800cd1a:	611a      	str	r2, [r3, #16]
 800cd1c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 800cd1e:	4b29      	ldr	r3, [pc, #164]	@ (800cdc4 <MX_ADC3_Init+0xbc>)
 800cd20:	4a29      	ldr	r2, [pc, #164]	@ (800cdc8 <MX_ADC3_Init+0xc0>)
 800cd22:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800cd24:	4b27      	ldr	r3, [pc, #156]	@ (800cdc4 <MX_ADC3_Init+0xbc>)
 800cd26:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800cd2a:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800cd2c:	4b25      	ldr	r3, [pc, #148]	@ (800cdc4 <MX_ADC3_Init+0xbc>)
 800cd2e:	2200      	movs	r2, #0
 800cd30:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800cd32:	4b24      	ldr	r3, [pc, #144]	@ (800cdc4 <MX_ADC3_Init+0xbc>)
 800cd34:	2200      	movs	r2, #0
 800cd36:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800cd38:	4b22      	ldr	r3, [pc, #136]	@ (800cdc4 <MX_ADC3_Init+0xbc>)
 800cd3a:	2200      	movs	r2, #0
 800cd3c:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800cd3e:	4b21      	ldr	r3, [pc, #132]	@ (800cdc4 <MX_ADC3_Init+0xbc>)
 800cd40:	2204      	movs	r2, #4
 800cd42:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800cd44:	4b1f      	ldr	r3, [pc, #124]	@ (800cdc4 <MX_ADC3_Init+0xbc>)
 800cd46:	2200      	movs	r2, #0
 800cd48:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800cd4a:	4b1e      	ldr	r3, [pc, #120]	@ (800cdc4 <MX_ADC3_Init+0xbc>)
 800cd4c:	2200      	movs	r2, #0
 800cd4e:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 1;
 800cd50:	4b1c      	ldr	r3, [pc, #112]	@ (800cdc4 <MX_ADC3_Init+0xbc>)
 800cd52:	2201      	movs	r2, #1
 800cd54:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800cd56:	4b1b      	ldr	r3, [pc, #108]	@ (800cdc4 <MX_ADC3_Init+0xbc>)
 800cd58:	2200      	movs	r2, #0
 800cd5a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800cd5e:	4b19      	ldr	r3, [pc, #100]	@ (800cdc4 <MX_ADC3_Init+0xbc>)
 800cd60:	2200      	movs	r2, #0
 800cd62:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800cd64:	4b17      	ldr	r3, [pc, #92]	@ (800cdc4 <MX_ADC3_Init+0xbc>)
 800cd66:	2200      	movs	r2, #0
 800cd68:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.DMAContinuousRequests = DISABLE;
 800cd6a:	4b16      	ldr	r3, [pc, #88]	@ (800cdc4 <MX_ADC3_Init+0xbc>)
 800cd6c:	2200      	movs	r2, #0
 800cd6e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800cd72:	4b14      	ldr	r3, [pc, #80]	@ (800cdc4 <MX_ADC3_Init+0xbc>)
 800cd74:	2200      	movs	r2, #0
 800cd76:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 800cd78:	4b12      	ldr	r3, [pc, #72]	@ (800cdc4 <MX_ADC3_Init+0xbc>)
 800cd7a:	2200      	movs	r2, #0
 800cd7c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800cd80:	4810      	ldr	r0, [pc, #64]	@ (800cdc4 <MX_ADC3_Init+0xbc>)
 800cd82:	f7f3 fcd5 	bl	8000730 <HAL_ADC_Init>
 800cd86:	4603      	mov	r3, r0
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d001      	beq.n	800cd90 <MX_ADC3_Init+0x88>
  {
    Error_Handler();
 800cd8c:	f000 fa18 	bl	800d1c0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800cd90:	4b0e      	ldr	r3, [pc, #56]	@ (800cdcc <MX_ADC3_Init+0xc4>)
 800cd92:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800cd94:	2306      	movs	r3, #6
 800cd96:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800cd98:	2300      	movs	r3, #0
 800cd9a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800cd9c:	237f      	movs	r3, #127	@ 0x7f
 800cd9e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800cda0:	2304      	movs	r3, #4
 800cda2:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800cda4:	2300      	movs	r3, #0
 800cda6:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800cda8:	463b      	mov	r3, r7
 800cdaa:	4619      	mov	r1, r3
 800cdac:	4805      	ldr	r0, [pc, #20]	@ (800cdc4 <MX_ADC3_Init+0xbc>)
 800cdae:	f7f3 fe13 	bl	80009d8 <HAL_ADC_ConfigChannel>
 800cdb2:	4603      	mov	r3, r0
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d001      	beq.n	800cdbc <MX_ADC3_Init+0xb4>
  {
    Error_Handler();
 800cdb8:	f000 fa02 	bl	800d1c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800cdbc:	bf00      	nop
 800cdbe:	3718      	adds	r7, #24
 800cdc0:	46bd      	mov	sp, r7
 800cdc2:	bd80      	pop	{r7, pc}
 800cdc4:	20001b84 	.word	0x20001b84
 800cdc8:	50040200 	.word	0x50040200
 800cdcc:	3ac04000 	.word	0x3ac04000

0800cdd0 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 800cdd0:	b580      	push	{r7, lr}
 800cdd2:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 800cdd4:	4b12      	ldr	r3, [pc, #72]	@ (800ce20 <MX_COMP1_Init+0x50>)
 800cdd6:	4a13      	ldr	r2, [pc, #76]	@ (800ce24 <MX_COMP1_Init+0x54>)
 800cdd8:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InvertingInput = COMP_INPUT_MINUS_IO2;
 800cdda:	4b11      	ldr	r3, [pc, #68]	@ (800ce20 <MX_COMP1_Init+0x50>)
 800cddc:	2270      	movs	r2, #112	@ 0x70
 800cdde:	611a      	str	r2, [r3, #16]
  hcomp1.Init.NonInvertingInput = COMP_INPUT_PLUS_IO1;
 800cde0:	4b0f      	ldr	r3, [pc, #60]	@ (800ce20 <MX_COMP1_Init+0x50>)
 800cde2:	2200      	movs	r2, #0
 800cde4:	60da      	str	r2, [r3, #12]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800cde6:	4b0e      	ldr	r3, [pc, #56]	@ (800ce20 <MX_COMP1_Init+0x50>)
 800cde8:	2200      	movs	r2, #0
 800cdea:	619a      	str	r2, [r3, #24]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 800cdec:	4b0c      	ldr	r3, [pc, #48]	@ (800ce20 <MX_COMP1_Init+0x50>)
 800cdee:	2200      	movs	r2, #0
 800cdf0:	615a      	str	r2, [r3, #20]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800cdf2:	4b0b      	ldr	r3, [pc, #44]	@ (800ce20 <MX_COMP1_Init+0x50>)
 800cdf4:	2200      	movs	r2, #0
 800cdf6:	61da      	str	r2, [r3, #28]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 800cdf8:	4b09      	ldr	r3, [pc, #36]	@ (800ce20 <MX_COMP1_Init+0x50>)
 800cdfa:	2200      	movs	r2, #0
 800cdfc:	609a      	str	r2, [r3, #8]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 800cdfe:	4b08      	ldr	r3, [pc, #32]	@ (800ce20 <MX_COMP1_Init+0x50>)
 800ce00:	2200      	movs	r2, #0
 800ce02:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 800ce04:	4b06      	ldr	r3, [pc, #24]	@ (800ce20 <MX_COMP1_Init+0x50>)
 800ce06:	2200      	movs	r2, #0
 800ce08:	621a      	str	r2, [r3, #32]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 800ce0a:	4805      	ldr	r0, [pc, #20]	@ (800ce20 <MX_COMP1_Init+0x50>)
 800ce0c:	f7f4 fb6e 	bl	80014ec <HAL_COMP_Init>
 800ce10:	4603      	mov	r3, r0
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d001      	beq.n	800ce1a <MX_COMP1_Init+0x4a>
  {
    Error_Handler();
 800ce16:	f000 f9d3 	bl	800d1c0 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 800ce1a:	bf00      	nop
 800ce1c:	bd80      	pop	{r7, pc}
 800ce1e:	bf00      	nop
 800ce20:	20001bec 	.word	0x20001bec
 800ce24:	40010200 	.word	0x40010200

0800ce28 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 800ce28:	b580      	push	{r7, lr}
 800ce2a:	b08a      	sub	sp, #40	@ 0x28
 800ce2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800ce2e:	1d3b      	adds	r3, r7, #4
 800ce30:	2224      	movs	r2, #36	@ 0x24
 800ce32:	2100      	movs	r1, #0
 800ce34:	4618      	mov	r0, r3
 800ce36:	f001 febb 	bl	800ebb0 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800ce3a:	4b17      	ldr	r3, [pc, #92]	@ (800ce98 <MX_DAC1_Init+0x70>)
 800ce3c:	4a17      	ldr	r2, [pc, #92]	@ (800ce9c <MX_DAC1_Init+0x74>)
 800ce3e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800ce40:	4815      	ldr	r0, [pc, #84]	@ (800ce98 <MX_DAC1_Init+0x70>)
 800ce42:	f7f4 fd27 	bl	8001894 <HAL_DAC_Init>
 800ce46:	4603      	mov	r3, r0
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d001      	beq.n	800ce50 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800ce4c:	f000 f9b8 	bl	800d1c0 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800ce50:	2300      	movs	r3, #0
 800ce52:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800ce54:	2300      	movs	r3, #0
 800ce56:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800ce58:	2300      	movs	r3, #0
 800ce5a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_ENABLE;
 800ce5c:	2301      	movs	r3, #1
 800ce5e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800ce60:	2300      	movs	r3, #0
 800ce62:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800ce64:	1d3b      	adds	r3, r7, #4
 800ce66:	2200      	movs	r2, #0
 800ce68:	4619      	mov	r1, r3
 800ce6a:	480b      	ldr	r0, [pc, #44]	@ (800ce98 <MX_DAC1_Init+0x70>)
 800ce6c:	f7f4 fd34 	bl	80018d8 <HAL_DAC_ConfigChannel>
 800ce70:	4603      	mov	r3, r0
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d001      	beq.n	800ce7a <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 800ce76:	f000 f9a3 	bl	800d1c0 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800ce7a:	1d3b      	adds	r3, r7, #4
 800ce7c:	2210      	movs	r2, #16
 800ce7e:	4619      	mov	r1, r3
 800ce80:	4805      	ldr	r0, [pc, #20]	@ (800ce98 <MX_DAC1_Init+0x70>)
 800ce82:	f7f4 fd29 	bl	80018d8 <HAL_DAC_ConfigChannel>
 800ce86:	4603      	mov	r3, r0
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d001      	beq.n	800ce90 <MX_DAC1_Init+0x68>
  {
    Error_Handler();
 800ce8c:	f000 f998 	bl	800d1c0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800ce90:	bf00      	nop
 800ce92:	3728      	adds	r7, #40	@ 0x28
 800ce94:	46bd      	mov	sp, r7
 800ce96:	bd80      	pop	{r7, pc}
 800ce98:	20001c18 	.word	0x20001c18
 800ce9c:	40007400 	.word	0x40007400

0800cea0 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 800cea0:	b580      	push	{r7, lr}
 800cea2:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 800cea4:	4b18      	ldr	r3, [pc, #96]	@ (800cf08 <MX_LCD_Init+0x68>)
 800cea6:	4a19      	ldr	r2, [pc, #100]	@ (800cf0c <MX_LCD_Init+0x6c>)
 800cea8:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 800ceaa:	4b17      	ldr	r3, [pc, #92]	@ (800cf08 <MX_LCD_Init+0x68>)
 800ceac:	2200      	movs	r2, #0
 800ceae:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 800ceb0:	4b15      	ldr	r3, [pc, #84]	@ (800cf08 <MX_LCD_Init+0x68>)
 800ceb2:	2200      	movs	r2, #0
 800ceb4:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 800ceb6:	4b14      	ldr	r3, [pc, #80]	@ (800cf08 <MX_LCD_Init+0x68>)
 800ceb8:	220c      	movs	r2, #12
 800ceba:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 800cebc:	4b12      	ldr	r3, [pc, #72]	@ (800cf08 <MX_LCD_Init+0x68>)
 800cebe:	2200      	movs	r2, #0
 800cec0:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 800cec2:	4b11      	ldr	r3, [pc, #68]	@ (800cf08 <MX_LCD_Init+0x68>)
 800cec4:	2200      	movs	r2, #0
 800cec6:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 800cec8:	4b0f      	ldr	r3, [pc, #60]	@ (800cf08 <MX_LCD_Init+0x68>)
 800ceca:	2200      	movs	r2, #0
 800cecc:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 800cece:	4b0e      	ldr	r3, [pc, #56]	@ (800cf08 <MX_LCD_Init+0x68>)
 800ced0:	2200      	movs	r2, #0
 800ced2:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 800ced4:	4b0c      	ldr	r3, [pc, #48]	@ (800cf08 <MX_LCD_Init+0x68>)
 800ced6:	2200      	movs	r2, #0
 800ced8:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 800ceda:	4b0b      	ldr	r3, [pc, #44]	@ (800cf08 <MX_LCD_Init+0x68>)
 800cedc:	2200      	movs	r2, #0
 800cede:	631a      	str	r2, [r3, #48]	@ 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 800cee0:	4b09      	ldr	r3, [pc, #36]	@ (800cf08 <MX_LCD_Init+0x68>)
 800cee2:	2200      	movs	r2, #0
 800cee4:	629a      	str	r2, [r3, #40]	@ 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 800cee6:	4b08      	ldr	r3, [pc, #32]	@ (800cf08 <MX_LCD_Init+0x68>)
 800cee8:	2200      	movs	r2, #0
 800ceea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 800ceec:	4b06      	ldr	r3, [pc, #24]	@ (800cf08 <MX_LCD_Init+0x68>)
 800ceee:	2200      	movs	r2, #0
 800cef0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 800cef2:	4805      	ldr	r0, [pc, #20]	@ (800cf08 <MX_LCD_Init+0x68>)
 800cef4:	f7f4 ffc2 	bl	8001e7c <HAL_LCD_Init>
 800cef8:	4603      	mov	r3, r0
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d001      	beq.n	800cf02 <MX_LCD_Init+0x62>
  {
    Error_Handler();
 800cefe:	f000 f95f 	bl	800d1c0 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 800cf02:	bf00      	nop
 800cf04:	bd80      	pop	{r7, pc}
 800cf06:	bf00      	nop
 800cf08:	20001c2c 	.word	0x20001c2c
 800cf0c:	40002400 	.word	0x40002400

0800cf10 <MX_OPAMP1_Init>:
  * @brief OPAMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP1_Init(void)
{
 800cf10:	b580      	push	{r7, lr}
 800cf12:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 800cf14:	4b10      	ldr	r3, [pc, #64]	@ (800cf58 <MX_OPAMP1_Init+0x48>)
 800cf16:	4a11      	ldr	r2, [pc, #68]	@ (800cf5c <MX_OPAMP1_Init+0x4c>)
 800cf18:	601a      	str	r2, [r3, #0]
  hopamp1.Init.PowerSupplyRange = OPAMP_POWERSUPPLY_LOW;
 800cf1a:	4b0f      	ldr	r3, [pc, #60]	@ (800cf58 <MX_OPAMP1_Init+0x48>)
 800cf1c:	2200      	movs	r2, #0
 800cf1e:	605a      	str	r2, [r3, #4]
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 800cf20:	4b0d      	ldr	r3, [pc, #52]	@ (800cf58 <MX_OPAMP1_Init+0x48>)
 800cf22:	2208      	movs	r2, #8
 800cf24:	60da      	str	r2, [r3, #12]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 800cf26:	4b0c      	ldr	r3, [pc, #48]	@ (800cf58 <MX_OPAMP1_Init+0x48>)
 800cf28:	2200      	movs	r2, #0
 800cf2a:	615a      	str	r2, [r3, #20]
  hopamp1.Init.InvertingInput = OPAMP_INVERTINGINPUT_IO0;
 800cf2c:	4b0a      	ldr	r3, [pc, #40]	@ (800cf58 <MX_OPAMP1_Init+0x48>)
 800cf2e:	2200      	movs	r2, #0
 800cf30:	611a      	str	r2, [r3, #16]
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_2;
 800cf32:	4b09      	ldr	r3, [pc, #36]	@ (800cf58 <MX_OPAMP1_Init+0x48>)
 800cf34:	2200      	movs	r2, #0
 800cf36:	619a      	str	r2, [r3, #24]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMALPOWER;
 800cf38:	4b07      	ldr	r3, [pc, #28]	@ (800cf58 <MX_OPAMP1_Init+0x48>)
 800cf3a:	2200      	movs	r2, #0
 800cf3c:	609a      	str	r2, [r3, #8]
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 800cf3e:	4b06      	ldr	r3, [pc, #24]	@ (800cf58 <MX_OPAMP1_Init+0x48>)
 800cf40:	2200      	movs	r2, #0
 800cf42:	61da      	str	r2, [r3, #28]
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 800cf44:	4804      	ldr	r0, [pc, #16]	@ (800cf58 <MX_OPAMP1_Init+0x48>)
 800cf46:	f7f5 f87b 	bl	8002040 <HAL_OPAMP_Init>
 800cf4a:	4603      	mov	r3, r0
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d001      	beq.n	800cf54 <MX_OPAMP1_Init+0x44>
  {
    Error_Handler();
 800cf50:	f000 f936 	bl	800d1c0 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 800cf54:	bf00      	nop
 800cf56:	bd80      	pop	{r7, pc}
 800cf58:	20001c68 	.word	0x20001c68
 800cf5c:	40007800 	.word	0x40007800

0800cf60 <MX_OPAMP2_Init>:
  * @brief OPAMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP2_Init(void)
{
 800cf60:	b580      	push	{r7, lr}
 800cf62:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP2_Init 0 */

  /* USER CODE BEGIN OPAMP2_Init 1 */

  /* USER CODE END OPAMP2_Init 1 */
  hopamp2.Instance = OPAMP2;
 800cf64:	4b10      	ldr	r3, [pc, #64]	@ (800cfa8 <MX_OPAMP2_Init+0x48>)
 800cf66:	4a11      	ldr	r2, [pc, #68]	@ (800cfac <MX_OPAMP2_Init+0x4c>)
 800cf68:	601a      	str	r2, [r3, #0]
  hopamp2.Init.PowerSupplyRange = OPAMP_POWERSUPPLY_LOW;
 800cf6a:	4b0f      	ldr	r3, [pc, #60]	@ (800cfa8 <MX_OPAMP2_Init+0x48>)
 800cf6c:	2200      	movs	r2, #0
 800cf6e:	605a      	str	r2, [r3, #4]
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 800cf70:	4b0d      	ldr	r3, [pc, #52]	@ (800cfa8 <MX_OPAMP2_Init+0x48>)
 800cf72:	2208      	movs	r2, #8
 800cf74:	60da      	str	r2, [r3, #12]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 800cf76:	4b0c      	ldr	r3, [pc, #48]	@ (800cfa8 <MX_OPAMP2_Init+0x48>)
 800cf78:	2200      	movs	r2, #0
 800cf7a:	615a      	str	r2, [r3, #20]
  hopamp2.Init.InvertingInput = OPAMP_INVERTINGINPUT_IO0;
 800cf7c:	4b0a      	ldr	r3, [pc, #40]	@ (800cfa8 <MX_OPAMP2_Init+0x48>)
 800cf7e:	2200      	movs	r2, #0
 800cf80:	611a      	str	r2, [r3, #16]
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_2;
 800cf82:	4b09      	ldr	r3, [pc, #36]	@ (800cfa8 <MX_OPAMP2_Init+0x48>)
 800cf84:	2200      	movs	r2, #0
 800cf86:	619a      	str	r2, [r3, #24]
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_NORMALPOWER;
 800cf88:	4b07      	ldr	r3, [pc, #28]	@ (800cfa8 <MX_OPAMP2_Init+0x48>)
 800cf8a:	2200      	movs	r2, #0
 800cf8c:	609a      	str	r2, [r3, #8]
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 800cf8e:	4b06      	ldr	r3, [pc, #24]	@ (800cfa8 <MX_OPAMP2_Init+0x48>)
 800cf90:	2200      	movs	r2, #0
 800cf92:	61da      	str	r2, [r3, #28]
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 800cf94:	4804      	ldr	r0, [pc, #16]	@ (800cfa8 <MX_OPAMP2_Init+0x48>)
 800cf96:	f7f5 f853 	bl	8002040 <HAL_OPAMP_Init>
 800cf9a:	4603      	mov	r3, r0
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	d001      	beq.n	800cfa4 <MX_OPAMP2_Init+0x44>
  {
    Error_Handler();
 800cfa0:	f000 f90e 	bl	800d1c0 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP2_Init 2 */

  /* USER CODE END OPAMP2_Init 2 */

}
 800cfa4:	bf00      	nop
 800cfa6:	bd80      	pop	{r7, pc}
 800cfa8:	20001c9c 	.word	0x20001c9c
 800cfac:	40007810 	.word	0x40007810

0800cfb0 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 800cfb0:	b580      	push	{r7, lr}
 800cfb2:	b088      	sub	sp, #32
 800cfb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 800cfb6:	463b      	mov	r3, r7
 800cfb8:	2220      	movs	r2, #32
 800cfba:	2100      	movs	r1, #0
 800cfbc:	4618      	mov	r0, r3
 800cfbe:	f001 fdf7 	bl	800ebb0 <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 800cfc2:	4b2b      	ldr	r3, [pc, #172]	@ (800d070 <MX_FMC_Init+0xc0>)
 800cfc4:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 800cfc8:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 800cfca:	4b29      	ldr	r3, [pc, #164]	@ (800d070 <MX_FMC_Init+0xc0>)
 800cfcc:	4a29      	ldr	r2, [pc, #164]	@ (800d074 <MX_FMC_Init+0xc4>)
 800cfce:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 800cfd0:	4b27      	ldr	r3, [pc, #156]	@ (800d070 <MX_FMC_Init+0xc0>)
 800cfd2:	2200      	movs	r2, #0
 800cfd4:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_ENABLE;
 800cfd6:	4b26      	ldr	r3, [pc, #152]	@ (800d070 <MX_FMC_Init+0xc0>)
 800cfd8:	2202      	movs	r2, #2
 800cfda:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_PSRAM;
 800cfdc:	4b24      	ldr	r3, [pc, #144]	@ (800d070 <MX_FMC_Init+0xc0>)
 800cfde:	2204      	movs	r2, #4
 800cfe0:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 800cfe2:	4b23      	ldr	r3, [pc, #140]	@ (800d070 <MX_FMC_Init+0xc0>)
 800cfe4:	2210      	movs	r2, #16
 800cfe6:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_ENABLE;
 800cfe8:	4b21      	ldr	r3, [pc, #132]	@ (800d070 <MX_FMC_Init+0xc0>)
 800cfea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cfee:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 800cff0:	4b1f      	ldr	r3, [pc, #124]	@ (800d070 <MX_FMC_Init+0xc0>)
 800cff2:	2200      	movs	r2, #0
 800cff4:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 800cff6:	4b1e      	ldr	r3, [pc, #120]	@ (800d070 <MX_FMC_Init+0xc0>)
 800cff8:	2200      	movs	r2, #0
 800cffa:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 800cffc:	4b1c      	ldr	r3, [pc, #112]	@ (800d070 <MX_FMC_Init+0xc0>)
 800cffe:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800d002:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_ENABLE;
 800d004:	4b1a      	ldr	r3, [pc, #104]	@ (800d070 <MX_FMC_Init+0xc0>)
 800d006:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800d00a:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 800d00c:	4b18      	ldr	r3, [pc, #96]	@ (800d070 <MX_FMC_Init+0xc0>)
 800d00e:	2200      	movs	r2, #0
 800d010:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 800d012:	4b17      	ldr	r3, [pc, #92]	@ (800d070 <MX_FMC_Init+0xc0>)
 800d014:	2200      	movs	r2, #0
 800d016:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_ENABLE;
 800d018:	4b15      	ldr	r3, [pc, #84]	@ (800d070 <MX_FMC_Init+0xc0>)
 800d01a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800d01e:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ASYNC;
 800d020:	4b13      	ldr	r3, [pc, #76]	@ (800d070 <MX_FMC_Init+0xc0>)
 800d022:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800d026:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_DISABLE;
 800d028:	4b11      	ldr	r3, [pc, #68]	@ (800d070 <MX_FMC_Init+0xc0>)
 800d02a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800d02e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 800d030:	4b0f      	ldr	r3, [pc, #60]	@ (800d070 <MX_FMC_Init+0xc0>)
 800d032:	2200      	movs	r2, #0
 800d034:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 800d036:	230f      	movs	r3, #15
 800d038:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 800d03a:	230f      	movs	r3, #15
 800d03c:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 255;
 800d03e:	23ff      	movs	r3, #255	@ 0xff
 800d040:	60bb      	str	r3, [r7, #8]
  Timing.BusTurnAroundDuration = 15;
 800d042:	230f      	movs	r3, #15
 800d044:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 8;
 800d046:	2308      	movs	r3, #8
 800d048:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 2;
 800d04a:	2302      	movs	r3, #2
 800d04c:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 800d04e:	2300      	movs	r3, #0
 800d050:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 800d052:	463b      	mov	r3, r7
 800d054:	2200      	movs	r2, #0
 800d056:	4619      	mov	r1, r3
 800d058:	4805      	ldr	r0, [pc, #20]	@ (800d070 <MX_FMC_Init+0xc0>)
 800d05a:	f7f7 fe01 	bl	8004c60 <HAL_SRAM_Init>
 800d05e:	4603      	mov	r3, r0
 800d060:	2b00      	cmp	r3, #0
 800d062:	d001      	beq.n	800d068 <MX_FMC_Init+0xb8>
  {
    Error_Handler( );
 800d064:	f000 f8ac 	bl	800d1c0 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 800d068:	bf00      	nop
 800d06a:	3720      	adds	r7, #32
 800d06c:	46bd      	mov	sp, r7
 800d06e:	bd80      	pop	{r7, pc}
 800d070:	20001cd0 	.word	0x20001cd0
 800d074:	a0000104 	.word	0xa0000104

0800d078 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800d078:	b580      	push	{r7, lr}
 800d07a:	b086      	sub	sp, #24
 800d07c:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d07e:	463b      	mov	r3, r7
 800d080:	2200      	movs	r2, #0
 800d082:	601a      	str	r2, [r3, #0]
 800d084:	605a      	str	r2, [r3, #4]
 800d086:	609a      	str	r2, [r3, #8]
 800d088:	60da      	str	r2, [r3, #12]
 800d08a:	611a      	str	r2, [r3, #16]
 800d08c:	615a      	str	r2, [r3, #20]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 800d08e:	2010      	movs	r0, #16
 800d090:	f7ff fcee 	bl	800ca70 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 800d094:	2004      	movs	r0, #4
 800d096:	f7ff fceb 	bl	800ca70 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOH);
 800d09a:	2080      	movs	r0, #128	@ 0x80
 800d09c:	f7ff fce8 	bl	800ca70 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 800d0a0:	2001      	movs	r0, #1
 800d0a2:	f7ff fce5 	bl	800ca70 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 800d0a6:	2002      	movs	r0, #2
 800d0a8:	f7ff fce2 	bl	800ca70 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 800d0ac:	2008      	movs	r0, #8
 800d0ae:	f7ff fcdf 	bl	800ca70 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LED3_Pin|LED0_Pin|LED1_Pin|LED2_Pin);
 800d0b2:	f44f 5170 	mov.w	r1, #15360	@ 0x3c00
 800d0b6:	4834      	ldr	r0, [pc, #208]	@ (800d188 <MX_GPIO_Init+0x110>)
 800d0b8:	f7ff fccc 	bl	800ca54 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5
 800d0bc:	237c      	movs	r3, #124	@ 0x7c
 800d0be:	603b      	str	r3, [r7, #0]
                          |LL_GPIO_PIN_6;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800d0c0:	2303      	movs	r3, #3
 800d0c2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800d0c4:	2300      	movs	r3, #0
 800d0c6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800d0c8:	463b      	mov	r3, r7
 800d0ca:	4619      	mov	r1, r3
 800d0cc:	482f      	ldr	r0, [pc, #188]	@ (800d18c <MX_GPIO_Init+0x114>)
 800d0ce:	f7f8 fb32 	bl	8005736 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED3_Pin|LED0_Pin|LED1_Pin|LED2_Pin;
 800d0d2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800d0d6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800d0d8:	2301      	movs	r3, #1
 800d0da:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800d0dc:	2300      	movs	r3, #0
 800d0de:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800d0e0:	2300      	movs	r3, #0
 800d0e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800d0e4:	2300      	movs	r3, #0
 800d0e6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d0e8:	463b      	mov	r3, r7
 800d0ea:	4619      	mov	r1, r3
 800d0ec:	4826      	ldr	r0, [pc, #152]	@ (800d188 <MX_GPIO_Init+0x110>)
 800d0ee:	f7f8 fb22 	bl	8005736 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 800d0f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d0f6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800d0f8:	2303      	movs	r3, #3
 800d0fa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800d0fc:	2300      	movs	r3, #0
 800d0fe:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d100:	463b      	mov	r3, r7
 800d102:	4619      	mov	r1, r3
 800d104:	4820      	ldr	r0, [pc, #128]	@ (800d188 <MX_GPIO_Init+0x110>)
 800d106:	f7f8 fb16 	bl	8005736 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1|LL_GPIO_PIN_3;
 800d10a:	230a      	movs	r3, #10
 800d10c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800d10e:	2303      	movs	r3, #3
 800d110:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800d112:	2300      	movs	r3, #0
 800d114:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800d116:	463b      	mov	r3, r7
 800d118:	4619      	mov	r1, r3
 800d11a:	481d      	ldr	r0, [pc, #116]	@ (800d190 <MX_GPIO_Init+0x118>)
 800d11c:	f7f8 fb0b 	bl	8005736 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 800d120:	2302      	movs	r3, #2
 800d122:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800d124:	2303      	movs	r3, #3
 800d126:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800d128:	2300      	movs	r3, #0
 800d12a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d12c:	463b      	mov	r3, r7
 800d12e:	4619      	mov	r1, r3
 800d130:	4818      	ldr	r0, [pc, #96]	@ (800d194 <MX_GPIO_Init+0x11c>)
 800d132:	f7f8 fb00 	bl	8005736 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SW6_Pin|SW7_Pin|SW0_Pin|SW1_Pin
 800d136:	f640 5378 	movw	r3, #3448	@ 0xd78
 800d13a:	603b      	str	r3, [r7, #0]
                          |SW2_Pin|SW3_Pin|SW5_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800d13c:	2300      	movs	r3, #0
 800d13e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 800d140:	2302      	movs	r3, #2
 800d142:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d144:	463b      	mov	r3, r7
 800d146:	4619      	mov	r1, r3
 800d148:	4812      	ldr	r0, [pc, #72]	@ (800d194 <MX_GPIO_Init+0x11c>)
 800d14a:	f7f8 faf4 	bl	8005736 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_11|LL_GPIO_PIN_12|LL_GPIO_PIN_13|LL_GPIO_PIN_2;
 800d14e:	f643 0304 	movw	r3, #14340	@ 0x3804
 800d152:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800d154:	2303      	movs	r3, #3
 800d156:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800d158:	2300      	movs	r3, #0
 800d15a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800d15c:	463b      	mov	r3, r7
 800d15e:	4619      	mov	r1, r3
 800d160:	480d      	ldr	r0, [pc, #52]	@ (800d198 <MX_GPIO_Init+0x120>)
 800d162:	f7f8 fae8 	bl	8005736 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 800d166:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d16a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800d16c:	2303      	movs	r3, #3
 800d16e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800d170:	2300      	movs	r3, #0
 800d172:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d174:	463b      	mov	r3, r7
 800d176:	4619      	mov	r1, r3
 800d178:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d17c:	f7f8 fadb 	bl	8005736 <LL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800d180:	bf00      	nop
 800d182:	3718      	adds	r7, #24
 800d184:	46bd      	mov	sp, r7
 800d186:	bd80      	pop	{r7, pc}
 800d188:	48000800 	.word	0x48000800
 800d18c:	48001000 	.word	0x48001000
 800d190:	48001c00 	.word	0x48001c00
 800d194:	48000400 	.word	0x48000400
 800d198:	48000c00 	.word	0x48000c00

0800d19c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d19c:	b580      	push	{r7, lr}
 800d19e:	b082      	sub	sp, #8
 800d1a0:	af00      	add	r7, sp, #0
 800d1a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16) {
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	4a04      	ldr	r2, [pc, #16]	@ (800d1bc <HAL_TIM_PeriodElapsedCallback+0x20>)
 800d1aa:	4293      	cmp	r3, r2
 800d1ac:	d101      	bne.n	800d1b2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800d1ae:	f7f3 f88f 	bl	80002d0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800d1b2:	bf00      	nop
 800d1b4:	3708      	adds	r7, #8
 800d1b6:	46bd      	mov	sp, r7
 800d1b8:	bd80      	pop	{r7, pc}
 800d1ba:	bf00      	nop
 800d1bc:	40014400 	.word	0x40014400

0800d1c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800d1c0:	b480      	push	{r7}
 800d1c2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800d1c4:	b672      	cpsid	i
}
 800d1c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800d1c8:	bf00      	nop
 800d1ca:	e7fd      	b.n	800d1c8 <Error_Handler+0x8>

0800d1cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800d1cc:	b580      	push	{r7, lr}
 800d1ce:	b082      	sub	sp, #8
 800d1d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800d1d2:	4b15      	ldr	r3, [pc, #84]	@ (800d228 <HAL_MspInit+0x5c>)
 800d1d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d1d6:	4a14      	ldr	r2, [pc, #80]	@ (800d228 <HAL_MspInit+0x5c>)
 800d1d8:	f043 0301 	orr.w	r3, r3, #1
 800d1dc:	6613      	str	r3, [r2, #96]	@ 0x60
 800d1de:	4b12      	ldr	r3, [pc, #72]	@ (800d228 <HAL_MspInit+0x5c>)
 800d1e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d1e2:	f003 0301 	and.w	r3, r3, #1
 800d1e6:	607b      	str	r3, [r7, #4]
 800d1e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800d1ea:	4b0f      	ldr	r3, [pc, #60]	@ (800d228 <HAL_MspInit+0x5c>)
 800d1ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d1ee:	4a0e      	ldr	r2, [pc, #56]	@ (800d228 <HAL_MspInit+0x5c>)
 800d1f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d1f4:	6593      	str	r3, [r2, #88]	@ 0x58
 800d1f6:	4b0c      	ldr	r3, [pc, #48]	@ (800d228 <HAL_MspInit+0x5c>)
 800d1f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d1fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d1fe:	603b      	str	r3, [r7, #0]
 800d200:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800d202:	2200      	movs	r2, #0
 800d204:	210f      	movs	r1, #15
 800d206:	f06f 0001 	mvn.w	r0, #1
 800d20a:	f7f4 fb19 	bl	8001840 <HAL_NVIC_SetPriority>

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 800d20e:	2000      	movs	r0, #0
 800d210:	f7f3 f8a2 	bl	8000358 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 800d214:	2000      	movs	r0, #0
 800d216:	f7f3 f8b3 	bl	8000380 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 800d21a:	f7f3 f8c5 	bl	80003a8 <HAL_SYSCFG_EnableVREFBUF>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800d21e:	bf00      	nop
 800d220:	3708      	adds	r7, #8
 800d222:	46bd      	mov	sp, r7
 800d224:	bd80      	pop	{r7, pc}
 800d226:	bf00      	nop
 800d228:	40021000 	.word	0x40021000

0800d22c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800d22c:	b580      	push	{r7, lr}
 800d22e:	b08c      	sub	sp, #48	@ 0x30
 800d230:	af00      	add	r7, sp, #0
 800d232:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d234:	f107 031c 	add.w	r3, r7, #28
 800d238:	2200      	movs	r2, #0
 800d23a:	601a      	str	r2, [r3, #0]
 800d23c:	605a      	str	r2, [r3, #4]
 800d23e:	609a      	str	r2, [r3, #8]
 800d240:	60da      	str	r2, [r3, #12]
 800d242:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	4a33      	ldr	r2, [pc, #204]	@ (800d318 <HAL_ADC_MspInit+0xec>)
 800d24a:	4293      	cmp	r3, r2
 800d24c:	d146      	bne.n	800d2dc <HAL_ADC_MspInit+0xb0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 800d24e:	4b33      	ldr	r3, [pc, #204]	@ (800d31c <HAL_ADC_MspInit+0xf0>)
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	3301      	adds	r3, #1
 800d254:	4a31      	ldr	r2, [pc, #196]	@ (800d31c <HAL_ADC_MspInit+0xf0>)
 800d256:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 800d258:	4b30      	ldr	r3, [pc, #192]	@ (800d31c <HAL_ADC_MspInit+0xf0>)
 800d25a:	681b      	ldr	r3, [r3, #0]
 800d25c:	2b01      	cmp	r3, #1
 800d25e:	d10b      	bne.n	800d278 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 800d260:	4b2f      	ldr	r3, [pc, #188]	@ (800d320 <HAL_ADC_MspInit+0xf4>)
 800d262:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d264:	4a2e      	ldr	r2, [pc, #184]	@ (800d320 <HAL_ADC_MspInit+0xf4>)
 800d266:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800d26a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d26c:	4b2c      	ldr	r3, [pc, #176]	@ (800d320 <HAL_ADC_MspInit+0xf4>)
 800d26e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d270:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d274:	61bb      	str	r3, [r7, #24]
 800d276:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800d278:	4b29      	ldr	r3, [pc, #164]	@ (800d320 <HAL_ADC_MspInit+0xf4>)
 800d27a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d27c:	4a28      	ldr	r2, [pc, #160]	@ (800d320 <HAL_ADC_MspInit+0xf4>)
 800d27e:	f043 0304 	orr.w	r3, r3, #4
 800d282:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d284:	4b26      	ldr	r3, [pc, #152]	@ (800d320 <HAL_ADC_MspInit+0xf4>)
 800d286:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d288:	f003 0304 	and.w	r3, r3, #4
 800d28c:	617b      	str	r3, [r7, #20]
 800d28e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d290:	4b23      	ldr	r3, [pc, #140]	@ (800d320 <HAL_ADC_MspInit+0xf4>)
 800d292:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d294:	4a22      	ldr	r2, [pc, #136]	@ (800d320 <HAL_ADC_MspInit+0xf4>)
 800d296:	f043 0301 	orr.w	r3, r3, #1
 800d29a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d29c:	4b20      	ldr	r3, [pc, #128]	@ (800d320 <HAL_ADC_MspInit+0xf4>)
 800d29e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d2a0:	f003 0301 	and.w	r3, r3, #1
 800d2a4:	613b      	str	r3, [r7, #16]
 800d2a6:	693b      	ldr	r3, [r7, #16]
    PC1     ------> ADC1_IN2
    PC2     ------> ADC1_IN3
    PC3     ------> ADC1_IN4
    PA2     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800d2a8:	230f      	movs	r3, #15
 800d2aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d2ac:	2303      	movs	r3, #3
 800d2ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d2b0:	2300      	movs	r3, #0
 800d2b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d2b4:	f107 031c 	add.w	r3, r7, #28
 800d2b8:	4619      	mov	r1, r3
 800d2ba:	481a      	ldr	r0, [pc, #104]	@ (800d324 <HAL_ADC_MspInit+0xf8>)
 800d2bc:	f7f4 fc34 	bl	8001b28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800d2c0:	2304      	movs	r3, #4
 800d2c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d2c4:	2303      	movs	r3, #3
 800d2c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d2cc:	f107 031c 	add.w	r3, r7, #28
 800d2d0:	4619      	mov	r1, r3
 800d2d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d2d6:	f7f4 fc27 	bl	8001b28 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800d2da:	e019      	b.n	800d310 <HAL_ADC_MspInit+0xe4>
  else if(hadc->Instance==ADC3)
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	4a11      	ldr	r2, [pc, #68]	@ (800d328 <HAL_ADC_MspInit+0xfc>)
 800d2e2:	4293      	cmp	r3, r2
 800d2e4:	d114      	bne.n	800d310 <HAL_ADC_MspInit+0xe4>
    HAL_RCC_ADC_CLK_ENABLED++;
 800d2e6:	4b0d      	ldr	r3, [pc, #52]	@ (800d31c <HAL_ADC_MspInit+0xf0>)
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	3301      	adds	r3, #1
 800d2ec:	4a0b      	ldr	r2, [pc, #44]	@ (800d31c <HAL_ADC_MspInit+0xf0>)
 800d2ee:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 800d2f0:	4b0a      	ldr	r3, [pc, #40]	@ (800d31c <HAL_ADC_MspInit+0xf0>)
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	2b01      	cmp	r3, #1
 800d2f6:	d10b      	bne.n	800d310 <HAL_ADC_MspInit+0xe4>
      __HAL_RCC_ADC_CLK_ENABLE();
 800d2f8:	4b09      	ldr	r3, [pc, #36]	@ (800d320 <HAL_ADC_MspInit+0xf4>)
 800d2fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d2fc:	4a08      	ldr	r2, [pc, #32]	@ (800d320 <HAL_ADC_MspInit+0xf4>)
 800d2fe:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800d302:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d304:	4b06      	ldr	r3, [pc, #24]	@ (800d320 <HAL_ADC_MspInit+0xf4>)
 800d306:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d308:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d30c:	60fb      	str	r3, [r7, #12]
 800d30e:	68fb      	ldr	r3, [r7, #12]
}
 800d310:	bf00      	nop
 800d312:	3730      	adds	r7, #48	@ 0x30
 800d314:	46bd      	mov	sp, r7
 800d316:	bd80      	pop	{r7, pc}
 800d318:	50040000 	.word	0x50040000
 800d31c:	20003e78 	.word	0x20003e78
 800d320:	40021000 	.word	0x40021000
 800d324:	48000800 	.word	0x48000800
 800d328:	50040200 	.word	0x50040200

0800d32c <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 800d32c:	b580      	push	{r7, lr}
 800d32e:	b088      	sub	sp, #32
 800d330:	af00      	add	r7, sp, #0
 800d332:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d334:	f107 030c 	add.w	r3, r7, #12
 800d338:	2200      	movs	r2, #0
 800d33a:	601a      	str	r2, [r3, #0]
 800d33c:	605a      	str	r2, [r3, #4]
 800d33e:	609a      	str	r2, [r3, #8]
 800d340:	60da      	str	r2, [r3, #12]
 800d342:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	4a0f      	ldr	r2, [pc, #60]	@ (800d388 <HAL_COMP_MspInit+0x5c>)
 800d34a:	4293      	cmp	r3, r2
 800d34c:	d117      	bne.n	800d37e <HAL_COMP_MspInit+0x52>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800d34e:	4b0f      	ldr	r3, [pc, #60]	@ (800d38c <HAL_COMP_MspInit+0x60>)
 800d350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d352:	4a0e      	ldr	r2, [pc, #56]	@ (800d38c <HAL_COMP_MspInit+0x60>)
 800d354:	f043 0304 	orr.w	r3, r3, #4
 800d358:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d35a:	4b0c      	ldr	r3, [pc, #48]	@ (800d38c <HAL_COMP_MspInit+0x60>)
 800d35c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d35e:	f003 0304 	and.w	r3, r3, #4
 800d362:	60bb      	str	r3, [r7, #8]
 800d364:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration
    PC4     ------> COMP1_INM
    PC5     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800d366:	2330      	movs	r3, #48	@ 0x30
 800d368:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d36a:	2303      	movs	r3, #3
 800d36c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d36e:	2300      	movs	r3, #0
 800d370:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d372:	f107 030c 	add.w	r3, r7, #12
 800d376:	4619      	mov	r1, r3
 800d378:	4805      	ldr	r0, [pc, #20]	@ (800d390 <HAL_COMP_MspInit+0x64>)
 800d37a:	f7f4 fbd5 	bl	8001b28 <HAL_GPIO_Init>

  /* USER CODE END COMP1_MspInit 1 */

  }

}
 800d37e:	bf00      	nop
 800d380:	3720      	adds	r7, #32
 800d382:	46bd      	mov	sp, r7
 800d384:	bd80      	pop	{r7, pc}
 800d386:	bf00      	nop
 800d388:	40010200 	.word	0x40010200
 800d38c:	40021000 	.word	0x40021000
 800d390:	48000800 	.word	0x48000800

0800d394 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800d394:	b580      	push	{r7, lr}
 800d396:	b08a      	sub	sp, #40	@ 0x28
 800d398:	af00      	add	r7, sp, #0
 800d39a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d39c:	f107 0314 	add.w	r3, r7, #20
 800d3a0:	2200      	movs	r2, #0
 800d3a2:	601a      	str	r2, [r3, #0]
 800d3a4:	605a      	str	r2, [r3, #4]
 800d3a6:	609a      	str	r2, [r3, #8]
 800d3a8:	60da      	str	r2, [r3, #12]
 800d3aa:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	4a15      	ldr	r2, [pc, #84]	@ (800d408 <HAL_DAC_MspInit+0x74>)
 800d3b2:	4293      	cmp	r3, r2
 800d3b4:	d124      	bne.n	800d400 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800d3b6:	4b15      	ldr	r3, [pc, #84]	@ (800d40c <HAL_DAC_MspInit+0x78>)
 800d3b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d3ba:	4a14      	ldr	r2, [pc, #80]	@ (800d40c <HAL_DAC_MspInit+0x78>)
 800d3bc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800d3c0:	6593      	str	r3, [r2, #88]	@ 0x58
 800d3c2:	4b12      	ldr	r3, [pc, #72]	@ (800d40c <HAL_DAC_MspInit+0x78>)
 800d3c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d3c6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d3ca:	613b      	str	r3, [r7, #16]
 800d3cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d3ce:	4b0f      	ldr	r3, [pc, #60]	@ (800d40c <HAL_DAC_MspInit+0x78>)
 800d3d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d3d2:	4a0e      	ldr	r2, [pc, #56]	@ (800d40c <HAL_DAC_MspInit+0x78>)
 800d3d4:	f043 0301 	orr.w	r3, r3, #1
 800d3d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d3da:	4b0c      	ldr	r3, [pc, #48]	@ (800d40c <HAL_DAC_MspInit+0x78>)
 800d3dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d3de:	f003 0301 	and.w	r3, r3, #1
 800d3e2:	60fb      	str	r3, [r7, #12]
 800d3e4:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800d3e6:	2330      	movs	r3, #48	@ 0x30
 800d3e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d3ea:	2303      	movs	r3, #3
 800d3ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d3f2:	f107 0314 	add.w	r3, r7, #20
 800d3f6:	4619      	mov	r1, r3
 800d3f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d3fc:	f7f4 fb94 	bl	8001b28 <HAL_GPIO_Init>

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 800d400:	bf00      	nop
 800d402:	3728      	adds	r7, #40	@ 0x28
 800d404:	46bd      	mov	sp, r7
 800d406:	bd80      	pop	{r7, pc}
 800d408:	40007400 	.word	0x40007400
 800d40c:	40021000 	.word	0x40021000

0800d410 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 800d410:	b580      	push	{r7, lr}
 800d412:	b0ae      	sub	sp, #184	@ 0xb8
 800d414:	af00      	add	r7, sp, #0
 800d416:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d418:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800d41c:	2200      	movs	r2, #0
 800d41e:	601a      	str	r2, [r3, #0]
 800d420:	605a      	str	r2, [r3, #4]
 800d422:	609a      	str	r2, [r3, #8]
 800d424:	60da      	str	r2, [r3, #12]
 800d426:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800d428:	f107 0318 	add.w	r3, r7, #24
 800d42c:	228c      	movs	r2, #140	@ 0x8c
 800d42e:	2100      	movs	r1, #0
 800d430:	4618      	mov	r0, r3
 800d432:	f001 fbbd 	bl	800ebb0 <memset>
  if(hlcd->Instance==LCD)
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	4a46      	ldr	r2, [pc, #280]	@ (800d554 <HAL_LCD_MspInit+0x144>)
 800d43c:	4293      	cmp	r3, r2
 800d43e:	f040 8084 	bne.w	800d54a <HAL_LCD_MspInit+0x13a>

  /* USER CODE END LCD_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800d442:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800d446:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800d448:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800d44c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800d450:	f107 0318 	add.w	r3, r7, #24
 800d454:	4618      	mov	r0, r3
 800d456:	f7f6 ff39 	bl	80042cc <HAL_RCCEx_PeriphCLKConfig>
 800d45a:	4603      	mov	r3, r0
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d001      	beq.n	800d464 <HAL_LCD_MspInit+0x54>
    {
      Error_Handler();
 800d460:	f7ff feae 	bl	800d1c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 800d464:	4b3c      	ldr	r3, [pc, #240]	@ (800d558 <HAL_LCD_MspInit+0x148>)
 800d466:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d468:	4a3b      	ldr	r2, [pc, #236]	@ (800d558 <HAL_LCD_MspInit+0x148>)
 800d46a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d46e:	6593      	str	r3, [r2, #88]	@ 0x58
 800d470:	4b39      	ldr	r3, [pc, #228]	@ (800d558 <HAL_LCD_MspInit+0x148>)
 800d472:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d474:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d478:	617b      	str	r3, [r7, #20]
 800d47a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d47c:	4b36      	ldr	r3, [pc, #216]	@ (800d558 <HAL_LCD_MspInit+0x148>)
 800d47e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d480:	4a35      	ldr	r2, [pc, #212]	@ (800d558 <HAL_LCD_MspInit+0x148>)
 800d482:	f043 0302 	orr.w	r3, r3, #2
 800d486:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d488:	4b33      	ldr	r3, [pc, #204]	@ (800d558 <HAL_LCD_MspInit+0x148>)
 800d48a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d48c:	f003 0302 	and.w	r3, r3, #2
 800d490:	613b      	str	r3, [r7, #16]
 800d492:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800d494:	4b30      	ldr	r3, [pc, #192]	@ (800d558 <HAL_LCD_MspInit+0x148>)
 800d496:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d498:	4a2f      	ldr	r2, [pc, #188]	@ (800d558 <HAL_LCD_MspInit+0x148>)
 800d49a:	f043 0304 	orr.w	r3, r3, #4
 800d49e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d4a0:	4b2d      	ldr	r3, [pc, #180]	@ (800d558 <HAL_LCD_MspInit+0x148>)
 800d4a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d4a4:	f003 0304 	and.w	r3, r3, #4
 800d4a8:	60fb      	str	r3, [r7, #12]
 800d4aa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d4ac:	4b2a      	ldr	r3, [pc, #168]	@ (800d558 <HAL_LCD_MspInit+0x148>)
 800d4ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d4b0:	4a29      	ldr	r2, [pc, #164]	@ (800d558 <HAL_LCD_MspInit+0x148>)
 800d4b2:	f043 0301 	orr.w	r3, r3, #1
 800d4b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d4b8:	4b27      	ldr	r3, [pc, #156]	@ (800d558 <HAL_LCD_MspInit+0x148>)
 800d4ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d4bc:	f003 0301 	and.w	r3, r3, #1
 800d4c0:	60bb      	str	r3, [r7, #8]
 800d4c2:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> LCD_COM0
    PA9     ------> LCD_COM1
    PA10     ------> LCD_COM2
    PB9     ------> LCD_COM3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 800d4c4:	f24f 2304 	movw	r3, #61956	@ 0xf204
 800d4c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |GPIO_PIN_15|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d4cc:	2302      	movs	r3, #2
 800d4ce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d4d2:	2300      	movs	r3, #0
 800d4d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d4d8:	2300      	movs	r3, #0
 800d4da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800d4de:	230b      	movs	r3, #11
 800d4e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d4e4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800d4e8:	4619      	mov	r1, r3
 800d4ea:	481c      	ldr	r0, [pc, #112]	@ (800d55c <HAL_LCD_MspInit+0x14c>)
 800d4ec:	f7f4 fb1c 	bl	8001b28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800d4f0:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800d4f4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d4f8:	2302      	movs	r3, #2
 800d4fa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d4fe:	2300      	movs	r3, #0
 800d500:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d504:	2300      	movs	r3, #0
 800d506:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800d50a:	230b      	movs	r3, #11
 800d50c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d510:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800d514:	4619      	mov	r1, r3
 800d516:	4812      	ldr	r0, [pc, #72]	@ (800d560 <HAL_LCD_MspInit+0x150>)
 800d518:	f7f4 fb06 	bl	8001b28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 800d51c:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800d520:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d524:	2302      	movs	r3, #2
 800d526:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d52a:	2300      	movs	r3, #0
 800d52c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d530:	2300      	movs	r3, #0
 800d532:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800d536:	230b      	movs	r3, #11
 800d538:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d53c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800d540:	4619      	mov	r1, r3
 800d542:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d546:	f7f4 faef 	bl	8001b28 <HAL_GPIO_Init>

  /* USER CODE END LCD_MspInit 1 */

  }

}
 800d54a:	bf00      	nop
 800d54c:	37b8      	adds	r7, #184	@ 0xb8
 800d54e:	46bd      	mov	sp, r7
 800d550:	bd80      	pop	{r7, pc}
 800d552:	bf00      	nop
 800d554:	40002400 	.word	0x40002400
 800d558:	40021000 	.word	0x40021000
 800d55c:	48000400 	.word	0x48000400
 800d560:	48000800 	.word	0x48000800

0800d564 <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 800d564:	b580      	push	{r7, lr}
 800d566:	b08c      	sub	sp, #48	@ 0x30
 800d568:	af00      	add	r7, sp, #0
 800d56a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d56c:	f107 031c 	add.w	r3, r7, #28
 800d570:	2200      	movs	r2, #0
 800d572:	601a      	str	r2, [r3, #0]
 800d574:	605a      	str	r2, [r3, #4]
 800d576:	609a      	str	r2, [r3, #8]
 800d578:	60da      	str	r2, [r3, #12]
 800d57a:	611a      	str	r2, [r3, #16]
  if(hopamp->Instance==OPAMP1)
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	681b      	ldr	r3, [r3, #0]
 800d580:	4a49      	ldr	r2, [pc, #292]	@ (800d6a8 <HAL_OPAMP_MspInit+0x144>)
 800d582:	4293      	cmp	r3, r2
 800d584:	d137      	bne.n	800d5f6 <HAL_OPAMP_MspInit+0x92>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_OPAMP_CLK_ENABLED++;
 800d586:	4b49      	ldr	r3, [pc, #292]	@ (800d6ac <HAL_OPAMP_MspInit+0x148>)
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	3301      	adds	r3, #1
 800d58c:	4a47      	ldr	r2, [pc, #284]	@ (800d6ac <HAL_OPAMP_MspInit+0x148>)
 800d58e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_OPAMP_CLK_ENABLED==1){
 800d590:	4b46      	ldr	r3, [pc, #280]	@ (800d6ac <HAL_OPAMP_MspInit+0x148>)
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	2b01      	cmp	r3, #1
 800d596:	d10b      	bne.n	800d5b0 <HAL_OPAMP_MspInit+0x4c>
      __HAL_RCC_OPAMP_CLK_ENABLE();
 800d598:	4b45      	ldr	r3, [pc, #276]	@ (800d6b0 <HAL_OPAMP_MspInit+0x14c>)
 800d59a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d59c:	4a44      	ldr	r2, [pc, #272]	@ (800d6b0 <HAL_OPAMP_MspInit+0x14c>)
 800d59e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d5a2:	6593      	str	r3, [r2, #88]	@ 0x58
 800d5a4:	4b42      	ldr	r3, [pc, #264]	@ (800d6b0 <HAL_OPAMP_MspInit+0x14c>)
 800d5a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d5a8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800d5ac:	61bb      	str	r3, [r7, #24]
 800d5ae:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d5b0:	4b3f      	ldr	r3, [pc, #252]	@ (800d6b0 <HAL_OPAMP_MspInit+0x14c>)
 800d5b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d5b4:	4a3e      	ldr	r2, [pc, #248]	@ (800d6b0 <HAL_OPAMP_MspInit+0x14c>)
 800d5b6:	f043 0301 	orr.w	r3, r3, #1
 800d5ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d5bc:	4b3c      	ldr	r3, [pc, #240]	@ (800d6b0 <HAL_OPAMP_MspInit+0x14c>)
 800d5be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d5c0:	f003 0301 	and.w	r3, r3, #1
 800d5c4:	617b      	str	r3, [r7, #20]
 800d5c6:	697b      	ldr	r3, [r7, #20]
    /**OPAMP1 GPIO Configuration
    PA0     ------> OPAMP1_VINP
    PA1     ------> OPAMP1_VINM
    PA3     ------> OPAMP1_VOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 800d5c8:	2309      	movs	r3, #9
 800d5ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d5cc:	2303      	movs	r3, #3
 800d5ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d5d0:	2300      	movs	r3, #0
 800d5d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d5d4:	f107 031c 	add.w	r3, r7, #28
 800d5d8:	4619      	mov	r1, r3
 800d5da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d5de:	f7f4 faa3 	bl	8001b28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800d5e2:	2302      	movs	r3, #2
 800d5e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d5e6:	f107 031c 	add.w	r3, r7, #28
 800d5ea:	4619      	mov	r1, r3
 800d5ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d5f0:	f7f4 fa9a 	bl	8001b28 <HAL_GPIO_Init>
  /* USER CODE BEGIN OPAMP2_MspInit 1 */

  /* USER CODE END OPAMP2_MspInit 1 */
  }

}
 800d5f4:	e053      	b.n	800d69e <HAL_OPAMP_MspInit+0x13a>
  else if(hopamp->Instance==OPAMP2)
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	4a2e      	ldr	r2, [pc, #184]	@ (800d6b4 <HAL_OPAMP_MspInit+0x150>)
 800d5fc:	4293      	cmp	r3, r2
 800d5fe:	d14e      	bne.n	800d69e <HAL_OPAMP_MspInit+0x13a>
    HAL_RCC_OPAMP_CLK_ENABLED++;
 800d600:	4b2a      	ldr	r3, [pc, #168]	@ (800d6ac <HAL_OPAMP_MspInit+0x148>)
 800d602:	681b      	ldr	r3, [r3, #0]
 800d604:	3301      	adds	r3, #1
 800d606:	4a29      	ldr	r2, [pc, #164]	@ (800d6ac <HAL_OPAMP_MspInit+0x148>)
 800d608:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_OPAMP_CLK_ENABLED==1){
 800d60a:	4b28      	ldr	r3, [pc, #160]	@ (800d6ac <HAL_OPAMP_MspInit+0x148>)
 800d60c:	681b      	ldr	r3, [r3, #0]
 800d60e:	2b01      	cmp	r3, #1
 800d610:	d10b      	bne.n	800d62a <HAL_OPAMP_MspInit+0xc6>
      __HAL_RCC_OPAMP_CLK_ENABLE();
 800d612:	4b27      	ldr	r3, [pc, #156]	@ (800d6b0 <HAL_OPAMP_MspInit+0x14c>)
 800d614:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d616:	4a26      	ldr	r2, [pc, #152]	@ (800d6b0 <HAL_OPAMP_MspInit+0x14c>)
 800d618:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d61c:	6593      	str	r3, [r2, #88]	@ 0x58
 800d61e:	4b24      	ldr	r3, [pc, #144]	@ (800d6b0 <HAL_OPAMP_MspInit+0x14c>)
 800d620:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d622:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800d626:	613b      	str	r3, [r7, #16]
 800d628:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d62a:	4b21      	ldr	r3, [pc, #132]	@ (800d6b0 <HAL_OPAMP_MspInit+0x14c>)
 800d62c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d62e:	4a20      	ldr	r2, [pc, #128]	@ (800d6b0 <HAL_OPAMP_MspInit+0x14c>)
 800d630:	f043 0301 	orr.w	r3, r3, #1
 800d634:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d636:	4b1e      	ldr	r3, [pc, #120]	@ (800d6b0 <HAL_OPAMP_MspInit+0x14c>)
 800d638:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d63a:	f003 0301 	and.w	r3, r3, #1
 800d63e:	60fb      	str	r3, [r7, #12]
 800d640:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d642:	4b1b      	ldr	r3, [pc, #108]	@ (800d6b0 <HAL_OPAMP_MspInit+0x14c>)
 800d644:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d646:	4a1a      	ldr	r2, [pc, #104]	@ (800d6b0 <HAL_OPAMP_MspInit+0x14c>)
 800d648:	f043 0302 	orr.w	r3, r3, #2
 800d64c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d64e:	4b18      	ldr	r3, [pc, #96]	@ (800d6b0 <HAL_OPAMP_MspInit+0x14c>)
 800d650:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d652:	f003 0302 	and.w	r3, r3, #2
 800d656:	60bb      	str	r3, [r7, #8]
 800d658:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800d65a:	2340      	movs	r3, #64	@ 0x40
 800d65c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d65e:	2303      	movs	r3, #3
 800d660:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d662:	2300      	movs	r3, #0
 800d664:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d666:	f107 031c 	add.w	r3, r7, #28
 800d66a:	4619      	mov	r1, r3
 800d66c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d670:	f7f4 fa5a 	bl	8001b28 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800d674:	2380      	movs	r3, #128	@ 0x80
 800d676:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d678:	f107 031c 	add.w	r3, r7, #28
 800d67c:	4619      	mov	r1, r3
 800d67e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800d682:	f7f4 fa51 	bl	8001b28 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800d686:	2301      	movs	r3, #1
 800d688:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800d68a:	2303      	movs	r3, #3
 800d68c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d68e:	2300      	movs	r3, #0
 800d690:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d692:	f107 031c 	add.w	r3, r7, #28
 800d696:	4619      	mov	r1, r3
 800d698:	4807      	ldr	r0, [pc, #28]	@ (800d6b8 <HAL_OPAMP_MspInit+0x154>)
 800d69a:	f7f4 fa45 	bl	8001b28 <HAL_GPIO_Init>
}
 800d69e:	bf00      	nop
 800d6a0:	3730      	adds	r7, #48	@ 0x30
 800d6a2:	46bd      	mov	sp, r7
 800d6a4:	bd80      	pop	{r7, pc}
 800d6a6:	bf00      	nop
 800d6a8:	40007800 	.word	0x40007800
 800d6ac:	20003e7c 	.word	0x20003e7c
 800d6b0:	40021000 	.word	0x40021000
 800d6b4:	40007810 	.word	0x40007810
 800d6b8:	48000400 	.word	0x48000400

0800d6bc <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800d6bc:	b580      	push	{r7, lr}
 800d6be:	b086      	sub	sp, #24
 800d6c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800d6c2:	1d3b      	adds	r3, r7, #4
 800d6c4:	2200      	movs	r2, #0
 800d6c6:	601a      	str	r2, [r3, #0]
 800d6c8:	605a      	str	r2, [r3, #4]
 800d6ca:	609a      	str	r2, [r3, #8]
 800d6cc:	60da      	str	r2, [r3, #12]
 800d6ce:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 800d6d0:	4b2a      	ldr	r3, [pc, #168]	@ (800d77c <HAL_FMC_MspInit+0xc0>)
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	d14d      	bne.n	800d774 <HAL_FMC_MspInit+0xb8>
    return;
  }
  FMC_Initialized = 1;
 800d6d8:	4b28      	ldr	r3, [pc, #160]	@ (800d77c <HAL_FMC_MspInit+0xc0>)
 800d6da:	2201      	movs	r2, #1
 800d6dc:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800d6de:	4b28      	ldr	r3, [pc, #160]	@ (800d780 <HAL_FMC_MspInit+0xc4>)
 800d6e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d6e2:	4a27      	ldr	r2, [pc, #156]	@ (800d780 <HAL_FMC_MspInit+0xc4>)
 800d6e4:	f043 0301 	orr.w	r3, r3, #1
 800d6e8:	6513      	str	r3, [r2, #80]	@ 0x50
 800d6ea:	4b25      	ldr	r3, [pc, #148]	@ (800d780 <HAL_FMC_MspInit+0xc4>)
 800d6ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d6ee:	f003 0301 	and.w	r3, r3, #1
 800d6f2:	603b      	str	r3, [r7, #0]
 800d6f4:	683b      	ldr	r3, [r7, #0]
  PD7   ------> FMC_NE1
  PB7   ------> FMC_NL
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800d6f6:	f64f 7383 	movw	r3, #65411	@ 0xff83
 800d6fa:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d6fc:	2302      	movs	r3, #2
 800d6fe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800d700:	2301      	movs	r3, #1
 800d702:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d704:	2303      	movs	r3, #3
 800d706:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800d708:	230c      	movs	r3, #12
 800d70a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800d70c:	1d3b      	adds	r3, r7, #4
 800d70e:	4619      	mov	r1, r3
 800d710:	481c      	ldr	r0, [pc, #112]	@ (800d784 <HAL_FMC_MspInit+0xc8>)
 800d712:	f7f4 fa09 	bl	8001b28 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 800d716:	f24c 73f3 	movw	r3, #51187	@ 0xc7f3
 800d71a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d71c:	2302      	movs	r3, #2
 800d71e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800d720:	2301      	movs	r3, #1
 800d722:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d724:	2303      	movs	r3, #3
 800d726:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800d728:	230c      	movs	r3, #12
 800d72a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800d72c:	1d3b      	adds	r3, r7, #4
 800d72e:	4619      	mov	r1, r3
 800d730:	4815      	ldr	r0, [pc, #84]	@ (800d788 <HAL_FMC_MspInit+0xcc>)
 800d732:	f7f4 f9f9 	bl	8001b28 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800d736:	2308      	movs	r3, #8
 800d738:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d73a:	2302      	movs	r3, #2
 800d73c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d73e:	2300      	movs	r3, #0
 800d740:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d742:	2303      	movs	r3, #3
 800d744:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800d746:	230c      	movs	r3, #12
 800d748:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800d74a:	1d3b      	adds	r3, r7, #4
 800d74c:	4619      	mov	r1, r3
 800d74e:	480e      	ldr	r0, [pc, #56]	@ (800d788 <HAL_FMC_MspInit+0xcc>)
 800d750:	f7f4 f9ea 	bl	8001b28 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800d754:	2380      	movs	r3, #128	@ 0x80
 800d756:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d758:	2302      	movs	r3, #2
 800d75a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800d75c:	2301      	movs	r3, #1
 800d75e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d760:	2303      	movs	r3, #3
 800d762:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800d764:	230c      	movs	r3, #12
 800d766:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d768:	1d3b      	adds	r3, r7, #4
 800d76a:	4619      	mov	r1, r3
 800d76c:	4807      	ldr	r0, [pc, #28]	@ (800d78c <HAL_FMC_MspInit+0xd0>)
 800d76e:	f7f4 f9db 	bl	8001b28 <HAL_GPIO_Init>
 800d772:	e000      	b.n	800d776 <HAL_FMC_MspInit+0xba>
    return;
 800d774:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800d776:	3718      	adds	r7, #24
 800d778:	46bd      	mov	sp, r7
 800d77a:	bd80      	pop	{r7, pc}
 800d77c:	20003e80 	.word	0x20003e80
 800d780:	40021000 	.word	0x40021000
 800d784:	48001000 	.word	0x48001000
 800d788:	48000c00 	.word	0x48000c00
 800d78c:	48000400 	.word	0x48000400

0800d790 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 800d790:	b580      	push	{r7, lr}
 800d792:	b082      	sub	sp, #8
 800d794:	af00      	add	r7, sp, #0
 800d796:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800d798:	f7ff ff90 	bl	800d6bc <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800d79c:	bf00      	nop
 800d79e:	3708      	adds	r7, #8
 800d7a0:	46bd      	mov	sp, r7
 800d7a2:	bd80      	pop	{r7, pc}

0800d7a4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800d7a4:	b580      	push	{r7, lr}
 800d7a6:	b08c      	sub	sp, #48	@ 0x30
 800d7a8:	af00      	add	r7, sp, #0
 800d7aa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 800d7ac:	2300      	movs	r3, #0
 800d7ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 800d7b2:	4b2e      	ldr	r3, [pc, #184]	@ (800d86c <HAL_InitTick+0xc8>)
 800d7b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d7b6:	4a2d      	ldr	r2, [pc, #180]	@ (800d86c <HAL_InitTick+0xc8>)
 800d7b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d7bc:	6613      	str	r3, [r2, #96]	@ 0x60
 800d7be:	4b2b      	ldr	r3, [pc, #172]	@ (800d86c <HAL_InitTick+0xc8>)
 800d7c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d7c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d7c6:	60bb      	str	r3, [r7, #8]
 800d7c8:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800d7ca:	f107 020c 	add.w	r2, r7, #12
 800d7ce:	f107 0310 	add.w	r3, r7, #16
 800d7d2:	4611      	mov	r1, r2
 800d7d4:	4618      	mov	r0, r3
 800d7d6:	f7f6 fce7 	bl	80041a8 <HAL_RCC_GetClockConfig>
  /* Compute TIM16 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 800d7da:	f7f6 fccf 	bl	800417c <HAL_RCC_GetPCLK2Freq>
 800d7de:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800d7e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7e2:	4a23      	ldr	r2, [pc, #140]	@ (800d870 <HAL_InitTick+0xcc>)
 800d7e4:	fba2 2303 	umull	r2, r3, r2, r3
 800d7e8:	0c9b      	lsrs	r3, r3, #18
 800d7ea:	3b01      	subs	r3, #1
 800d7ec:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 800d7ee:	4b21      	ldr	r3, [pc, #132]	@ (800d874 <HAL_InitTick+0xd0>)
 800d7f0:	4a21      	ldr	r2, [pc, #132]	@ (800d878 <HAL_InitTick+0xd4>)
 800d7f2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 800d7f4:	4b1f      	ldr	r3, [pc, #124]	@ (800d874 <HAL_InitTick+0xd0>)
 800d7f6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800d7fa:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 800d7fc:	4a1d      	ldr	r2, [pc, #116]	@ (800d874 <HAL_InitTick+0xd0>)
 800d7fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d800:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 800d802:	4b1c      	ldr	r3, [pc, #112]	@ (800d874 <HAL_InitTick+0xd0>)
 800d804:	2200      	movs	r2, #0
 800d806:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d808:	4b1a      	ldr	r3, [pc, #104]	@ (800d874 <HAL_InitTick+0xd0>)
 800d80a:	2200      	movs	r2, #0
 800d80c:	609a      	str	r2, [r3, #8]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800d80e:	4b19      	ldr	r3, [pc, #100]	@ (800d874 <HAL_InitTick+0xd0>)
 800d810:	2200      	movs	r2, #0
 800d812:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim16);
 800d814:	4817      	ldr	r0, [pc, #92]	@ (800d874 <HAL_InitTick+0xd0>)
 800d816:	f7f7 fa6b 	bl	8004cf0 <HAL_TIM_Base_Init>
 800d81a:	4603      	mov	r3, r0
 800d81c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800d820:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d824:	2b00      	cmp	r3, #0
 800d826:	d11b      	bne.n	800d860 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim16);
 800d828:	4812      	ldr	r0, [pc, #72]	@ (800d874 <HAL_InitTick+0xd0>)
 800d82a:	f7f7 fac3 	bl	8004db4 <HAL_TIM_Base_Start_IT>
 800d82e:	4603      	mov	r3, r0
 800d830:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800d834:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d838:	2b00      	cmp	r3, #0
 800d83a:	d111      	bne.n	800d860 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM16 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800d83c:	2019      	movs	r0, #25
 800d83e:	f7f4 f81b 	bl	8001878 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	2b0f      	cmp	r3, #15
 800d846:	d808      	bhi.n	800d85a <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 800d848:	2200      	movs	r2, #0
 800d84a:	6879      	ldr	r1, [r7, #4]
 800d84c:	2019      	movs	r0, #25
 800d84e:	f7f3 fff7 	bl	8001840 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800d852:	4a0a      	ldr	r2, [pc, #40]	@ (800d87c <HAL_InitTick+0xd8>)
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	6013      	str	r3, [r2, #0]
 800d858:	e002      	b.n	800d860 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 800d85a:	2301      	movs	r3, #1
 800d85c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800d860:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800d864:	4618      	mov	r0, r3
 800d866:	3730      	adds	r7, #48	@ 0x30
 800d868:	46bd      	mov	sp, r7
 800d86a:	bd80      	pop	{r7, pc}
 800d86c:	40021000 	.word	0x40021000
 800d870:	431bde83 	.word	0x431bde83
 800d874:	20003e84 	.word	0x20003e84
 800d878:	40014400 	.word	0x40014400
 800d87c:	20000000 	.word	0x20000000

0800d880 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800d880:	b480      	push	{r7}
 800d882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800d884:	bf00      	nop
 800d886:	e7fd      	b.n	800d884 <NMI_Handler+0x4>

0800d888 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800d888:	b480      	push	{r7}
 800d88a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800d88c:	bf00      	nop
 800d88e:	e7fd      	b.n	800d88c <HardFault_Handler+0x4>

0800d890 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800d890:	b480      	push	{r7}
 800d892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800d894:	bf00      	nop
 800d896:	e7fd      	b.n	800d894 <MemManage_Handler+0x4>

0800d898 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800d898:	b480      	push	{r7}
 800d89a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800d89c:	bf00      	nop
 800d89e:	e7fd      	b.n	800d89c <BusFault_Handler+0x4>

0800d8a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800d8a0:	b480      	push	{r7}
 800d8a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800d8a4:	bf00      	nop
 800d8a6:	e7fd      	b.n	800d8a4 <UsageFault_Handler+0x4>

0800d8a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800d8a8:	b480      	push	{r7}
 800d8aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800d8ac:	bf00      	nop
 800d8ae:	46bd      	mov	sp, r7
 800d8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8b4:	4770      	bx	lr
	...

0800d8b8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800d8b8:	b580      	push	{r7, lr}
 800d8ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 800d8bc:	4802      	ldr	r0, [pc, #8]	@ (800d8c8 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800d8be:	f7f7 fae9 	bl	8004e94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800d8c2:	bf00      	nop
 800d8c4:	bd80      	pop	{r7, pc}
 800d8c6:	bf00      	nop
 800d8c8:	20003e84 	.word	0x20003e84

0800d8cc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800d8cc:	b580      	push	{r7, lr}
 800d8ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800d8d0:	4802      	ldr	r0, [pc, #8]	@ (800d8dc <OTG_FS_IRQHandler+0x10>)
 800d8d2:	f7f4 fdc9 	bl	8002468 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800d8d6:	bf00      	nop
 800d8d8:	bd80      	pop	{r7, pc}
 800d8da:	bf00      	nop
 800d8dc:	200051b0 	.word	0x200051b0

0800d8e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800d8e0:	b580      	push	{r7, lr}
 800d8e2:	b086      	sub	sp, #24
 800d8e4:	af00      	add	r7, sp, #0
 800d8e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800d8e8:	4a14      	ldr	r2, [pc, #80]	@ (800d93c <_sbrk+0x5c>)
 800d8ea:	4b15      	ldr	r3, [pc, #84]	@ (800d940 <_sbrk+0x60>)
 800d8ec:	1ad3      	subs	r3, r2, r3
 800d8ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800d8f0:	697b      	ldr	r3, [r7, #20]
 800d8f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800d8f4:	4b13      	ldr	r3, [pc, #76]	@ (800d944 <_sbrk+0x64>)
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d102      	bne.n	800d902 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800d8fc:	4b11      	ldr	r3, [pc, #68]	@ (800d944 <_sbrk+0x64>)
 800d8fe:	4a12      	ldr	r2, [pc, #72]	@ (800d948 <_sbrk+0x68>)
 800d900:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800d902:	4b10      	ldr	r3, [pc, #64]	@ (800d944 <_sbrk+0x64>)
 800d904:	681a      	ldr	r2, [r3, #0]
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	4413      	add	r3, r2
 800d90a:	693a      	ldr	r2, [r7, #16]
 800d90c:	429a      	cmp	r2, r3
 800d90e:	d207      	bcs.n	800d920 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800d910:	f001 f9bc 	bl	800ec8c <__errno>
 800d914:	4603      	mov	r3, r0
 800d916:	220c      	movs	r2, #12
 800d918:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800d91a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d91e:	e009      	b.n	800d934 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800d920:	4b08      	ldr	r3, [pc, #32]	@ (800d944 <_sbrk+0x64>)
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800d926:	4b07      	ldr	r3, [pc, #28]	@ (800d944 <_sbrk+0x64>)
 800d928:	681a      	ldr	r2, [r3, #0]
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	4413      	add	r3, r2
 800d92e:	4a05      	ldr	r2, [pc, #20]	@ (800d944 <_sbrk+0x64>)
 800d930:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800d932:	68fb      	ldr	r3, [r7, #12]
}
 800d934:	4618      	mov	r0, r3
 800d936:	3718      	adds	r7, #24
 800d938:	46bd      	mov	sp, r7
 800d93a:	bd80      	pop	{r7, pc}
 800d93c:	20050000 	.word	0x20050000
 800d940:	00000400 	.word	0x00000400
 800d944:	20003ed0 	.word	0x20003ed0
 800d948:	20006c68 	.word	0x20006c68

0800d94c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800d94c:	b480      	push	{r7}
 800d94e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800d950:	4b06      	ldr	r3, [pc, #24]	@ (800d96c <SystemInit+0x20>)
 800d952:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d956:	4a05      	ldr	r2, [pc, #20]	@ (800d96c <SystemInit+0x20>)
 800d958:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800d95c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800d960:	bf00      	nop
 800d962:	46bd      	mov	sp, r7
 800d964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d968:	4770      	bx	lr
 800d96a:	bf00      	nop
 800d96c:	e000ed00 	.word	0xe000ed00

0800d970 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d970:	b580      	push	{r7, lr}
 800d972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d974:	2200      	movs	r2, #0
 800d976:	4912      	ldr	r1, [pc, #72]	@ (800d9c0 <MX_USB_DEVICE_Init+0x50>)
 800d978:	4812      	ldr	r0, [pc, #72]	@ (800d9c4 <MX_USB_DEVICE_Init+0x54>)
 800d97a:	f7f9 fe83 	bl	8007684 <USBD_Init>
 800d97e:	4603      	mov	r3, r0
 800d980:	2b00      	cmp	r3, #0
 800d982:	d001      	beq.n	800d988 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d984:	f7ff fc1c 	bl	800d1c0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d988:	490f      	ldr	r1, [pc, #60]	@ (800d9c8 <MX_USB_DEVICE_Init+0x58>)
 800d98a:	480e      	ldr	r0, [pc, #56]	@ (800d9c4 <MX_USB_DEVICE_Init+0x54>)
 800d98c:	f7f9 feaa 	bl	80076e4 <USBD_RegisterClass>
 800d990:	4603      	mov	r3, r0
 800d992:	2b00      	cmp	r3, #0
 800d994:	d001      	beq.n	800d99a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d996:	f7ff fc13 	bl	800d1c0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d99a:	490c      	ldr	r1, [pc, #48]	@ (800d9cc <MX_USB_DEVICE_Init+0x5c>)
 800d99c:	4809      	ldr	r0, [pc, #36]	@ (800d9c4 <MX_USB_DEVICE_Init+0x54>)
 800d99e:	f7f9 fda1 	bl	80074e4 <USBD_CDC_RegisterInterface>
 800d9a2:	4603      	mov	r3, r0
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d001      	beq.n	800d9ac <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d9a8:	f7ff fc0a 	bl	800d1c0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d9ac:	4805      	ldr	r0, [pc, #20]	@ (800d9c4 <MX_USB_DEVICE_Init+0x54>)
 800d9ae:	f7f9 fecf 	bl	8007750 <USBD_Start>
 800d9b2:	4603      	mov	r3, r0
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d001      	beq.n	800d9bc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d9b8:	f7ff fc02 	bl	800d1c0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d9bc:	bf00      	nop
 800d9be:	bd80      	pop	{r7, pc}
 800d9c0:	200000b8 	.word	0x200000b8
 800d9c4:	20003ed4 	.word	0x20003ed4
 800d9c8:	20000014 	.word	0x20000014
 800d9cc:	200000a4 	.word	0x200000a4

0800d9d0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d9d0:	b580      	push	{r7, lr}
 800d9d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d9d4:	2200      	movs	r2, #0
 800d9d6:	4905      	ldr	r1, [pc, #20]	@ (800d9ec <CDC_Init_FS+0x1c>)
 800d9d8:	4805      	ldr	r0, [pc, #20]	@ (800d9f0 <CDC_Init_FS+0x20>)
 800d9da:	f7f9 fd9d 	bl	8007518 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d9de:	4905      	ldr	r1, [pc, #20]	@ (800d9f4 <CDC_Init_FS+0x24>)
 800d9e0:	4803      	ldr	r0, [pc, #12]	@ (800d9f0 <CDC_Init_FS+0x20>)
 800d9e2:	f7f9 fdbb 	bl	800755c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d9e6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d9e8:	4618      	mov	r0, r3
 800d9ea:	bd80      	pop	{r7, pc}
 800d9ec:	200049b0 	.word	0x200049b0
 800d9f0:	20003ed4 	.word	0x20003ed4
 800d9f4:	200041b0 	.word	0x200041b0

0800d9f8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d9f8:	b480      	push	{r7}
 800d9fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d9fc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d9fe:	4618      	mov	r0, r3
 800da00:	46bd      	mov	sp, r7
 800da02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da06:	4770      	bx	lr

0800da08 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800da08:	b480      	push	{r7}
 800da0a:	b083      	sub	sp, #12
 800da0c:	af00      	add	r7, sp, #0
 800da0e:	4603      	mov	r3, r0
 800da10:	6039      	str	r1, [r7, #0]
 800da12:	71fb      	strb	r3, [r7, #7]
 800da14:	4613      	mov	r3, r2
 800da16:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800da18:	79fb      	ldrb	r3, [r7, #7]
 800da1a:	2b23      	cmp	r3, #35	@ 0x23
 800da1c:	d85c      	bhi.n	800dad8 <CDC_Control_FS+0xd0>
 800da1e:	a201      	add	r2, pc, #4	@ (adr r2, 800da24 <CDC_Control_FS+0x1c>)
 800da20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800da24:	0800dad9 	.word	0x0800dad9
 800da28:	0800dad9 	.word	0x0800dad9
 800da2c:	0800dad9 	.word	0x0800dad9
 800da30:	0800dad9 	.word	0x0800dad9
 800da34:	0800dad9 	.word	0x0800dad9
 800da38:	0800dad9 	.word	0x0800dad9
 800da3c:	0800dad9 	.word	0x0800dad9
 800da40:	0800dad9 	.word	0x0800dad9
 800da44:	0800dad9 	.word	0x0800dad9
 800da48:	0800dad9 	.word	0x0800dad9
 800da4c:	0800dad9 	.word	0x0800dad9
 800da50:	0800dad9 	.word	0x0800dad9
 800da54:	0800dad9 	.word	0x0800dad9
 800da58:	0800dad9 	.word	0x0800dad9
 800da5c:	0800dad9 	.word	0x0800dad9
 800da60:	0800dad9 	.word	0x0800dad9
 800da64:	0800dad9 	.word	0x0800dad9
 800da68:	0800dad9 	.word	0x0800dad9
 800da6c:	0800dad9 	.word	0x0800dad9
 800da70:	0800dad9 	.word	0x0800dad9
 800da74:	0800dad9 	.word	0x0800dad9
 800da78:	0800dad9 	.word	0x0800dad9
 800da7c:	0800dad9 	.word	0x0800dad9
 800da80:	0800dad9 	.word	0x0800dad9
 800da84:	0800dad9 	.word	0x0800dad9
 800da88:	0800dad9 	.word	0x0800dad9
 800da8c:	0800dad9 	.word	0x0800dad9
 800da90:	0800dad9 	.word	0x0800dad9
 800da94:	0800dad9 	.word	0x0800dad9
 800da98:	0800dad9 	.word	0x0800dad9
 800da9c:	0800dad9 	.word	0x0800dad9
 800daa0:	0800dad9 	.word	0x0800dad9
 800daa4:	0800dab5 	.word	0x0800dab5
 800daa8:	0800dac7 	.word	0x0800dac7
 800daac:	0800dad9 	.word	0x0800dad9
 800dab0:	0800dad9 	.word	0x0800dad9
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	memcpy( lineCoding, pbuf, sizeof( lineCoding ) );
 800dab4:	4b0c      	ldr	r3, [pc, #48]	@ (800dae8 <CDC_Control_FS+0xe0>)
 800dab6:	683a      	ldr	r2, [r7, #0]
 800dab8:	6810      	ldr	r0, [r2, #0]
 800daba:	6018      	str	r0, [r3, #0]
 800dabc:	8891      	ldrh	r1, [r2, #4]
 800dabe:	7992      	ldrb	r2, [r2, #6]
 800dac0:	8099      	strh	r1, [r3, #4]
 800dac2:	719a      	strb	r2, [r3, #6]
    break;
 800dac4:	e009      	b.n	800dada <CDC_Control_FS+0xd2>

    case CDC_GET_LINE_CODING:
    	memcpy( pbuf, lineCoding, sizeof( lineCoding ) );
 800dac6:	683b      	ldr	r3, [r7, #0]
 800dac8:	4a07      	ldr	r2, [pc, #28]	@ (800dae8 <CDC_Control_FS+0xe0>)
 800daca:	6810      	ldr	r0, [r2, #0]
 800dacc:	6018      	str	r0, [r3, #0]
 800dace:	8891      	ldrh	r1, [r2, #4]
 800dad0:	7992      	ldrb	r2, [r2, #6]
 800dad2:	8099      	strh	r1, [r3, #4]
 800dad4:	719a      	strb	r2, [r3, #6]
    break;
 800dad6:	e000      	b.n	800dada <CDC_Control_FS+0xd2>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800dad8:	bf00      	nop
  }

  return (USBD_OK);
 800dada:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800dadc:	4618      	mov	r0, r3
 800dade:	370c      	adds	r7, #12
 800dae0:	46bd      	mov	sp, r7
 800dae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dae6:	4770      	bx	lr
 800dae8:	2000009c 	.word	0x2000009c

0800daec <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800daec:	b580      	push	{r7, lr}
 800daee:	b084      	sub	sp, #16
 800daf0:	af00      	add	r7, sp, #0
 800daf2:	6078      	str	r0, [r7, #4]
 800daf4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	int status = usbserialQueue( &hUsbDeviceFS, Buf, *Len );
 800daf6:	683b      	ldr	r3, [r7, #0]
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	461a      	mov	r2, r3
 800dafc:	6879      	ldr	r1, [r7, #4]
 800dafe:	4809      	ldr	r0, [pc, #36]	@ (800db24 <CDC_Receive_FS+0x38>)
 800db00:	f000 fd70 	bl	800e5e4 <usbserialQueue>
 800db04:	60f8      	str	r0, [r7, #12]
	USBD_CDC_SetRxBuffer( &hUsbDeviceFS, &Buf[0] );
 800db06:	6879      	ldr	r1, [r7, #4]
 800db08:	4806      	ldr	r0, [pc, #24]	@ (800db24 <CDC_Receive_FS+0x38>)
 800db0a:	f7f9 fd27 	bl	800755c <USBD_CDC_SetRxBuffer>
	if( status == 0 ) { // If queuing is ok, then schedule next reception
 800db0e:	68fb      	ldr	r3, [r7, #12]
 800db10:	2b00      	cmp	r3, #0
 800db12:	d102      	bne.n	800db1a <CDC_Receive_FS+0x2e>
		USBD_CDC_ReceivePacket( &hUsbDeviceFS );
 800db14:	4803      	ldr	r0, [pc, #12]	@ (800db24 <CDC_Receive_FS+0x38>)
 800db16:	f7f9 fd7f 	bl	8007618 <USBD_CDC_ReceivePacket>
	}
	return (USBD_OK);
 800db1a:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800db1c:	4618      	mov	r0, r3
 800db1e:	3710      	adds	r7, #16
 800db20:	46bd      	mov	sp, r7
 800db22:	bd80      	pop	{r7, pc}
 800db24:	20003ed4 	.word	0x20003ed4

0800db28 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800db28:	b580      	push	{r7, lr}
 800db2a:	b084      	sub	sp, #16
 800db2c:	af00      	add	r7, sp, #0
 800db2e:	6078      	str	r0, [r7, #4]
 800db30:	460b      	mov	r3, r1
 800db32:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800db34:	2300      	movs	r3, #0
 800db36:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800db38:	4b0d      	ldr	r3, [pc, #52]	@ (800db70 <CDC_Transmit_FS+0x48>)
 800db3a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800db3e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800db40:	68bb      	ldr	r3, [r7, #8]
 800db42:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800db46:	2b00      	cmp	r3, #0
 800db48:	d001      	beq.n	800db4e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800db4a:	2301      	movs	r3, #1
 800db4c:	e00b      	b.n	800db66 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800db4e:	887b      	ldrh	r3, [r7, #2]
 800db50:	461a      	mov	r2, r3
 800db52:	6879      	ldr	r1, [r7, #4]
 800db54:	4806      	ldr	r0, [pc, #24]	@ (800db70 <CDC_Transmit_FS+0x48>)
 800db56:	f7f9 fcdf 	bl	8007518 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800db5a:	4805      	ldr	r0, [pc, #20]	@ (800db70 <CDC_Transmit_FS+0x48>)
 800db5c:	f7f9 fd1c 	bl	8007598 <USBD_CDC_TransmitPacket>
 800db60:	4603      	mov	r3, r0
 800db62:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800db64:	7bfb      	ldrb	r3, [r7, #15]
}
 800db66:	4618      	mov	r0, r3
 800db68:	3710      	adds	r7, #16
 800db6a:	46bd      	mov	sp, r7
 800db6c:	bd80      	pop	{r7, pc}
 800db6e:	bf00      	nop
 800db70:	20003ed4 	.word	0x20003ed4

0800db74 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800db74:	b580      	push	{r7, lr}
 800db76:	b086      	sub	sp, #24
 800db78:	af00      	add	r7, sp, #0
 800db7a:	60f8      	str	r0, [r7, #12]
 800db7c:	60b9      	str	r1, [r7, #8]
 800db7e:	4613      	mov	r3, r2
 800db80:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800db82:	2300      	movs	r3, #0
 800db84:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  usbserialTxWakeup();
 800db86:	f000 fe3f 	bl	800e808 <usbserialTxWakeup>
  /* USER CODE END 13 */
  return result;
 800db8a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800db8e:	4618      	mov	r0, r3
 800db90:	3718      	adds	r7, #24
 800db92:	46bd      	mov	sp, r7
 800db94:	bd80      	pop	{r7, pc}
	...

0800db98 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800db98:	b580      	push	{r7, lr}
 800db9a:	b0ae      	sub	sp, #184	@ 0xb8
 800db9c:	af00      	add	r7, sp, #0
 800db9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800dba0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800dba4:	2200      	movs	r2, #0
 800dba6:	601a      	str	r2, [r3, #0]
 800dba8:	605a      	str	r2, [r3, #4]
 800dbaa:	609a      	str	r2, [r3, #8]
 800dbac:	60da      	str	r2, [r3, #12]
 800dbae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800dbb0:	f107 0318 	add.w	r3, r7, #24
 800dbb4:	228c      	movs	r2, #140	@ 0x8c
 800dbb6:	2100      	movs	r1, #0
 800dbb8:	4618      	mov	r0, r3
 800dbba:	f000 fff9 	bl	800ebb0 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	681b      	ldr	r3, [r3, #0]
 800dbc2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800dbc6:	d163      	bne.n	800dc90 <HAL_PCD_MspInit+0xf8>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800dbc8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800dbcc:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800dbce:	2300      	movs	r3, #0
 800dbd0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800dbd4:	f107 0318 	add.w	r3, r7, #24
 800dbd8:	4618      	mov	r0, r3
 800dbda:	f7f6 fb77 	bl	80042cc <HAL_RCCEx_PeriphCLKConfig>
 800dbde:	4603      	mov	r3, r0
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d001      	beq.n	800dbe8 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800dbe4:	f7ff faec 	bl	800d1c0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800dbe8:	4b2b      	ldr	r3, [pc, #172]	@ (800dc98 <HAL_PCD_MspInit+0x100>)
 800dbea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dbec:	4a2a      	ldr	r2, [pc, #168]	@ (800dc98 <HAL_PCD_MspInit+0x100>)
 800dbee:	f043 0301 	orr.w	r3, r3, #1
 800dbf2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800dbf4:	4b28      	ldr	r3, [pc, #160]	@ (800dc98 <HAL_PCD_MspInit+0x100>)
 800dbf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dbf8:	f003 0301 	and.w	r3, r3, #1
 800dbfc:	617b      	str	r3, [r7, #20]
 800dbfe:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800dc00:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800dc04:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dc08:	2302      	movs	r3, #2
 800dc0a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dc0e:	2300      	movs	r3, #0
 800dc10:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800dc14:	2303      	movs	r3, #3
 800dc16:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800dc1a:	230a      	movs	r3, #10
 800dc1c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800dc20:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800dc24:	4619      	mov	r1, r3
 800dc26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800dc2a:	f7f3 ff7d 	bl	8001b28 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800dc2e:	4b1a      	ldr	r3, [pc, #104]	@ (800dc98 <HAL_PCD_MspInit+0x100>)
 800dc30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dc32:	4a19      	ldr	r2, [pc, #100]	@ (800dc98 <HAL_PCD_MspInit+0x100>)
 800dc34:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800dc38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800dc3a:	4b17      	ldr	r3, [pc, #92]	@ (800dc98 <HAL_PCD_MspInit+0x100>)
 800dc3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dc3e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800dc42:	613b      	str	r3, [r7, #16]
 800dc44:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800dc46:	4b14      	ldr	r3, [pc, #80]	@ (800dc98 <HAL_PCD_MspInit+0x100>)
 800dc48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dc4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d114      	bne.n	800dc7c <HAL_PCD_MspInit+0xe4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800dc52:	4b11      	ldr	r3, [pc, #68]	@ (800dc98 <HAL_PCD_MspInit+0x100>)
 800dc54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dc56:	4a10      	ldr	r2, [pc, #64]	@ (800dc98 <HAL_PCD_MspInit+0x100>)
 800dc58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800dc5c:	6593      	str	r3, [r2, #88]	@ 0x58
 800dc5e:	4b0e      	ldr	r3, [pc, #56]	@ (800dc98 <HAL_PCD_MspInit+0x100>)
 800dc60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dc62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dc66:	60fb      	str	r3, [r7, #12]
 800dc68:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 800dc6a:	f7f5 fcc5 	bl	80035f8 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800dc6e:	4b0a      	ldr	r3, [pc, #40]	@ (800dc98 <HAL_PCD_MspInit+0x100>)
 800dc70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dc72:	4a09      	ldr	r2, [pc, #36]	@ (800dc98 <HAL_PCD_MspInit+0x100>)
 800dc74:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dc78:	6593      	str	r3, [r2, #88]	@ 0x58
 800dc7a:	e001      	b.n	800dc80 <HAL_PCD_MspInit+0xe8>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800dc7c:	f7f5 fcbc 	bl	80035f8 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800dc80:	2200      	movs	r2, #0
 800dc82:	2105      	movs	r1, #5
 800dc84:	2043      	movs	r0, #67	@ 0x43
 800dc86:	f7f3 fddb 	bl	8001840 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800dc8a:	2043      	movs	r0, #67	@ 0x43
 800dc8c:	f7f3 fdf4 	bl	8001878 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800dc90:	bf00      	nop
 800dc92:	37b8      	adds	r7, #184	@ 0xb8
 800dc94:	46bd      	mov	sp, r7
 800dc96:	bd80      	pop	{r7, pc}
 800dc98:	40021000 	.word	0x40021000

0800dc9c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dc9c:	b580      	push	{r7, lr}
 800dc9e:	b082      	sub	sp, #8
 800dca0:	af00      	add	r7, sp, #0
 800dca2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800dcb0:	4619      	mov	r1, r3
 800dcb2:	4610      	mov	r0, r2
 800dcb4:	f7f9 fd99 	bl	80077ea <USBD_LL_SetupStage>
}
 800dcb8:	bf00      	nop
 800dcba:	3708      	adds	r7, #8
 800dcbc:	46bd      	mov	sp, r7
 800dcbe:	bd80      	pop	{r7, pc}

0800dcc0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dcc0:	b580      	push	{r7, lr}
 800dcc2:	b082      	sub	sp, #8
 800dcc4:	af00      	add	r7, sp, #0
 800dcc6:	6078      	str	r0, [r7, #4]
 800dcc8:	460b      	mov	r3, r1
 800dcca:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800dcd2:	78fa      	ldrb	r2, [r7, #3]
 800dcd4:	6879      	ldr	r1, [r7, #4]
 800dcd6:	4613      	mov	r3, r2
 800dcd8:	00db      	lsls	r3, r3, #3
 800dcda:	4413      	add	r3, r2
 800dcdc:	009b      	lsls	r3, r3, #2
 800dcde:	440b      	add	r3, r1
 800dce0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800dce4:	681a      	ldr	r2, [r3, #0]
 800dce6:	78fb      	ldrb	r3, [r7, #3]
 800dce8:	4619      	mov	r1, r3
 800dcea:	f7f9 fdd3 	bl	8007894 <USBD_LL_DataOutStage>
}
 800dcee:	bf00      	nop
 800dcf0:	3708      	adds	r7, #8
 800dcf2:	46bd      	mov	sp, r7
 800dcf4:	bd80      	pop	{r7, pc}

0800dcf6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dcf6:	b580      	push	{r7, lr}
 800dcf8:	b082      	sub	sp, #8
 800dcfa:	af00      	add	r7, sp, #0
 800dcfc:	6078      	str	r0, [r7, #4]
 800dcfe:	460b      	mov	r3, r1
 800dd00:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800dd08:	78fa      	ldrb	r2, [r7, #3]
 800dd0a:	6879      	ldr	r1, [r7, #4]
 800dd0c:	4613      	mov	r3, r2
 800dd0e:	00db      	lsls	r3, r3, #3
 800dd10:	4413      	add	r3, r2
 800dd12:	009b      	lsls	r3, r3, #2
 800dd14:	440b      	add	r3, r1
 800dd16:	3320      	adds	r3, #32
 800dd18:	681a      	ldr	r2, [r3, #0]
 800dd1a:	78fb      	ldrb	r3, [r7, #3]
 800dd1c:	4619      	mov	r1, r3
 800dd1e:	f7f9 fe6c 	bl	80079fa <USBD_LL_DataInStage>
}
 800dd22:	bf00      	nop
 800dd24:	3708      	adds	r7, #8
 800dd26:	46bd      	mov	sp, r7
 800dd28:	bd80      	pop	{r7, pc}

0800dd2a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd2a:	b580      	push	{r7, lr}
 800dd2c:	b082      	sub	sp, #8
 800dd2e:	af00      	add	r7, sp, #0
 800dd30:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800dd38:	4618      	mov	r0, r3
 800dd3a:	f7f9 ffa6 	bl	8007c8a <USBD_LL_SOF>
}
 800dd3e:	bf00      	nop
 800dd40:	3708      	adds	r7, #8
 800dd42:	46bd      	mov	sp, r7
 800dd44:	bd80      	pop	{r7, pc}

0800dd46 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd46:	b580      	push	{r7, lr}
 800dd48:	b084      	sub	sp, #16
 800dd4a:	af00      	add	r7, sp, #0
 800dd4c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800dd4e:	2301      	movs	r3, #1
 800dd50:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	79db      	ldrb	r3, [r3, #7]
 800dd56:	2b02      	cmp	r3, #2
 800dd58:	d001      	beq.n	800dd5e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800dd5a:	f7ff fa31 	bl	800d1c0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800dd64:	7bfa      	ldrb	r2, [r7, #15]
 800dd66:	4611      	mov	r1, r2
 800dd68:	4618      	mov	r0, r3
 800dd6a:	f7f9 ff4a 	bl	8007c02 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800dd74:	4618      	mov	r0, r3
 800dd76:	f7f9 fef2 	bl	8007b5e <USBD_LL_Reset>
}
 800dd7a:	bf00      	nop
 800dd7c:	3710      	adds	r7, #16
 800dd7e:	46bd      	mov	sp, r7
 800dd80:	bd80      	pop	{r7, pc}
	...

0800dd84 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd84:	b580      	push	{r7, lr}
 800dd86:	b082      	sub	sp, #8
 800dd88:	af00      	add	r7, sp, #0
 800dd8a:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800dd94:	681b      	ldr	r3, [r3, #0]
 800dd96:	687a      	ldr	r2, [r7, #4]
 800dd98:	6812      	ldr	r2, [r2, #0]
 800dd9a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800dd9e:	f043 0301 	orr.w	r3, r3, #1
 800dda2:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ddaa:	4618      	mov	r0, r3
 800ddac:	f7f9 ff39 	bl	8007c22 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	7adb      	ldrb	r3, [r3, #11]
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d005      	beq.n	800ddc4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ddb8:	4b04      	ldr	r3, [pc, #16]	@ (800ddcc <HAL_PCD_SuspendCallback+0x48>)
 800ddba:	691b      	ldr	r3, [r3, #16]
 800ddbc:	4a03      	ldr	r2, [pc, #12]	@ (800ddcc <HAL_PCD_SuspendCallback+0x48>)
 800ddbe:	f043 0306 	orr.w	r3, r3, #6
 800ddc2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ddc4:	bf00      	nop
 800ddc6:	3708      	adds	r7, #8
 800ddc8:	46bd      	mov	sp, r7
 800ddca:	bd80      	pop	{r7, pc}
 800ddcc:	e000ed00 	.word	0xe000ed00

0800ddd0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ddd0:	b580      	push	{r7, lr}
 800ddd2:	b082      	sub	sp, #8
 800ddd4:	af00      	add	r7, sp, #0
 800ddd6:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	681b      	ldr	r3, [r3, #0]
 800dddc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800dde0:	681b      	ldr	r3, [r3, #0]
 800dde2:	687a      	ldr	r2, [r7, #4]
 800dde4:	6812      	ldr	r2, [r2, #0]
 800dde6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ddea:	f023 0301 	bic.w	r3, r3, #1
 800ddee:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	7adb      	ldrb	r3, [r3, #11]
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	d007      	beq.n	800de08 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ddf8:	4b08      	ldr	r3, [pc, #32]	@ (800de1c <HAL_PCD_ResumeCallback+0x4c>)
 800ddfa:	691b      	ldr	r3, [r3, #16]
 800ddfc:	4a07      	ldr	r2, [pc, #28]	@ (800de1c <HAL_PCD_ResumeCallback+0x4c>)
 800ddfe:	f023 0306 	bic.w	r3, r3, #6
 800de02:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800de04:	f000 faa8 	bl	800e358 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800de0e:	4618      	mov	r0, r3
 800de10:	f7f9 ff23 	bl	8007c5a <USBD_LL_Resume>
}
 800de14:	bf00      	nop
 800de16:	3708      	adds	r7, #8
 800de18:	46bd      	mov	sp, r7
 800de1a:	bd80      	pop	{r7, pc}
 800de1c:	e000ed00 	.word	0xe000ed00

0800de20 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de20:	b580      	push	{r7, lr}
 800de22:	b082      	sub	sp, #8
 800de24:	af00      	add	r7, sp, #0
 800de26:	6078      	str	r0, [r7, #4]
 800de28:	460b      	mov	r3, r1
 800de2a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800de32:	78fa      	ldrb	r2, [r7, #3]
 800de34:	4611      	mov	r1, r2
 800de36:	4618      	mov	r0, r3
 800de38:	f7f9 ff79 	bl	8007d2e <USBD_LL_IsoOUTIncomplete>
}
 800de3c:	bf00      	nop
 800de3e:	3708      	adds	r7, #8
 800de40:	46bd      	mov	sp, r7
 800de42:	bd80      	pop	{r7, pc}

0800de44 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de44:	b580      	push	{r7, lr}
 800de46:	b082      	sub	sp, #8
 800de48:	af00      	add	r7, sp, #0
 800de4a:	6078      	str	r0, [r7, #4]
 800de4c:	460b      	mov	r3, r1
 800de4e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800de56:	78fa      	ldrb	r2, [r7, #3]
 800de58:	4611      	mov	r1, r2
 800de5a:	4618      	mov	r0, r3
 800de5c:	f7f9 ff35 	bl	8007cca <USBD_LL_IsoINIncomplete>
}
 800de60:	bf00      	nop
 800de62:	3708      	adds	r7, #8
 800de64:	46bd      	mov	sp, r7
 800de66:	bd80      	pop	{r7, pc}

0800de68 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de68:	b580      	push	{r7, lr}
 800de6a:	b082      	sub	sp, #8
 800de6c:	af00      	add	r7, sp, #0
 800de6e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800de76:	4618      	mov	r0, r3
 800de78:	f7f9 ff8b 	bl	8007d92 <USBD_LL_DevConnected>
}
 800de7c:	bf00      	nop
 800de7e:	3708      	adds	r7, #8
 800de80:	46bd      	mov	sp, r7
 800de82:	bd80      	pop	{r7, pc}

0800de84 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de84:	b580      	push	{r7, lr}
 800de86:	b082      	sub	sp, #8
 800de88:	af00      	add	r7, sp, #0
 800de8a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800de92:	4618      	mov	r0, r3
 800de94:	f7f9 ff88 	bl	8007da8 <USBD_LL_DevDisconnected>
}
 800de98:	bf00      	nop
 800de9a:	3708      	adds	r7, #8
 800de9c:	46bd      	mov	sp, r7
 800de9e:	bd80      	pop	{r7, pc}

0800dea0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800dea0:	b580      	push	{r7, lr}
 800dea2:	b082      	sub	sp, #8
 800dea4:	af00      	add	r7, sp, #0
 800dea6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	781b      	ldrb	r3, [r3, #0]
 800deac:	2b00      	cmp	r3, #0
 800deae:	d13c      	bne.n	800df2a <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800deb0:	4a20      	ldr	r2, [pc, #128]	@ (800df34 <USBD_LL_Init+0x94>)
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	4a1e      	ldr	r2, [pc, #120]	@ (800df34 <USBD_LL_Init+0x94>)
 800debc:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800dec0:	4b1c      	ldr	r3, [pc, #112]	@ (800df34 <USBD_LL_Init+0x94>)
 800dec2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800dec6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800dec8:	4b1a      	ldr	r3, [pc, #104]	@ (800df34 <USBD_LL_Init+0x94>)
 800deca:	2206      	movs	r2, #6
 800decc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800dece:	4b19      	ldr	r3, [pc, #100]	@ (800df34 <USBD_LL_Init+0x94>)
 800ded0:	2202      	movs	r2, #2
 800ded2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ded4:	4b17      	ldr	r3, [pc, #92]	@ (800df34 <USBD_LL_Init+0x94>)
 800ded6:	2202      	movs	r2, #2
 800ded8:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800deda:	4b16      	ldr	r3, [pc, #88]	@ (800df34 <USBD_LL_Init+0x94>)
 800dedc:	2200      	movs	r2, #0
 800dede:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800dee0:	4b14      	ldr	r3, [pc, #80]	@ (800df34 <USBD_LL_Init+0x94>)
 800dee2:	2200      	movs	r2, #0
 800dee4:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800dee6:	4b13      	ldr	r3, [pc, #76]	@ (800df34 <USBD_LL_Init+0x94>)
 800dee8:	2200      	movs	r2, #0
 800deea:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800deec:	4b11      	ldr	r3, [pc, #68]	@ (800df34 <USBD_LL_Init+0x94>)
 800deee:	2200      	movs	r2, #0
 800def0:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800def2:	4b10      	ldr	r3, [pc, #64]	@ (800df34 <USBD_LL_Init+0x94>)
 800def4:	2200      	movs	r2, #0
 800def6:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800def8:	4b0e      	ldr	r3, [pc, #56]	@ (800df34 <USBD_LL_Init+0x94>)
 800defa:	2200      	movs	r2, #0
 800defc:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800defe:	480d      	ldr	r0, [pc, #52]	@ (800df34 <USBD_LL_Init+0x94>)
 800df00:	f7f4 f974 	bl	80021ec <HAL_PCD_Init>
 800df04:	4603      	mov	r3, r0
 800df06:	2b00      	cmp	r3, #0
 800df08:	d001      	beq.n	800df0e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800df0a:	f7ff f959 	bl	800d1c0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800df0e:	2180      	movs	r1, #128	@ 0x80
 800df10:	4808      	ldr	r0, [pc, #32]	@ (800df34 <USBD_LL_Init+0x94>)
 800df12:	f7f5 facc 	bl	80034ae <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800df16:	2240      	movs	r2, #64	@ 0x40
 800df18:	2100      	movs	r1, #0
 800df1a:	4806      	ldr	r0, [pc, #24]	@ (800df34 <USBD_LL_Init+0x94>)
 800df1c:	f7f5 fa80 	bl	8003420 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800df20:	2280      	movs	r2, #128	@ 0x80
 800df22:	2101      	movs	r1, #1
 800df24:	4803      	ldr	r0, [pc, #12]	@ (800df34 <USBD_LL_Init+0x94>)
 800df26:	f7f5 fa7b 	bl	8003420 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800df2a:	2300      	movs	r3, #0
}
 800df2c:	4618      	mov	r0, r3
 800df2e:	3708      	adds	r7, #8
 800df30:	46bd      	mov	sp, r7
 800df32:	bd80      	pop	{r7, pc}
 800df34:	200051b0 	.word	0x200051b0

0800df38 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800df38:	b580      	push	{r7, lr}
 800df3a:	b084      	sub	sp, #16
 800df3c:	af00      	add	r7, sp, #0
 800df3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800df40:	2300      	movs	r3, #0
 800df42:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800df44:	2300      	movs	r3, #0
 800df46:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800df4e:	4618      	mov	r0, r3
 800df50:	f7f4 fa5b 	bl	800240a <HAL_PCD_Start>
 800df54:	4603      	mov	r3, r0
 800df56:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800df58:	7bbb      	ldrb	r3, [r7, #14]
 800df5a:	2b03      	cmp	r3, #3
 800df5c:	d816      	bhi.n	800df8c <USBD_LL_Start+0x54>
 800df5e:	a201      	add	r2, pc, #4	@ (adr r2, 800df64 <USBD_LL_Start+0x2c>)
 800df60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df64:	0800df75 	.word	0x0800df75
 800df68:	0800df7b 	.word	0x0800df7b
 800df6c:	0800df81 	.word	0x0800df81
 800df70:	0800df87 	.word	0x0800df87
    case HAL_OK :
      usb_status = USBD_OK;
 800df74:	2300      	movs	r3, #0
 800df76:	73fb      	strb	r3, [r7, #15]
    break;
 800df78:	e00b      	b.n	800df92 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800df7a:	2303      	movs	r3, #3
 800df7c:	73fb      	strb	r3, [r7, #15]
    break;
 800df7e:	e008      	b.n	800df92 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800df80:	2301      	movs	r3, #1
 800df82:	73fb      	strb	r3, [r7, #15]
    break;
 800df84:	e005      	b.n	800df92 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800df86:	2303      	movs	r3, #3
 800df88:	73fb      	strb	r3, [r7, #15]
    break;
 800df8a:	e002      	b.n	800df92 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800df8c:	2303      	movs	r3, #3
 800df8e:	73fb      	strb	r3, [r7, #15]
    break;
 800df90:	bf00      	nop
  }
  return usb_status;
 800df92:	7bfb      	ldrb	r3, [r7, #15]
}
 800df94:	4618      	mov	r0, r3
 800df96:	3710      	adds	r7, #16
 800df98:	46bd      	mov	sp, r7
 800df9a:	bd80      	pop	{r7, pc}

0800df9c <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800df9c:	b580      	push	{r7, lr}
 800df9e:	b084      	sub	sp, #16
 800dfa0:	af00      	add	r7, sp, #0
 800dfa2:	6078      	str	r0, [r7, #4]
 800dfa4:	4608      	mov	r0, r1
 800dfa6:	4611      	mov	r1, r2
 800dfa8:	461a      	mov	r2, r3
 800dfaa:	4603      	mov	r3, r0
 800dfac:	70fb      	strb	r3, [r7, #3]
 800dfae:	460b      	mov	r3, r1
 800dfb0:	70bb      	strb	r3, [r7, #2]
 800dfb2:	4613      	mov	r3, r2
 800dfb4:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dfb6:	2300      	movs	r3, #0
 800dfb8:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dfba:	2300      	movs	r3, #0
 800dfbc:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800dfc4:	78bb      	ldrb	r3, [r7, #2]
 800dfc6:	883a      	ldrh	r2, [r7, #0]
 800dfc8:	78f9      	ldrb	r1, [r7, #3]
 800dfca:	f7f4 ff07 	bl	8002ddc <HAL_PCD_EP_Open>
 800dfce:	4603      	mov	r3, r0
 800dfd0:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800dfd2:	7bbb      	ldrb	r3, [r7, #14]
 800dfd4:	2b03      	cmp	r3, #3
 800dfd6:	d817      	bhi.n	800e008 <USBD_LL_OpenEP+0x6c>
 800dfd8:	a201      	add	r2, pc, #4	@ (adr r2, 800dfe0 <USBD_LL_OpenEP+0x44>)
 800dfda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dfde:	bf00      	nop
 800dfe0:	0800dff1 	.word	0x0800dff1
 800dfe4:	0800dff7 	.word	0x0800dff7
 800dfe8:	0800dffd 	.word	0x0800dffd
 800dfec:	0800e003 	.word	0x0800e003
    case HAL_OK :
      usb_status = USBD_OK;
 800dff0:	2300      	movs	r3, #0
 800dff2:	73fb      	strb	r3, [r7, #15]
    break;
 800dff4:	e00b      	b.n	800e00e <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800dff6:	2303      	movs	r3, #3
 800dff8:	73fb      	strb	r3, [r7, #15]
    break;
 800dffa:	e008      	b.n	800e00e <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800dffc:	2301      	movs	r3, #1
 800dffe:	73fb      	strb	r3, [r7, #15]
    break;
 800e000:	e005      	b.n	800e00e <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e002:	2303      	movs	r3, #3
 800e004:	73fb      	strb	r3, [r7, #15]
    break;
 800e006:	e002      	b.n	800e00e <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800e008:	2303      	movs	r3, #3
 800e00a:	73fb      	strb	r3, [r7, #15]
    break;
 800e00c:	bf00      	nop
  }
  return usb_status;
 800e00e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e010:	4618      	mov	r0, r3
 800e012:	3710      	adds	r7, #16
 800e014:	46bd      	mov	sp, r7
 800e016:	bd80      	pop	{r7, pc}

0800e018 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e018:	b580      	push	{r7, lr}
 800e01a:	b084      	sub	sp, #16
 800e01c:	af00      	add	r7, sp, #0
 800e01e:	6078      	str	r0, [r7, #4]
 800e020:	460b      	mov	r3, r1
 800e022:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e024:	2300      	movs	r3, #0
 800e026:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e028:	2300      	movs	r3, #0
 800e02a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e032:	78fa      	ldrb	r2, [r7, #3]
 800e034:	4611      	mov	r1, r2
 800e036:	4618      	mov	r0, r3
 800e038:	f7f4 ff3a 	bl	8002eb0 <HAL_PCD_EP_Close>
 800e03c:	4603      	mov	r3, r0
 800e03e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800e040:	7bbb      	ldrb	r3, [r7, #14]
 800e042:	2b03      	cmp	r3, #3
 800e044:	d816      	bhi.n	800e074 <USBD_LL_CloseEP+0x5c>
 800e046:	a201      	add	r2, pc, #4	@ (adr r2, 800e04c <USBD_LL_CloseEP+0x34>)
 800e048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e04c:	0800e05d 	.word	0x0800e05d
 800e050:	0800e063 	.word	0x0800e063
 800e054:	0800e069 	.word	0x0800e069
 800e058:	0800e06f 	.word	0x0800e06f
    case HAL_OK :
      usb_status = USBD_OK;
 800e05c:	2300      	movs	r3, #0
 800e05e:	73fb      	strb	r3, [r7, #15]
    break;
 800e060:	e00b      	b.n	800e07a <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e062:	2303      	movs	r3, #3
 800e064:	73fb      	strb	r3, [r7, #15]
    break;
 800e066:	e008      	b.n	800e07a <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e068:	2301      	movs	r3, #1
 800e06a:	73fb      	strb	r3, [r7, #15]
    break;
 800e06c:	e005      	b.n	800e07a <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e06e:	2303      	movs	r3, #3
 800e070:	73fb      	strb	r3, [r7, #15]
    break;
 800e072:	e002      	b.n	800e07a <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800e074:	2303      	movs	r3, #3
 800e076:	73fb      	strb	r3, [r7, #15]
    break;
 800e078:	bf00      	nop
  }
  return usb_status;
 800e07a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e07c:	4618      	mov	r0, r3
 800e07e:	3710      	adds	r7, #16
 800e080:	46bd      	mov	sp, r7
 800e082:	bd80      	pop	{r7, pc}

0800e084 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e084:	b580      	push	{r7, lr}
 800e086:	b084      	sub	sp, #16
 800e088:	af00      	add	r7, sp, #0
 800e08a:	6078      	str	r0, [r7, #4]
 800e08c:	460b      	mov	r3, r1
 800e08e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e090:	2300      	movs	r3, #0
 800e092:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e094:	2300      	movs	r3, #0
 800e096:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e09e:	78fa      	ldrb	r2, [r7, #3]
 800e0a0:	4611      	mov	r1, r2
 800e0a2:	4618      	mov	r0, r3
 800e0a4:	f7f4 ffc9 	bl	800303a <HAL_PCD_EP_SetStall>
 800e0a8:	4603      	mov	r3, r0
 800e0aa:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800e0ac:	7bbb      	ldrb	r3, [r7, #14]
 800e0ae:	2b03      	cmp	r3, #3
 800e0b0:	d816      	bhi.n	800e0e0 <USBD_LL_StallEP+0x5c>
 800e0b2:	a201      	add	r2, pc, #4	@ (adr r2, 800e0b8 <USBD_LL_StallEP+0x34>)
 800e0b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0b8:	0800e0c9 	.word	0x0800e0c9
 800e0bc:	0800e0cf 	.word	0x0800e0cf
 800e0c0:	0800e0d5 	.word	0x0800e0d5
 800e0c4:	0800e0db 	.word	0x0800e0db
    case HAL_OK :
      usb_status = USBD_OK;
 800e0c8:	2300      	movs	r3, #0
 800e0ca:	73fb      	strb	r3, [r7, #15]
    break;
 800e0cc:	e00b      	b.n	800e0e6 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e0ce:	2303      	movs	r3, #3
 800e0d0:	73fb      	strb	r3, [r7, #15]
    break;
 800e0d2:	e008      	b.n	800e0e6 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e0d4:	2301      	movs	r3, #1
 800e0d6:	73fb      	strb	r3, [r7, #15]
    break;
 800e0d8:	e005      	b.n	800e0e6 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e0da:	2303      	movs	r3, #3
 800e0dc:	73fb      	strb	r3, [r7, #15]
    break;
 800e0de:	e002      	b.n	800e0e6 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800e0e0:	2303      	movs	r3, #3
 800e0e2:	73fb      	strb	r3, [r7, #15]
    break;
 800e0e4:	bf00      	nop
  }
  return usb_status;
 800e0e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0e8:	4618      	mov	r0, r3
 800e0ea:	3710      	adds	r7, #16
 800e0ec:	46bd      	mov	sp, r7
 800e0ee:	bd80      	pop	{r7, pc}

0800e0f0 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e0f0:	b580      	push	{r7, lr}
 800e0f2:	b084      	sub	sp, #16
 800e0f4:	af00      	add	r7, sp, #0
 800e0f6:	6078      	str	r0, [r7, #4]
 800e0f8:	460b      	mov	r3, r1
 800e0fa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e0fc:	2300      	movs	r3, #0
 800e0fe:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e100:	2300      	movs	r3, #0
 800e102:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e10a:	78fa      	ldrb	r2, [r7, #3]
 800e10c:	4611      	mov	r1, r2
 800e10e:	4618      	mov	r0, r3
 800e110:	f7f4 fff5 	bl	80030fe <HAL_PCD_EP_ClrStall>
 800e114:	4603      	mov	r3, r0
 800e116:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800e118:	7bbb      	ldrb	r3, [r7, #14]
 800e11a:	2b03      	cmp	r3, #3
 800e11c:	d816      	bhi.n	800e14c <USBD_LL_ClearStallEP+0x5c>
 800e11e:	a201      	add	r2, pc, #4	@ (adr r2, 800e124 <USBD_LL_ClearStallEP+0x34>)
 800e120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e124:	0800e135 	.word	0x0800e135
 800e128:	0800e13b 	.word	0x0800e13b
 800e12c:	0800e141 	.word	0x0800e141
 800e130:	0800e147 	.word	0x0800e147
    case HAL_OK :
      usb_status = USBD_OK;
 800e134:	2300      	movs	r3, #0
 800e136:	73fb      	strb	r3, [r7, #15]
    break;
 800e138:	e00b      	b.n	800e152 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e13a:	2303      	movs	r3, #3
 800e13c:	73fb      	strb	r3, [r7, #15]
    break;
 800e13e:	e008      	b.n	800e152 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e140:	2301      	movs	r3, #1
 800e142:	73fb      	strb	r3, [r7, #15]
    break;
 800e144:	e005      	b.n	800e152 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e146:	2303      	movs	r3, #3
 800e148:	73fb      	strb	r3, [r7, #15]
    break;
 800e14a:	e002      	b.n	800e152 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800e14c:	2303      	movs	r3, #3
 800e14e:	73fb      	strb	r3, [r7, #15]
    break;
 800e150:	bf00      	nop
  }
  return usb_status;
 800e152:	7bfb      	ldrb	r3, [r7, #15]
}
 800e154:	4618      	mov	r0, r3
 800e156:	3710      	adds	r7, #16
 800e158:	46bd      	mov	sp, r7
 800e15a:	bd80      	pop	{r7, pc}

0800e15c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e15c:	b480      	push	{r7}
 800e15e:	b085      	sub	sp, #20
 800e160:	af00      	add	r7, sp, #0
 800e162:	6078      	str	r0, [r7, #4]
 800e164:	460b      	mov	r3, r1
 800e166:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e16e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e170:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e174:	2b00      	cmp	r3, #0
 800e176:	da0b      	bge.n	800e190 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e178:	78fb      	ldrb	r3, [r7, #3]
 800e17a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e17e:	68f9      	ldr	r1, [r7, #12]
 800e180:	4613      	mov	r3, r2
 800e182:	00db      	lsls	r3, r3, #3
 800e184:	4413      	add	r3, r2
 800e186:	009b      	lsls	r3, r3, #2
 800e188:	440b      	add	r3, r1
 800e18a:	3316      	adds	r3, #22
 800e18c:	781b      	ldrb	r3, [r3, #0]
 800e18e:	e00b      	b.n	800e1a8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e190:	78fb      	ldrb	r3, [r7, #3]
 800e192:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e196:	68f9      	ldr	r1, [r7, #12]
 800e198:	4613      	mov	r3, r2
 800e19a:	00db      	lsls	r3, r3, #3
 800e19c:	4413      	add	r3, r2
 800e19e:	009b      	lsls	r3, r3, #2
 800e1a0:	440b      	add	r3, r1
 800e1a2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800e1a6:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e1a8:	4618      	mov	r0, r3
 800e1aa:	3714      	adds	r7, #20
 800e1ac:	46bd      	mov	sp, r7
 800e1ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1b2:	4770      	bx	lr

0800e1b4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e1b4:	b580      	push	{r7, lr}
 800e1b6:	b084      	sub	sp, #16
 800e1b8:	af00      	add	r7, sp, #0
 800e1ba:	6078      	str	r0, [r7, #4]
 800e1bc:	460b      	mov	r3, r1
 800e1be:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e1c0:	2300      	movs	r3, #0
 800e1c2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e1c4:	2300      	movs	r3, #0
 800e1c6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e1ce:	78fa      	ldrb	r2, [r7, #3]
 800e1d0:	4611      	mov	r1, r2
 800e1d2:	4618      	mov	r0, r3
 800e1d4:	f7f4 fdde 	bl	8002d94 <HAL_PCD_SetAddress>
 800e1d8:	4603      	mov	r3, r0
 800e1da:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800e1dc:	7bbb      	ldrb	r3, [r7, #14]
 800e1de:	2b03      	cmp	r3, #3
 800e1e0:	d816      	bhi.n	800e210 <USBD_LL_SetUSBAddress+0x5c>
 800e1e2:	a201      	add	r2, pc, #4	@ (adr r2, 800e1e8 <USBD_LL_SetUSBAddress+0x34>)
 800e1e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1e8:	0800e1f9 	.word	0x0800e1f9
 800e1ec:	0800e1ff 	.word	0x0800e1ff
 800e1f0:	0800e205 	.word	0x0800e205
 800e1f4:	0800e20b 	.word	0x0800e20b
    case HAL_OK :
      usb_status = USBD_OK;
 800e1f8:	2300      	movs	r3, #0
 800e1fa:	73fb      	strb	r3, [r7, #15]
    break;
 800e1fc:	e00b      	b.n	800e216 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e1fe:	2303      	movs	r3, #3
 800e200:	73fb      	strb	r3, [r7, #15]
    break;
 800e202:	e008      	b.n	800e216 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e204:	2301      	movs	r3, #1
 800e206:	73fb      	strb	r3, [r7, #15]
    break;
 800e208:	e005      	b.n	800e216 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e20a:	2303      	movs	r3, #3
 800e20c:	73fb      	strb	r3, [r7, #15]
    break;
 800e20e:	e002      	b.n	800e216 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800e210:	2303      	movs	r3, #3
 800e212:	73fb      	strb	r3, [r7, #15]
    break;
 800e214:	bf00      	nop
  }
  return usb_status;
 800e216:	7bfb      	ldrb	r3, [r7, #15]
}
 800e218:	4618      	mov	r0, r3
 800e21a:	3710      	adds	r7, #16
 800e21c:	46bd      	mov	sp, r7
 800e21e:	bd80      	pop	{r7, pc}

0800e220 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e220:	b580      	push	{r7, lr}
 800e222:	b086      	sub	sp, #24
 800e224:	af00      	add	r7, sp, #0
 800e226:	60f8      	str	r0, [r7, #12]
 800e228:	607a      	str	r2, [r7, #4]
 800e22a:	603b      	str	r3, [r7, #0]
 800e22c:	460b      	mov	r3, r1
 800e22e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e230:	2300      	movs	r3, #0
 800e232:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e234:	2300      	movs	r3, #0
 800e236:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e23e:	7af9      	ldrb	r1, [r7, #11]
 800e240:	683b      	ldr	r3, [r7, #0]
 800e242:	687a      	ldr	r2, [r7, #4]
 800e244:	f7f4 fec8 	bl	8002fd8 <HAL_PCD_EP_Transmit>
 800e248:	4603      	mov	r3, r0
 800e24a:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800e24c:	7dbb      	ldrb	r3, [r7, #22]
 800e24e:	2b03      	cmp	r3, #3
 800e250:	d816      	bhi.n	800e280 <USBD_LL_Transmit+0x60>
 800e252:	a201      	add	r2, pc, #4	@ (adr r2, 800e258 <USBD_LL_Transmit+0x38>)
 800e254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e258:	0800e269 	.word	0x0800e269
 800e25c:	0800e26f 	.word	0x0800e26f
 800e260:	0800e275 	.word	0x0800e275
 800e264:	0800e27b 	.word	0x0800e27b
    case HAL_OK :
      usb_status = USBD_OK;
 800e268:	2300      	movs	r3, #0
 800e26a:	75fb      	strb	r3, [r7, #23]
    break;
 800e26c:	e00b      	b.n	800e286 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e26e:	2303      	movs	r3, #3
 800e270:	75fb      	strb	r3, [r7, #23]
    break;
 800e272:	e008      	b.n	800e286 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e274:	2301      	movs	r3, #1
 800e276:	75fb      	strb	r3, [r7, #23]
    break;
 800e278:	e005      	b.n	800e286 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e27a:	2303      	movs	r3, #3
 800e27c:	75fb      	strb	r3, [r7, #23]
    break;
 800e27e:	e002      	b.n	800e286 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 800e280:	2303      	movs	r3, #3
 800e282:	75fb      	strb	r3, [r7, #23]
    break;
 800e284:	bf00      	nop
  }
  return usb_status;
 800e286:	7dfb      	ldrb	r3, [r7, #23]
}
 800e288:	4618      	mov	r0, r3
 800e28a:	3718      	adds	r7, #24
 800e28c:	46bd      	mov	sp, r7
 800e28e:	bd80      	pop	{r7, pc}

0800e290 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e290:	b580      	push	{r7, lr}
 800e292:	b086      	sub	sp, #24
 800e294:	af00      	add	r7, sp, #0
 800e296:	60f8      	str	r0, [r7, #12]
 800e298:	607a      	str	r2, [r7, #4]
 800e29a:	603b      	str	r3, [r7, #0]
 800e29c:	460b      	mov	r3, r1
 800e29e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e2a0:	2300      	movs	r3, #0
 800e2a2:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e2a4:	2300      	movs	r3, #0
 800e2a6:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e2ae:	7af9      	ldrb	r1, [r7, #11]
 800e2b0:	683b      	ldr	r3, [r7, #0]
 800e2b2:	687a      	ldr	r2, [r7, #4]
 800e2b4:	f7f4 fe46 	bl	8002f44 <HAL_PCD_EP_Receive>
 800e2b8:	4603      	mov	r3, r0
 800e2ba:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800e2bc:	7dbb      	ldrb	r3, [r7, #22]
 800e2be:	2b03      	cmp	r3, #3
 800e2c0:	d816      	bhi.n	800e2f0 <USBD_LL_PrepareReceive+0x60>
 800e2c2:	a201      	add	r2, pc, #4	@ (adr r2, 800e2c8 <USBD_LL_PrepareReceive+0x38>)
 800e2c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2c8:	0800e2d9 	.word	0x0800e2d9
 800e2cc:	0800e2df 	.word	0x0800e2df
 800e2d0:	0800e2e5 	.word	0x0800e2e5
 800e2d4:	0800e2eb 	.word	0x0800e2eb
    case HAL_OK :
      usb_status = USBD_OK;
 800e2d8:	2300      	movs	r3, #0
 800e2da:	75fb      	strb	r3, [r7, #23]
    break;
 800e2dc:	e00b      	b.n	800e2f6 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e2de:	2303      	movs	r3, #3
 800e2e0:	75fb      	strb	r3, [r7, #23]
    break;
 800e2e2:	e008      	b.n	800e2f6 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e2e4:	2301      	movs	r3, #1
 800e2e6:	75fb      	strb	r3, [r7, #23]
    break;
 800e2e8:	e005      	b.n	800e2f6 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e2ea:	2303      	movs	r3, #3
 800e2ec:	75fb      	strb	r3, [r7, #23]
    break;
 800e2ee:	e002      	b.n	800e2f6 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 800e2f0:	2303      	movs	r3, #3
 800e2f2:	75fb      	strb	r3, [r7, #23]
    break;
 800e2f4:	bf00      	nop
  }
  return usb_status;
 800e2f6:	7dfb      	ldrb	r3, [r7, #23]
}
 800e2f8:	4618      	mov	r0, r3
 800e2fa:	3718      	adds	r7, #24
 800e2fc:	46bd      	mov	sp, r7
 800e2fe:	bd80      	pop	{r7, pc}

0800e300 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e300:	b580      	push	{r7, lr}
 800e302:	b082      	sub	sp, #8
 800e304:	af00      	add	r7, sp, #0
 800e306:	6078      	str	r0, [r7, #4]
 800e308:	460b      	mov	r3, r1
 800e30a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e312:	78fa      	ldrb	r2, [r7, #3]
 800e314:	4611      	mov	r1, r2
 800e316:	4618      	mov	r0, r3
 800e318:	f7f4 fe46 	bl	8002fa8 <HAL_PCD_EP_GetRxCount>
 800e31c:	4603      	mov	r3, r0
}
 800e31e:	4618      	mov	r0, r3
 800e320:	3708      	adds	r7, #8
 800e322:	46bd      	mov	sp, r7
 800e324:	bd80      	pop	{r7, pc}
	...

0800e328 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e328:	b480      	push	{r7}
 800e32a:	b083      	sub	sp, #12
 800e32c:	af00      	add	r7, sp, #0
 800e32e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e330:	4b03      	ldr	r3, [pc, #12]	@ (800e340 <USBD_static_malloc+0x18>)
}
 800e332:	4618      	mov	r0, r3
 800e334:	370c      	adds	r7, #12
 800e336:	46bd      	mov	sp, r7
 800e338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e33c:	4770      	bx	lr
 800e33e:	bf00      	nop
 800e340:	20005694 	.word	0x20005694

0800e344 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e344:	b480      	push	{r7}
 800e346:	b083      	sub	sp, #12
 800e348:	af00      	add	r7, sp, #0
 800e34a:	6078      	str	r0, [r7, #4]

}
 800e34c:	bf00      	nop
 800e34e:	370c      	adds	r7, #12
 800e350:	46bd      	mov	sp, r7
 800e352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e356:	4770      	bx	lr

0800e358 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800e358:	b580      	push	{r7, lr}
 800e35a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800e35c:	f7fe fbdc 	bl	800cb18 <SystemClock_Config>
}
 800e360:	bf00      	nop
 800e362:	bd80      	pop	{r7, pc}

0800e364 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e364:	b480      	push	{r7}
 800e366:	b083      	sub	sp, #12
 800e368:	af00      	add	r7, sp, #0
 800e36a:	4603      	mov	r3, r0
 800e36c:	6039      	str	r1, [r7, #0]
 800e36e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e370:	683b      	ldr	r3, [r7, #0]
 800e372:	2212      	movs	r2, #18
 800e374:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e376:	4b03      	ldr	r3, [pc, #12]	@ (800e384 <USBD_FS_DeviceDescriptor+0x20>)
}
 800e378:	4618      	mov	r0, r3
 800e37a:	370c      	adds	r7, #12
 800e37c:	46bd      	mov	sp, r7
 800e37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e382:	4770      	bx	lr
 800e384:	200000d4 	.word	0x200000d4

0800e388 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e388:	b480      	push	{r7}
 800e38a:	b083      	sub	sp, #12
 800e38c:	af00      	add	r7, sp, #0
 800e38e:	4603      	mov	r3, r0
 800e390:	6039      	str	r1, [r7, #0]
 800e392:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e394:	683b      	ldr	r3, [r7, #0]
 800e396:	2204      	movs	r2, #4
 800e398:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e39a:	4b03      	ldr	r3, [pc, #12]	@ (800e3a8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e39c:	4618      	mov	r0, r3
 800e39e:	370c      	adds	r7, #12
 800e3a0:	46bd      	mov	sp, r7
 800e3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3a6:	4770      	bx	lr
 800e3a8:	200000e8 	.word	0x200000e8

0800e3ac <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e3ac:	b580      	push	{r7, lr}
 800e3ae:	b082      	sub	sp, #8
 800e3b0:	af00      	add	r7, sp, #0
 800e3b2:	4603      	mov	r3, r0
 800e3b4:	6039      	str	r1, [r7, #0]
 800e3b6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e3b8:	79fb      	ldrb	r3, [r7, #7]
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d105      	bne.n	800e3ca <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e3be:	683a      	ldr	r2, [r7, #0]
 800e3c0:	4907      	ldr	r1, [pc, #28]	@ (800e3e0 <USBD_FS_ProductStrDescriptor+0x34>)
 800e3c2:	4808      	ldr	r0, [pc, #32]	@ (800e3e4 <USBD_FS_ProductStrDescriptor+0x38>)
 800e3c4:	f7fa fb74 	bl	8008ab0 <USBD_GetString>
 800e3c8:	e004      	b.n	800e3d4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e3ca:	683a      	ldr	r2, [r7, #0]
 800e3cc:	4904      	ldr	r1, [pc, #16]	@ (800e3e0 <USBD_FS_ProductStrDescriptor+0x34>)
 800e3ce:	4805      	ldr	r0, [pc, #20]	@ (800e3e4 <USBD_FS_ProductStrDescriptor+0x38>)
 800e3d0:	f7fa fb6e 	bl	8008ab0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e3d4:	4b02      	ldr	r3, [pc, #8]	@ (800e3e0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e3d6:	4618      	mov	r0, r3
 800e3d8:	3708      	adds	r7, #8
 800e3da:	46bd      	mov	sp, r7
 800e3dc:	bd80      	pop	{r7, pc}
 800e3de:	bf00      	nop
 800e3e0:	200058b4 	.word	0x200058b4
 800e3e4:	0800f5f4 	.word	0x0800f5f4

0800e3e8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e3e8:	b580      	push	{r7, lr}
 800e3ea:	b082      	sub	sp, #8
 800e3ec:	af00      	add	r7, sp, #0
 800e3ee:	4603      	mov	r3, r0
 800e3f0:	6039      	str	r1, [r7, #0]
 800e3f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e3f4:	683a      	ldr	r2, [r7, #0]
 800e3f6:	4904      	ldr	r1, [pc, #16]	@ (800e408 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e3f8:	4804      	ldr	r0, [pc, #16]	@ (800e40c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e3fa:	f7fa fb59 	bl	8008ab0 <USBD_GetString>
  return USBD_StrDesc;
 800e3fe:	4b02      	ldr	r3, [pc, #8]	@ (800e408 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e400:	4618      	mov	r0, r3
 800e402:	3708      	adds	r7, #8
 800e404:	46bd      	mov	sp, r7
 800e406:	bd80      	pop	{r7, pc}
 800e408:	200058b4 	.word	0x200058b4
 800e40c:	0800f604 	.word	0x0800f604

0800e410 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e410:	b580      	push	{r7, lr}
 800e412:	b082      	sub	sp, #8
 800e414:	af00      	add	r7, sp, #0
 800e416:	4603      	mov	r3, r0
 800e418:	6039      	str	r1, [r7, #0]
 800e41a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e41c:	683b      	ldr	r3, [r7, #0]
 800e41e:	221a      	movs	r2, #26
 800e420:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e422:	f000 f843 	bl	800e4ac <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e426:	4b02      	ldr	r3, [pc, #8]	@ (800e430 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e428:	4618      	mov	r0, r3
 800e42a:	3708      	adds	r7, #8
 800e42c:	46bd      	mov	sp, r7
 800e42e:	bd80      	pop	{r7, pc}
 800e430:	200000ec 	.word	0x200000ec

0800e434 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e434:	b580      	push	{r7, lr}
 800e436:	b082      	sub	sp, #8
 800e438:	af00      	add	r7, sp, #0
 800e43a:	4603      	mov	r3, r0
 800e43c:	6039      	str	r1, [r7, #0]
 800e43e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e440:	79fb      	ldrb	r3, [r7, #7]
 800e442:	2b00      	cmp	r3, #0
 800e444:	d105      	bne.n	800e452 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e446:	683a      	ldr	r2, [r7, #0]
 800e448:	4907      	ldr	r1, [pc, #28]	@ (800e468 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e44a:	4808      	ldr	r0, [pc, #32]	@ (800e46c <USBD_FS_ConfigStrDescriptor+0x38>)
 800e44c:	f7fa fb30 	bl	8008ab0 <USBD_GetString>
 800e450:	e004      	b.n	800e45c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e452:	683a      	ldr	r2, [r7, #0]
 800e454:	4904      	ldr	r1, [pc, #16]	@ (800e468 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e456:	4805      	ldr	r0, [pc, #20]	@ (800e46c <USBD_FS_ConfigStrDescriptor+0x38>)
 800e458:	f7fa fb2a 	bl	8008ab0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e45c:	4b02      	ldr	r3, [pc, #8]	@ (800e468 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e45e:	4618      	mov	r0, r3
 800e460:	3708      	adds	r7, #8
 800e462:	46bd      	mov	sp, r7
 800e464:	bd80      	pop	{r7, pc}
 800e466:	bf00      	nop
 800e468:	200058b4 	.word	0x200058b4
 800e46c:	0800f608 	.word	0x0800f608

0800e470 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e470:	b580      	push	{r7, lr}
 800e472:	b082      	sub	sp, #8
 800e474:	af00      	add	r7, sp, #0
 800e476:	4603      	mov	r3, r0
 800e478:	6039      	str	r1, [r7, #0]
 800e47a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e47c:	79fb      	ldrb	r3, [r7, #7]
 800e47e:	2b00      	cmp	r3, #0
 800e480:	d105      	bne.n	800e48e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e482:	683a      	ldr	r2, [r7, #0]
 800e484:	4907      	ldr	r1, [pc, #28]	@ (800e4a4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e486:	4808      	ldr	r0, [pc, #32]	@ (800e4a8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e488:	f7fa fb12 	bl	8008ab0 <USBD_GetString>
 800e48c:	e004      	b.n	800e498 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e48e:	683a      	ldr	r2, [r7, #0]
 800e490:	4904      	ldr	r1, [pc, #16]	@ (800e4a4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e492:	4805      	ldr	r0, [pc, #20]	@ (800e4a8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e494:	f7fa fb0c 	bl	8008ab0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e498:	4b02      	ldr	r3, [pc, #8]	@ (800e4a4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e49a:	4618      	mov	r0, r3
 800e49c:	3708      	adds	r7, #8
 800e49e:	46bd      	mov	sp, r7
 800e4a0:	bd80      	pop	{r7, pc}
 800e4a2:	bf00      	nop
 800e4a4:	200058b4 	.word	0x200058b4
 800e4a8:	0800f614 	.word	0x0800f614

0800e4ac <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e4ac:	b580      	push	{r7, lr}
 800e4ae:	b084      	sub	sp, #16
 800e4b0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e4b2:	4b0f      	ldr	r3, [pc, #60]	@ (800e4f0 <Get_SerialNum+0x44>)
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e4b8:	4b0e      	ldr	r3, [pc, #56]	@ (800e4f4 <Get_SerialNum+0x48>)
 800e4ba:	681b      	ldr	r3, [r3, #0]
 800e4bc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e4be:	4b0e      	ldr	r3, [pc, #56]	@ (800e4f8 <Get_SerialNum+0x4c>)
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e4c4:	68fa      	ldr	r2, [r7, #12]
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	4413      	add	r3, r2
 800e4ca:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e4cc:	68fb      	ldr	r3, [r7, #12]
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	d009      	beq.n	800e4e6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e4d2:	2208      	movs	r2, #8
 800e4d4:	4909      	ldr	r1, [pc, #36]	@ (800e4fc <Get_SerialNum+0x50>)
 800e4d6:	68f8      	ldr	r0, [r7, #12]
 800e4d8:	f000 f814 	bl	800e504 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e4dc:	2204      	movs	r2, #4
 800e4de:	4908      	ldr	r1, [pc, #32]	@ (800e500 <Get_SerialNum+0x54>)
 800e4e0:	68b8      	ldr	r0, [r7, #8]
 800e4e2:	f000 f80f 	bl	800e504 <IntToUnicode>
  }
}
 800e4e6:	bf00      	nop
 800e4e8:	3710      	adds	r7, #16
 800e4ea:	46bd      	mov	sp, r7
 800e4ec:	bd80      	pop	{r7, pc}
 800e4ee:	bf00      	nop
 800e4f0:	1fff7590 	.word	0x1fff7590
 800e4f4:	1fff7594 	.word	0x1fff7594
 800e4f8:	1fff7598 	.word	0x1fff7598
 800e4fc:	200000ee 	.word	0x200000ee
 800e500:	200000fe 	.word	0x200000fe

0800e504 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e504:	b480      	push	{r7}
 800e506:	b087      	sub	sp, #28
 800e508:	af00      	add	r7, sp, #0
 800e50a:	60f8      	str	r0, [r7, #12]
 800e50c:	60b9      	str	r1, [r7, #8]
 800e50e:	4613      	mov	r3, r2
 800e510:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e512:	2300      	movs	r3, #0
 800e514:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e516:	2300      	movs	r3, #0
 800e518:	75fb      	strb	r3, [r7, #23]
 800e51a:	e027      	b.n	800e56c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e51c:	68fb      	ldr	r3, [r7, #12]
 800e51e:	0f1b      	lsrs	r3, r3, #28
 800e520:	2b09      	cmp	r3, #9
 800e522:	d80b      	bhi.n	800e53c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	0f1b      	lsrs	r3, r3, #28
 800e528:	b2da      	uxtb	r2, r3
 800e52a:	7dfb      	ldrb	r3, [r7, #23]
 800e52c:	005b      	lsls	r3, r3, #1
 800e52e:	4619      	mov	r1, r3
 800e530:	68bb      	ldr	r3, [r7, #8]
 800e532:	440b      	add	r3, r1
 800e534:	3230      	adds	r2, #48	@ 0x30
 800e536:	b2d2      	uxtb	r2, r2
 800e538:	701a      	strb	r2, [r3, #0]
 800e53a:	e00a      	b.n	800e552 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e53c:	68fb      	ldr	r3, [r7, #12]
 800e53e:	0f1b      	lsrs	r3, r3, #28
 800e540:	b2da      	uxtb	r2, r3
 800e542:	7dfb      	ldrb	r3, [r7, #23]
 800e544:	005b      	lsls	r3, r3, #1
 800e546:	4619      	mov	r1, r3
 800e548:	68bb      	ldr	r3, [r7, #8]
 800e54a:	440b      	add	r3, r1
 800e54c:	3237      	adds	r2, #55	@ 0x37
 800e54e:	b2d2      	uxtb	r2, r2
 800e550:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e552:	68fb      	ldr	r3, [r7, #12]
 800e554:	011b      	lsls	r3, r3, #4
 800e556:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e558:	7dfb      	ldrb	r3, [r7, #23]
 800e55a:	005b      	lsls	r3, r3, #1
 800e55c:	3301      	adds	r3, #1
 800e55e:	68ba      	ldr	r2, [r7, #8]
 800e560:	4413      	add	r3, r2
 800e562:	2200      	movs	r2, #0
 800e564:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e566:	7dfb      	ldrb	r3, [r7, #23]
 800e568:	3301      	adds	r3, #1
 800e56a:	75fb      	strb	r3, [r7, #23]
 800e56c:	7dfa      	ldrb	r2, [r7, #23]
 800e56e:	79fb      	ldrb	r3, [r7, #7]
 800e570:	429a      	cmp	r2, r3
 800e572:	d3d3      	bcc.n	800e51c <IntToUnicode+0x18>
  }
}
 800e574:	bf00      	nop
 800e576:	bf00      	nop
 800e578:	371c      	adds	r7, #28
 800e57a:	46bd      	mov	sp, r7
 800e57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e580:	4770      	bx	lr
	...

0800e584 <usbserialInit>:
static StaticStreamBuffer_t usbserialRxBufferStruct, usbserialTxBufferStruct;
static StreamBufferHandle_t usbserialRxHandle, usbserialTxHandle;

extern USBD_HandleTypeDef hUsbDeviceFS;

void usbserialInit( void ) {
 800e584:	b580      	push	{r7, lr}
 800e586:	b082      	sub	sp, #8
 800e588:	af02      	add	r7, sp, #8
	// Create Stream Buffer's
	usbserialTxHandle = xStreamBufferCreateStatic( USBSERIAL_TXBUFSIZE, 1, usbserialTxBuffer, &usbserialTxBufferStruct );
 800e58a:	4b10      	ldr	r3, [pc, #64]	@ (800e5cc <usbserialInit+0x48>)
 800e58c:	9300      	str	r3, [sp, #0]
 800e58e:	4b10      	ldr	r3, [pc, #64]	@ (800e5d0 <usbserialInit+0x4c>)
 800e590:	2200      	movs	r2, #0
 800e592:	2101      	movs	r1, #1
 800e594:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800e598:	f7fb fb62 	bl	8009c60 <xStreamBufferGenericCreateStatic>
 800e59c:	4603      	mov	r3, r0
 800e59e:	4a0d      	ldr	r2, [pc, #52]	@ (800e5d4 <usbserialInit+0x50>)
 800e5a0:	6013      	str	r3, [r2, #0]
	usbserialRxHandle = xStreamBufferCreateStatic( USBSERIAL_RXBUFSIZE, 1, usbserialRxBuffer, &usbserialRxBufferStruct );
 800e5a2:	4b0d      	ldr	r3, [pc, #52]	@ (800e5d8 <usbserialInit+0x54>)
 800e5a4:	9300      	str	r3, [sp, #0]
 800e5a6:	4b0d      	ldr	r3, [pc, #52]	@ (800e5dc <usbserialInit+0x58>)
 800e5a8:	2200      	movs	r2, #0
 800e5aa:	2101      	movs	r1, #1
 800e5ac:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800e5b0:	f7fb fb56 	bl	8009c60 <xStreamBufferGenericCreateStatic>
 800e5b4:	4603      	mov	r3, r0
 800e5b6:	4a0a      	ldr	r2, [pc, #40]	@ (800e5e0 <usbserialInit+0x5c>)
 800e5b8:	6013      	str	r3, [r2, #0]
	// Init USB-CDC subsystem
	MX_USB_DEVICE_Init();
 800e5ba:	f7ff f9d9 	bl	800d970 <MX_USB_DEVICE_Init>
	osDelay( 2000 );
 800e5be:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800e5c2:	f7fa fd50 	bl	8009066 <osDelay>
}
 800e5c6:	bf00      	nop
 800e5c8:	46bd      	mov	sp, r7
 800e5ca:	bd80      	pop	{r7, pc}
 800e5cc:	20006ad8 	.word	0x20006ad8
 800e5d0:	200062b4 	.word	0x200062b4
 800e5d4:	20006b00 	.word	0x20006b00
 800e5d8:	20006ab4 	.word	0x20006ab4
 800e5dc:	20005ab4 	.word	0x20005ab4
 800e5e0:	20006afc 	.word	0x20006afc

0800e5e4 <usbserialQueue>:
// and return -1

static volatile int usbRxStopped;
static USBD_HandleTypeDef *usbHandle;

int usbserialQueue( USBD_HandleTypeDef *handle, uint8_t *dataPtr, uint32_t len ) {
 800e5e4:	b580      	push	{r7, lr}
 800e5e6:	b086      	sub	sp, #24
 800e5e8:	af00      	add	r7, sp, #0
 800e5ea:	60f8      	str	r0, [r7, #12]
 800e5ec:	60b9      	str	r1, [r7, #8]
 800e5ee:	607a      	str	r2, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800e5f0:	2300      	movs	r3, #0
 800e5f2:	613b      	str	r3, [r7, #16]
	int retval;
	xStreamBufferSendFromISR( usbserialRxHandle, dataPtr, len, &xHigherPriorityTaskWoken );
 800e5f4:	4b0f      	ldr	r3, [pc, #60]	@ (800e634 <usbserialQueue+0x50>)
 800e5f6:	6818      	ldr	r0, [r3, #0]
 800e5f8:	f107 0310 	add.w	r3, r7, #16
 800e5fc:	687a      	ldr	r2, [r7, #4]
 800e5fe:	68b9      	ldr	r1, [r7, #8]
 800e600:	f7fb fca1 	bl	8009f46 <xStreamBufferSendFromISR>
	if( xStreamBufferSpacesAvailable( usbserialRxHandle ) >= USB_FS_MAX_PACKET_SIZE ) {
 800e604:	4b0b      	ldr	r3, [pc, #44]	@ (800e634 <usbserialQueue+0x50>)
 800e606:	681b      	ldr	r3, [r3, #0]
 800e608:	4618      	mov	r0, r3
 800e60a:	f7fb fbaf 	bl	8009d6c <xStreamBufferSpacesAvailable>
 800e60e:	4603      	mov	r3, r0
 800e610:	2b3f      	cmp	r3, #63	@ 0x3f
 800e612:	d902      	bls.n	800e61a <usbserialQueue+0x36>
		retval = 0;
 800e614:	2300      	movs	r3, #0
 800e616:	617b      	str	r3, [r7, #20]
 800e618:	e007      	b.n	800e62a <usbserialQueue+0x46>
	} else {
		usbRxStopped = 1;
 800e61a:	4b07      	ldr	r3, [pc, #28]	@ (800e638 <usbserialQueue+0x54>)
 800e61c:	2201      	movs	r2, #1
 800e61e:	601a      	str	r2, [r3, #0]
		usbHandle = handle;
 800e620:	4a06      	ldr	r2, [pc, #24]	@ (800e63c <usbserialQueue+0x58>)
 800e622:	68fb      	ldr	r3, [r7, #12]
 800e624:	6013      	str	r3, [r2, #0]
		retval = 1;
 800e626:	2301      	movs	r3, #1
 800e628:	617b      	str	r3, [r7, #20]
	}
	return retval;
 800e62a:	697b      	ldr	r3, [r7, #20]
}
 800e62c:	4618      	mov	r0, r3
 800e62e:	3718      	adds	r7, #24
 800e630:	46bd      	mov	sp, r7
 800e632:	bd80      	pop	{r7, pc}
 800e634:	20006afc 	.word	0x20006afc
 800e638:	20006b04 	.word	0x20006b04
 800e63c:	20006b08 	.word	0x20006b08

0800e640 <usbserialGetByte>:

// Extract a byte from the Rx buffer. If the usb rx is stopped, and enough space is available in the buffer
// then resume usb rx process

unsigned char usbserialGetByte() {
 800e640:	b580      	push	{r7, lr}
 800e642:	b082      	sub	sp, #8
 800e644:	af00      	add	r7, sp, #0
	uint8_t data;
	xStreamBufferReceive( usbserialRxHandle, &data, 1, portMAX_DELAY );
 800e646:	4b0f      	ldr	r3, [pc, #60]	@ (800e684 <usbserialGetByte+0x44>)
 800e648:	6818      	ldr	r0, [r3, #0]
 800e64a:	1df9      	adds	r1, r7, #7
 800e64c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e650:	2201      	movs	r2, #1
 800e652:	f7fb fd28 	bl	800a0a6 <xStreamBufferReceive>
	if( usbRxStopped && xStreamBufferSpacesAvailable( usbserialRxHandle ) >= USB_FS_MAX_PACKET_SIZE ) {
 800e656:	4b0c      	ldr	r3, [pc, #48]	@ (800e688 <usbserialGetByte+0x48>)
 800e658:	681b      	ldr	r3, [r3, #0]
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d00c      	beq.n	800e678 <usbserialGetByte+0x38>
 800e65e:	4b09      	ldr	r3, [pc, #36]	@ (800e684 <usbserialGetByte+0x44>)
 800e660:	681b      	ldr	r3, [r3, #0]
 800e662:	4618      	mov	r0, r3
 800e664:	f7fb fb82 	bl	8009d6c <xStreamBufferSpacesAvailable>
 800e668:	4603      	mov	r3, r0
 800e66a:	2b3f      	cmp	r3, #63	@ 0x3f
 800e66c:	d904      	bls.n	800e678 <usbserialGetByte+0x38>
		USBD_CDC_ReceivePacket( usbHandle );
 800e66e:	4b07      	ldr	r3, [pc, #28]	@ (800e68c <usbserialGetByte+0x4c>)
 800e670:	681b      	ldr	r3, [r3, #0]
 800e672:	4618      	mov	r0, r3
 800e674:	f7f8 ffd0 	bl	8007618 <USBD_CDC_ReceivePacket>
	}
    return data;
 800e678:	79fb      	ldrb	r3, [r7, #7]
}
 800e67a:	4618      	mov	r0, r3
 800e67c:	3708      	adds	r7, #8
 800e67e:	46bd      	mov	sp, r7
 800e680:	bd80      	pop	{r7, pc}
 800e682:	bf00      	nop
 800e684:	20006afc 	.word	0x20006afc
 800e688:	20006b04 	.word	0x20006b04
 800e68c:	20006b08 	.word	0x20006b08

0800e690 <usbserialPutByte>:
// Tx side
// The Tx queue is read by a task (usbTxTask) constantly waiting for data to transmit
// Any other task can insert data in the queue

// Send data to USB port - very slow!!!
void usbserialPutByte( uint8_t data ) {
 800e690:	b580      	push	{r7, lr}
 800e692:	b082      	sub	sp, #8
 800e694:	af00      	add	r7, sp, #0
 800e696:	4603      	mov	r3, r0
 800e698:	71fb      	strb	r3, [r7, #7]
	xStreamBufferSend( usbserialTxHandle, &data, 1, portMAX_DELAY );
 800e69a:	4b06      	ldr	r3, [pc, #24]	@ (800e6b4 <usbserialPutByte+0x24>)
 800e69c:	6818      	ldr	r0, [r3, #0]
 800e69e:	1df9      	adds	r1, r7, #7
 800e6a0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e6a4:	2201      	movs	r2, #1
 800e6a6:	f7fb fb95 	bl	8009dd4 <xStreamBufferSend>
}
 800e6aa:	bf00      	nop
 800e6ac:	3708      	adds	r7, #8
 800e6ae:	46bd      	mov	sp, r7
 800e6b0:	bd80      	pop	{r7, pc}
 800e6b2:	bf00      	nop
 800e6b4:	20006b00 	.word	0x20006b00

0800e6b8 <usbserialWriteData>:

// Copy data to usb serial Tx buffer, and block task if no space is available
// Please notice that total amount of data must be less than Tx buffer size (see above)
void usbserialWriteData( uint8_t *data, unsigned int length ) {
 800e6b8:	b580      	push	{r7, lr}
 800e6ba:	b082      	sub	sp, #8
 800e6bc:	af00      	add	r7, sp, #0
 800e6be:	6078      	str	r0, [r7, #4]
 800e6c0:	6039      	str	r1, [r7, #0]
	xStreamBufferSend( usbserialTxHandle, data, length, portMAX_DELAY );
 800e6c2:	4b06      	ldr	r3, [pc, #24]	@ (800e6dc <usbserialWriteData+0x24>)
 800e6c4:	6818      	ldr	r0, [r3, #0]
 800e6c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e6ca:	683a      	ldr	r2, [r7, #0]
 800e6cc:	6879      	ldr	r1, [r7, #4]
 800e6ce:	f7fb fb81 	bl	8009dd4 <xStreamBufferSend>
}
 800e6d2:	bf00      	nop
 800e6d4:	3708      	adds	r7, #8
 800e6d6:	46bd      	mov	sp, r7
 800e6d8:	bd80      	pop	{r7, pc}
 800e6da:	bf00      	nop
 800e6dc:	20006b00 	.word	0x20006b00

0800e6e0 <usbserialPrint>:

void usbserialPrint( char *msg ) {
 800e6e0:	b580      	push	{r7, lr}
 800e6e2:	b082      	sub	sp, #8
 800e6e4:	af00      	add	r7, sp, #0
 800e6e6:	6078      	str	r0, [r7, #4]
	usbserialWriteData( ( uint8_t * )msg, strlen( msg ) );
 800e6e8:	6878      	ldr	r0, [r7, #4]
 800e6ea:	f7f1 fd81 	bl	80001f0 <strlen>
 800e6ee:	4603      	mov	r3, r0
 800e6f0:	4619      	mov	r1, r3
 800e6f2:	6878      	ldr	r0, [r7, #4]
 800e6f4:	f7ff ffe0 	bl	800e6b8 <usbserialWriteData>
}
 800e6f8:	bf00      	nop
 800e6fa:	3708      	adds	r7, #8
 800e6fc:	46bd      	mov	sp, r7
 800e6fe:	bd80      	pop	{r7, pc}

0800e700 <usbserialReadHexNibble>:
	usbserialPutByte( nibbleToHex( value & 0x0000000f ) );
}

// Convenience functions for hexadecimal conversions

unsigned int usbserialReadHexNibble() {
 800e700:	b580      	push	{r7, lr}
 800e702:	b082      	sub	sp, #8
 800e704:	af00      	add	r7, sp, #0
	char ch = toupper( usbserialReadChar() );
 800e706:	f000 f84d 	bl	800e7a4 <usbserialReadChar>
 800e70a:	4603      	mov	r3, r0
 800e70c:	70fb      	strb	r3, [r7, #3]
 800e70e:	78fb      	ldrb	r3, [r7, #3]
 800e710:	3301      	adds	r3, #1
 800e712:	4a12      	ldr	r2, [pc, #72]	@ (800e75c <usbserialReadHexNibble+0x5c>)
 800e714:	4413      	add	r3, r2
 800e716:	781b      	ldrb	r3, [r3, #0]
 800e718:	f003 0303 	and.w	r3, r3, #3
 800e71c:	2b02      	cmp	r3, #2
 800e71e:	d102      	bne.n	800e726 <usbserialReadHexNibble+0x26>
 800e720:	78fb      	ldrb	r3, [r7, #3]
 800e722:	3b20      	subs	r3, #32
 800e724:	e000      	b.n	800e728 <usbserialReadHexNibble+0x28>
 800e726:	78fb      	ldrb	r3, [r7, #3]
 800e728:	70bb      	strb	r3, [r7, #2]
	int result = 0;
 800e72a:	2300      	movs	r3, #0
 800e72c:	607b      	str	r3, [r7, #4]
	if( ch >= '0' ) {
 800e72e:	78bb      	ldrb	r3, [r7, #2]
 800e730:	2b2f      	cmp	r3, #47	@ 0x2f
 800e732:	d90d      	bls.n	800e750 <usbserialReadHexNibble+0x50>
		result = ch - '0';
 800e734:	78bb      	ldrb	r3, [r7, #2]
 800e736:	3b30      	subs	r3, #48	@ 0x30
 800e738:	607b      	str	r3, [r7, #4]
		if( result > 9 ) {
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	2b09      	cmp	r3, #9
 800e73e:	dd02      	ble.n	800e746 <usbserialReadHexNibble+0x46>
			result = ch - 'A' + 10;
 800e740:	78bb      	ldrb	r3, [r7, #2]
 800e742:	3b37      	subs	r3, #55	@ 0x37
 800e744:	607b      	str	r3, [r7, #4]
		}
		if( result > 15 ) { // Error
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	2b0f      	cmp	r3, #15
 800e74a:	dd01      	ble.n	800e750 <usbserialReadHexNibble+0x50>
			result = 0;
 800e74c:	2300      	movs	r3, #0
 800e74e:	607b      	str	r3, [r7, #4]
		}
	}
	return result;
 800e750:	687b      	ldr	r3, [r7, #4]
}
 800e752:	4618      	mov	r0, r3
 800e754:	3708      	adds	r7, #8
 800e756:	46bd      	mov	sp, r7
 800e758:	bd80      	pop	{r7, pc}
 800e75a:	bf00      	nop
 800e75c:	0800f6b4 	.word	0x0800f6b4

0800e760 <usbserialReadHexWord16>:

unsigned int usbserialReadHexByte() {
	return ( usbserialReadHexNibble() << 4 ) + usbserialReadHexNibble();
}

unsigned int usbserialReadHexWord16() {
 800e760:	b598      	push	{r3, r4, r7, lr}
 800e762:	af00      	add	r7, sp, #0
	return
        ( usbserialReadHexNibble() << 12 ) + ( usbserialReadHexNibble() << 8 ) +
 800e764:	f7ff ffcc 	bl	800e700 <usbserialReadHexNibble>
 800e768:	4603      	mov	r3, r0
 800e76a:	031c      	lsls	r4, r3, #12
 800e76c:	f7ff ffc8 	bl	800e700 <usbserialReadHexNibble>
 800e770:	4603      	mov	r3, r0
 800e772:	021b      	lsls	r3, r3, #8
 800e774:	441c      	add	r4, r3
		( usbserialReadHexNibble() << 4 ) + usbserialReadHexNibble();
 800e776:	f7ff ffc3 	bl	800e700 <usbserialReadHexNibble>
 800e77a:	4603      	mov	r3, r0
 800e77c:	011b      	lsls	r3, r3, #4
        ( usbserialReadHexNibble() << 12 ) + ( usbserialReadHexNibble() << 8 ) +
 800e77e:	441c      	add	r4, r3
		( usbserialReadHexNibble() << 4 ) + usbserialReadHexNibble();
 800e780:	f7ff ffbe 	bl	800e700 <usbserialReadHexNibble>
 800e784:	4603      	mov	r3, r0
 800e786:	4423      	add	r3, r4
}
 800e788:	4618      	mov	r0, r3
 800e78a:	bd98      	pop	{r3, r4, r7, pc}

0800e78c <usbserialEchoOn>:
		( usbserialReadHexNibble() << 4 ) + usbserialReadHexNibble();
}

static int echoOn;

void usbserialEchoOn() {
 800e78c:	b480      	push	{r7}
 800e78e:	af00      	add	r7, sp, #0
	echoOn = 1;
 800e790:	4b03      	ldr	r3, [pc, #12]	@ (800e7a0 <usbserialEchoOn+0x14>)
 800e792:	2201      	movs	r2, #1
 800e794:	601a      	str	r2, [r3, #0]
}
 800e796:	bf00      	nop
 800e798:	46bd      	mov	sp, r7
 800e79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e79e:	4770      	bx	lr
 800e7a0:	20006b0c 	.word	0x20006b0c

0800e7a4 <usbserialReadChar>:

void usbserialEchoOff() {
	echoOn = 0;
}

char usbserialReadChar() {
 800e7a4:	b580      	push	{r7, lr}
 800e7a6:	b082      	sub	sp, #8
 800e7a8:	af00      	add	r7, sp, #0
	char ch = usbserialGetByte();
 800e7aa:	f7ff ff49 	bl	800e640 <usbserialGetByte>
 800e7ae:	4603      	mov	r3, r0
 800e7b0:	71fb      	strb	r3, [r7, #7]
	if( echoOn ) {
 800e7b2:	4b06      	ldr	r3, [pc, #24]	@ (800e7cc <usbserialReadChar+0x28>)
 800e7b4:	681b      	ldr	r3, [r3, #0]
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	d003      	beq.n	800e7c2 <usbserialReadChar+0x1e>
		usbserialPutByte( ch );
 800e7ba:	79fb      	ldrb	r3, [r7, #7]
 800e7bc:	4618      	mov	r0, r3
 800e7be:	f7ff ff67 	bl	800e690 <usbserialPutByte>
	}
	return ch;
 800e7c2:	79fb      	ldrb	r3, [r7, #7]
}
 800e7c4:	4618      	mov	r0, r3
 800e7c6:	3708      	adds	r7, #8
 800e7c8:	46bd      	mov	sp, r7
 800e7ca:	bd80      	pop	{r7, pc}
 800e7cc:	20006b0c 	.word	0x20006b0c

0800e7d0 <usbserialPrintf>:
// Return number of bytes available
int usbserialDataAvailable() {
	return xStreamBufferBytesAvailable( usbserialRxHandle );
}

void usbserialPrintf( const char *fmt, ... ) {
 800e7d0:	b40f      	push	{r0, r1, r2, r3}
 800e7d2:	b580      	push	{r7, lr}
 800e7d4:	b0a2      	sub	sp, #136	@ 0x88
 800e7d6:	af00      	add	r7, sp, #0
	char buffer[128];
	va_list args;
	va_start( args, fmt );
 800e7d8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800e7dc:	607b      	str	r3, [r7, #4]
	vsnprintf( buffer, sizeof( buffer ), fmt, args );
 800e7de:	f107 0008 	add.w	r0, r7, #8
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800e7e8:	2180      	movs	r1, #128	@ 0x80
 800e7ea:	f000 f9d3 	bl	800eb94 <vsniprintf>
	va_end( args );
	usbserialPrint( buffer );
 800e7ee:	f107 0308 	add.w	r3, r7, #8
 800e7f2:	4618      	mov	r0, r3
 800e7f4:	f7ff ff74 	bl	800e6e0 <usbserialPrint>
}
 800e7f8:	bf00      	nop
 800e7fa:	3788      	adds	r7, #136	@ 0x88
 800e7fc:	46bd      	mov	sp, r7
 800e7fe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e802:	b004      	add	sp, #16
 800e804:	4770      	bx	lr
	...

0800e808 <usbserialTxWakeup>:
}

// Wakeup function for Tx task
// Called by CDC_TransmitCplt_FS in usbd_cdc_if.c

void usbserialTxWakeup() {
 800e808:	b580      	push	{r7, lr}
 800e80a:	af00      	add	r7, sp, #0
	osThreadFlagsSet( usbTxTaskHandle, USB_TXDONE_FLAG );
 800e80c:	4b03      	ldr	r3, [pc, #12]	@ (800e81c <usbserialTxWakeup+0x14>)
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	2101      	movs	r1, #1
 800e812:	4618      	mov	r0, r3
 800e814:	f7fa fb58 	bl	8008ec8 <osThreadFlagsSet>
}
 800e818:	bf00      	nop
 800e81a:	bd80      	pop	{r7, pc}
 800e81c:	20002dcc 	.word	0x20002dcc

0800e820 <StartUsbTxTask>:
// USB Tx task
// Just loop on the Tx queue, waiting for data to send
// Limit data sent to maximum USB packet size (64 bytes for USB full speed)
// If USB Tx is busy, then sleep up to flag assertion (no loop wait)

void StartUsbTxTask( void *argument ) {
 800e820:	b580      	push	{r7, lr}
 800e822:	b094      	sub	sp, #80	@ 0x50
 800e824:	af00      	add	r7, sp, #0
 800e826:	6078      	str	r0, [r7, #4]
	usbserialInit();
 800e828:	f7ff feac 	bl	800e584 <usbserialInit>
	readyFlag = 1;
 800e82c:	4b11      	ldr	r3, [pc, #68]	@ (800e874 <StartUsbTxTask+0x54>)
 800e82e:	2201      	movs	r2, #1
 800e830:	601a      	str	r2, [r3, #0]
	while( 1 ) {
		uint8_t data[64];
		int len = xStreamBufferReceive( usbserialTxHandle, data, sizeof( data ), 1 );
 800e832:	4b11      	ldr	r3, [pc, #68]	@ (800e878 <StartUsbTxTask+0x58>)
 800e834:	6818      	ldr	r0, [r3, #0]
 800e836:	f107 010c 	add.w	r1, r7, #12
 800e83a:	2301      	movs	r3, #1
 800e83c:	2240      	movs	r2, #64	@ 0x40
 800e83e:	f7fb fc32 	bl	800a0a6 <xStreamBufferReceive>
 800e842:	4603      	mov	r3, r0
 800e844:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if( len > 0 ) {
 800e846:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e848:	2b00      	cmp	r3, #0
 800e84a:	ddf2      	ble.n	800e832 <StartUsbTxTask+0x12>
			// Schedule USB packet transmission, but wait for Tx end
			// to not modify buffer meanwhile
			while( CDC_Transmit_FS( data, len ) != USBD_OK ) {
 800e84c:	e005      	b.n	800e85a <StartUsbTxTask+0x3a>
				osThreadFlagsWait(
 800e84e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e852:	2100      	movs	r1, #0
 800e854:	2001      	movs	r0, #1
 800e856:	f7fa fb85 	bl	8008f64 <osThreadFlagsWait>
			while( CDC_Transmit_FS( data, len ) != USBD_OK ) {
 800e85a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e85c:	b29a      	uxth	r2, r3
 800e85e:	f107 030c 	add.w	r3, r7, #12
 800e862:	4611      	mov	r1, r2
 800e864:	4618      	mov	r0, r3
 800e866:	f7ff f95f 	bl	800db28 <CDC_Transmit_FS>
 800e86a:	4603      	mov	r3, r0
 800e86c:	2b00      	cmp	r3, #0
 800e86e:	d1ee      	bne.n	800e84e <StartUsbTxTask+0x2e>
	while( 1 ) {
 800e870:	e7df      	b.n	800e832 <StartUsbTxTask+0x12>
 800e872:	bf00      	nop
 800e874:	20006b10 	.word	0x20006b10
 800e878:	20006b00 	.word	0x20006b00

0800e87c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800e87c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800e8b4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800e880:	f7ff f864 	bl	800d94c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800e884:	480c      	ldr	r0, [pc, #48]	@ (800e8b8 <LoopForever+0x6>)
  ldr r1, =_edata
 800e886:	490d      	ldr	r1, [pc, #52]	@ (800e8bc <LoopForever+0xa>)
  ldr r2, =_sidata
 800e888:	4a0d      	ldr	r2, [pc, #52]	@ (800e8c0 <LoopForever+0xe>)
  movs r3, #0
 800e88a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800e88c:	e002      	b.n	800e894 <LoopCopyDataInit>

0800e88e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800e88e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800e890:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800e892:	3304      	adds	r3, #4

0800e894 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800e894:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800e896:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800e898:	d3f9      	bcc.n	800e88e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800e89a:	4a0a      	ldr	r2, [pc, #40]	@ (800e8c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800e89c:	4c0a      	ldr	r4, [pc, #40]	@ (800e8c8 <LoopForever+0x16>)
  movs r3, #0
 800e89e:	2300      	movs	r3, #0
  b LoopFillZerobss
 800e8a0:	e001      	b.n	800e8a6 <LoopFillZerobss>

0800e8a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800e8a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800e8a4:	3204      	adds	r2, #4

0800e8a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800e8a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800e8a8:	d3fb      	bcc.n	800e8a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800e8aa:	f000 f9f5 	bl	800ec98 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800e8ae:	f7fe f8f7 	bl	800caa0 <main>

0800e8b2 <LoopForever>:

LoopForever:
    b LoopForever
 800e8b2:	e7fe      	b.n	800e8b2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800e8b4:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800e8b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800e8bc:	20000158 	.word	0x20000158
  ldr r2, =_sidata
 800e8c0:	0800f7f8 	.word	0x0800f7f8
  ldr r2, =_sbss
 800e8c4:	20000158 	.word	0x20000158
  ldr r4, =_ebss
 800e8c8:	20006c64 	.word	0x20006c64

0800e8cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800e8cc:	e7fe      	b.n	800e8cc <ADC1_2_IRQHandler>

0800e8ce <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 800e8ce:	b580      	push	{r7, lr}
 800e8d0:	b084      	sub	sp, #16
 800e8d2:	af00      	add	r7, sp, #0
 800e8d4:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	d105      	bne.n	800e8e8 <stm32_lock_acquire+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 800e8dc:	b672      	cpsid	i
}
 800e8de:	bf00      	nop
 800e8e0:	f7fe fc6e 	bl	800d1c0 <Error_Handler>
 800e8e4:	bf00      	nop
 800e8e6:	e7fd      	b.n	800e8e4 <stm32_lock_acquire+0x16>
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	7a1b      	ldrb	r3, [r3, #8]
 800e8ec:	2b01      	cmp	r3, #1
 800e8ee:	d905      	bls.n	800e8fc <stm32_lock_acquire+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
 800e8f0:	b672      	cpsid	i
}
 800e8f2:	bf00      	nop
 800e8f4:	f7fe fc64 	bl	800d1c0 <Error_Handler>
 800e8f8:	bf00      	nop
 800e8fa:	e7fd      	b.n	800e8f8 <stm32_lock_acquire+0x2a>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	7a1b      	ldrb	r3, [r3, #8]
 800e900:	1c5a      	adds	r2, r3, #1
 800e902:	b2d1      	uxtb	r1, r2
 800e904:	687a      	ldr	r2, [r7, #4]
 800e906:	7211      	strb	r1, [r2, #8]
 800e908:	4619      	mov	r1, r3
	__asm volatile
 800e90a:	f3ef 8211 	mrs	r2, BASEPRI
 800e90e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e912:	f383 8811 	msr	BASEPRI, r3
 800e916:	f3bf 8f6f 	isb	sy
 800e91a:	f3bf 8f4f 	dsb	sy
 800e91e:	60fa      	str	r2, [r7, #12]
 800e920:	60bb      	str	r3, [r7, #8]
	return ulOriginalBASEPRI;
 800e922:	68fa      	ldr	r2, [r7, #12]
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 800e92a:	bf00      	nop
 800e92c:	3710      	adds	r7, #16
 800e92e:	46bd      	mov	sp, r7
 800e930:	bd80      	pop	{r7, pc}

0800e932 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 800e932:	b580      	push	{r7, lr}
 800e934:	b084      	sub	sp, #16
 800e936:	af00      	add	r7, sp, #0
 800e938:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	d105      	bne.n	800e94c <stm32_lock_release+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 800e940:	b672      	cpsid	i
}
 800e942:	bf00      	nop
 800e944:	f7fe fc3c 	bl	800d1c0 <Error_Handler>
 800e948:	bf00      	nop
 800e94a:	e7fd      	b.n	800e948 <stm32_lock_release+0x16>
  lock->nesting_level--;
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	7a1b      	ldrb	r3, [r3, #8]
 800e950:	3b01      	subs	r3, #1
 800e952:	b2da      	uxtb	r2, r3
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	721a      	strb	r2, [r3, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	7a1b      	ldrb	r3, [r3, #8]
 800e95c:	2b01      	cmp	r3, #1
 800e95e:	d905      	bls.n	800e96c <stm32_lock_release+0x3a>
  __ASM volatile ("cpsid i" : : : "memory");
 800e960:	b672      	cpsid	i
}
 800e962:	bf00      	nop
 800e964:	f7fe fc2c 	bl	800d1c0 <Error_Handler>
 800e968:	bf00      	nop
 800e96a:	e7fd      	b.n	800e968 <stm32_lock_release+0x36>
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	7a1b      	ldrb	r3, [r3, #8]
 800e970:	461a      	mov	r2, r3
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e978:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800e97a:	68fb      	ldr	r3, [r7, #12]
 800e97c:	f383 8811 	msr	BASEPRI, r3
}
 800e980:	bf00      	nop
}
 800e982:	bf00      	nop
 800e984:	3710      	adds	r7, #16
 800e986:	46bd      	mov	sp, r7
 800e988:	bd80      	pop	{r7, pc}

0800e98a <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 800e98a:	b580      	push	{r7, lr}
 800e98c:	b082      	sub	sp, #8
 800e98e:	af00      	add	r7, sp, #0
 800e990:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	2b00      	cmp	r3, #0
 800e996:	d105      	bne.n	800e9a4 <__retarget_lock_acquire_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 800e998:	b672      	cpsid	i
}
 800e99a:	bf00      	nop
 800e99c:	f7fe fc10 	bl	800d1c0 <Error_Handler>
 800e9a0:	bf00      	nop
 800e9a2:	e7fd      	b.n	800e9a0 <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	4618      	mov	r0, r3
 800e9a8:	f7ff ff91 	bl	800e8ce <stm32_lock_acquire>
}
 800e9ac:	bf00      	nop
 800e9ae:	3708      	adds	r7, #8
 800e9b0:	46bd      	mov	sp, r7
 800e9b2:	bd80      	pop	{r7, pc}

0800e9b4 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 800e9b4:	b580      	push	{r7, lr}
 800e9b6:	b082      	sub	sp, #8
 800e9b8:	af00      	add	r7, sp, #0
 800e9ba:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d105      	bne.n	800e9ce <__retarget_lock_release_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 800e9c2:	b672      	cpsid	i
}
 800e9c4:	bf00      	nop
 800e9c6:	f7fe fbfb 	bl	800d1c0 <Error_Handler>
 800e9ca:	bf00      	nop
 800e9cc:	e7fd      	b.n	800e9ca <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	4618      	mov	r0, r3
 800e9d2:	f7ff ffae 	bl	800e932 <stm32_lock_release>
}
 800e9d6:	bf00      	nop
 800e9d8:	3708      	adds	r7, #8
 800e9da:	46bd      	mov	sp, r7
 800e9dc:	bd80      	pop	{r7, pc}
	...

0800e9e0 <sbrk_aligned>:
 800e9e0:	b570      	push	{r4, r5, r6, lr}
 800e9e2:	4e0f      	ldr	r6, [pc, #60]	@ (800ea20 <sbrk_aligned+0x40>)
 800e9e4:	460c      	mov	r4, r1
 800e9e6:	6831      	ldr	r1, [r6, #0]
 800e9e8:	4605      	mov	r5, r0
 800e9ea:	b911      	cbnz	r1, 800e9f2 <sbrk_aligned+0x12>
 800e9ec:	f000 f93e 	bl	800ec6c <_sbrk_r>
 800e9f0:	6030      	str	r0, [r6, #0]
 800e9f2:	4621      	mov	r1, r4
 800e9f4:	4628      	mov	r0, r5
 800e9f6:	f000 f939 	bl	800ec6c <_sbrk_r>
 800e9fa:	1c43      	adds	r3, r0, #1
 800e9fc:	d103      	bne.n	800ea06 <sbrk_aligned+0x26>
 800e9fe:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800ea02:	4620      	mov	r0, r4
 800ea04:	bd70      	pop	{r4, r5, r6, pc}
 800ea06:	1cc4      	adds	r4, r0, #3
 800ea08:	f024 0403 	bic.w	r4, r4, #3
 800ea0c:	42a0      	cmp	r0, r4
 800ea0e:	d0f8      	beq.n	800ea02 <sbrk_aligned+0x22>
 800ea10:	1a21      	subs	r1, r4, r0
 800ea12:	4628      	mov	r0, r5
 800ea14:	f000 f92a 	bl	800ec6c <_sbrk_r>
 800ea18:	3001      	adds	r0, #1
 800ea1a:	d1f2      	bne.n	800ea02 <sbrk_aligned+0x22>
 800ea1c:	e7ef      	b.n	800e9fe <sbrk_aligned+0x1e>
 800ea1e:	bf00      	nop
 800ea20:	20006b20 	.word	0x20006b20

0800ea24 <_malloc_r>:
 800ea24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea28:	1ccd      	adds	r5, r1, #3
 800ea2a:	f025 0503 	bic.w	r5, r5, #3
 800ea2e:	3508      	adds	r5, #8
 800ea30:	2d0c      	cmp	r5, #12
 800ea32:	bf38      	it	cc
 800ea34:	250c      	movcc	r5, #12
 800ea36:	2d00      	cmp	r5, #0
 800ea38:	4606      	mov	r6, r0
 800ea3a:	db01      	blt.n	800ea40 <_malloc_r+0x1c>
 800ea3c:	42a9      	cmp	r1, r5
 800ea3e:	d904      	bls.n	800ea4a <_malloc_r+0x26>
 800ea40:	230c      	movs	r3, #12
 800ea42:	6033      	str	r3, [r6, #0]
 800ea44:	2000      	movs	r0, #0
 800ea46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ea4a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800eb20 <_malloc_r+0xfc>
 800ea4e:	f000 f869 	bl	800eb24 <__malloc_lock>
 800ea52:	f8d8 3000 	ldr.w	r3, [r8]
 800ea56:	461c      	mov	r4, r3
 800ea58:	bb44      	cbnz	r4, 800eaac <_malloc_r+0x88>
 800ea5a:	4629      	mov	r1, r5
 800ea5c:	4630      	mov	r0, r6
 800ea5e:	f7ff ffbf 	bl	800e9e0 <sbrk_aligned>
 800ea62:	1c43      	adds	r3, r0, #1
 800ea64:	4604      	mov	r4, r0
 800ea66:	d158      	bne.n	800eb1a <_malloc_r+0xf6>
 800ea68:	f8d8 4000 	ldr.w	r4, [r8]
 800ea6c:	4627      	mov	r7, r4
 800ea6e:	2f00      	cmp	r7, #0
 800ea70:	d143      	bne.n	800eafa <_malloc_r+0xd6>
 800ea72:	2c00      	cmp	r4, #0
 800ea74:	d04b      	beq.n	800eb0e <_malloc_r+0xea>
 800ea76:	6823      	ldr	r3, [r4, #0]
 800ea78:	4639      	mov	r1, r7
 800ea7a:	4630      	mov	r0, r6
 800ea7c:	eb04 0903 	add.w	r9, r4, r3
 800ea80:	f000 f8f4 	bl	800ec6c <_sbrk_r>
 800ea84:	4581      	cmp	r9, r0
 800ea86:	d142      	bne.n	800eb0e <_malloc_r+0xea>
 800ea88:	6821      	ldr	r1, [r4, #0]
 800ea8a:	1a6d      	subs	r5, r5, r1
 800ea8c:	4629      	mov	r1, r5
 800ea8e:	4630      	mov	r0, r6
 800ea90:	f7ff ffa6 	bl	800e9e0 <sbrk_aligned>
 800ea94:	3001      	adds	r0, #1
 800ea96:	d03a      	beq.n	800eb0e <_malloc_r+0xea>
 800ea98:	6823      	ldr	r3, [r4, #0]
 800ea9a:	442b      	add	r3, r5
 800ea9c:	6023      	str	r3, [r4, #0]
 800ea9e:	f8d8 3000 	ldr.w	r3, [r8]
 800eaa2:	685a      	ldr	r2, [r3, #4]
 800eaa4:	bb62      	cbnz	r2, 800eb00 <_malloc_r+0xdc>
 800eaa6:	f8c8 7000 	str.w	r7, [r8]
 800eaaa:	e00f      	b.n	800eacc <_malloc_r+0xa8>
 800eaac:	6822      	ldr	r2, [r4, #0]
 800eaae:	1b52      	subs	r2, r2, r5
 800eab0:	d420      	bmi.n	800eaf4 <_malloc_r+0xd0>
 800eab2:	2a0b      	cmp	r2, #11
 800eab4:	d917      	bls.n	800eae6 <_malloc_r+0xc2>
 800eab6:	1961      	adds	r1, r4, r5
 800eab8:	42a3      	cmp	r3, r4
 800eaba:	6025      	str	r5, [r4, #0]
 800eabc:	bf18      	it	ne
 800eabe:	6059      	strne	r1, [r3, #4]
 800eac0:	6863      	ldr	r3, [r4, #4]
 800eac2:	bf08      	it	eq
 800eac4:	f8c8 1000 	streq.w	r1, [r8]
 800eac8:	5162      	str	r2, [r4, r5]
 800eaca:	604b      	str	r3, [r1, #4]
 800eacc:	4630      	mov	r0, r6
 800eace:	f000 f82f 	bl	800eb30 <__malloc_unlock>
 800ead2:	f104 000b 	add.w	r0, r4, #11
 800ead6:	1d23      	adds	r3, r4, #4
 800ead8:	f020 0007 	bic.w	r0, r0, #7
 800eadc:	1ac2      	subs	r2, r0, r3
 800eade:	bf1c      	itt	ne
 800eae0:	1a1b      	subne	r3, r3, r0
 800eae2:	50a3      	strne	r3, [r4, r2]
 800eae4:	e7af      	b.n	800ea46 <_malloc_r+0x22>
 800eae6:	6862      	ldr	r2, [r4, #4]
 800eae8:	42a3      	cmp	r3, r4
 800eaea:	bf0c      	ite	eq
 800eaec:	f8c8 2000 	streq.w	r2, [r8]
 800eaf0:	605a      	strne	r2, [r3, #4]
 800eaf2:	e7eb      	b.n	800eacc <_malloc_r+0xa8>
 800eaf4:	4623      	mov	r3, r4
 800eaf6:	6864      	ldr	r4, [r4, #4]
 800eaf8:	e7ae      	b.n	800ea58 <_malloc_r+0x34>
 800eafa:	463c      	mov	r4, r7
 800eafc:	687f      	ldr	r7, [r7, #4]
 800eafe:	e7b6      	b.n	800ea6e <_malloc_r+0x4a>
 800eb00:	461a      	mov	r2, r3
 800eb02:	685b      	ldr	r3, [r3, #4]
 800eb04:	42a3      	cmp	r3, r4
 800eb06:	d1fb      	bne.n	800eb00 <_malloc_r+0xdc>
 800eb08:	2300      	movs	r3, #0
 800eb0a:	6053      	str	r3, [r2, #4]
 800eb0c:	e7de      	b.n	800eacc <_malloc_r+0xa8>
 800eb0e:	230c      	movs	r3, #12
 800eb10:	6033      	str	r3, [r6, #0]
 800eb12:	4630      	mov	r0, r6
 800eb14:	f000 f80c 	bl	800eb30 <__malloc_unlock>
 800eb18:	e794      	b.n	800ea44 <_malloc_r+0x20>
 800eb1a:	6005      	str	r5, [r0, #0]
 800eb1c:	e7d6      	b.n	800eacc <_malloc_r+0xa8>
 800eb1e:	bf00      	nop
 800eb20:	20006b24 	.word	0x20006b24

0800eb24 <__malloc_lock>:
 800eb24:	4801      	ldr	r0, [pc, #4]	@ (800eb2c <__malloc_lock+0x8>)
 800eb26:	f7ff bf30 	b.w	800e98a <__retarget_lock_acquire_recursive>
 800eb2a:	bf00      	nop
 800eb2c:	20006b14 	.word	0x20006b14

0800eb30 <__malloc_unlock>:
 800eb30:	4801      	ldr	r0, [pc, #4]	@ (800eb38 <__malloc_unlock+0x8>)
 800eb32:	f7ff bf3f 	b.w	800e9b4 <__retarget_lock_release_recursive>
 800eb36:	bf00      	nop
 800eb38:	20006b14 	.word	0x20006b14

0800eb3c <_vsniprintf_r>:
 800eb3c:	b530      	push	{r4, r5, lr}
 800eb3e:	4614      	mov	r4, r2
 800eb40:	2c00      	cmp	r4, #0
 800eb42:	b09b      	sub	sp, #108	@ 0x6c
 800eb44:	4605      	mov	r5, r0
 800eb46:	461a      	mov	r2, r3
 800eb48:	da05      	bge.n	800eb56 <_vsniprintf_r+0x1a>
 800eb4a:	238b      	movs	r3, #139	@ 0x8b
 800eb4c:	6003      	str	r3, [r0, #0]
 800eb4e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800eb52:	b01b      	add	sp, #108	@ 0x6c
 800eb54:	bd30      	pop	{r4, r5, pc}
 800eb56:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800eb5a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800eb5e:	bf14      	ite	ne
 800eb60:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800eb64:	4623      	moveq	r3, r4
 800eb66:	9302      	str	r3, [sp, #8]
 800eb68:	9305      	str	r3, [sp, #20]
 800eb6a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800eb6e:	9100      	str	r1, [sp, #0]
 800eb70:	9104      	str	r1, [sp, #16]
 800eb72:	f8ad 300e 	strh.w	r3, [sp, #14]
 800eb76:	4669      	mov	r1, sp
 800eb78:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800eb7a:	f000 f965 	bl	800ee48 <_svfiprintf_r>
 800eb7e:	1c43      	adds	r3, r0, #1
 800eb80:	bfbc      	itt	lt
 800eb82:	238b      	movlt	r3, #139	@ 0x8b
 800eb84:	602b      	strlt	r3, [r5, #0]
 800eb86:	2c00      	cmp	r4, #0
 800eb88:	d0e3      	beq.n	800eb52 <_vsniprintf_r+0x16>
 800eb8a:	9b00      	ldr	r3, [sp, #0]
 800eb8c:	2200      	movs	r2, #0
 800eb8e:	701a      	strb	r2, [r3, #0]
 800eb90:	e7df      	b.n	800eb52 <_vsniprintf_r+0x16>
	...

0800eb94 <vsniprintf>:
 800eb94:	b507      	push	{r0, r1, r2, lr}
 800eb96:	9300      	str	r3, [sp, #0]
 800eb98:	4613      	mov	r3, r2
 800eb9a:	460a      	mov	r2, r1
 800eb9c:	4601      	mov	r1, r0
 800eb9e:	4803      	ldr	r0, [pc, #12]	@ (800ebac <vsniprintf+0x18>)
 800eba0:	6800      	ldr	r0, [r0, #0]
 800eba2:	f7ff ffcb 	bl	800eb3c <_vsniprintf_r>
 800eba6:	b003      	add	sp, #12
 800eba8:	f85d fb04 	ldr.w	pc, [sp], #4
 800ebac:	20000108 	.word	0x20000108

0800ebb0 <memset>:
 800ebb0:	4402      	add	r2, r0
 800ebb2:	4603      	mov	r3, r0
 800ebb4:	4293      	cmp	r3, r2
 800ebb6:	d100      	bne.n	800ebba <memset+0xa>
 800ebb8:	4770      	bx	lr
 800ebba:	f803 1b01 	strb.w	r1, [r3], #1
 800ebbe:	e7f9      	b.n	800ebb4 <memset+0x4>

0800ebc0 <_reclaim_reent>:
 800ebc0:	4b29      	ldr	r3, [pc, #164]	@ (800ec68 <_reclaim_reent+0xa8>)
 800ebc2:	681b      	ldr	r3, [r3, #0]
 800ebc4:	4283      	cmp	r3, r0
 800ebc6:	b570      	push	{r4, r5, r6, lr}
 800ebc8:	4604      	mov	r4, r0
 800ebca:	d04b      	beq.n	800ec64 <_reclaim_reent+0xa4>
 800ebcc:	69c3      	ldr	r3, [r0, #28]
 800ebce:	b1ab      	cbz	r3, 800ebfc <_reclaim_reent+0x3c>
 800ebd0:	68db      	ldr	r3, [r3, #12]
 800ebd2:	b16b      	cbz	r3, 800ebf0 <_reclaim_reent+0x30>
 800ebd4:	2500      	movs	r5, #0
 800ebd6:	69e3      	ldr	r3, [r4, #28]
 800ebd8:	68db      	ldr	r3, [r3, #12]
 800ebda:	5959      	ldr	r1, [r3, r5]
 800ebdc:	2900      	cmp	r1, #0
 800ebde:	d13b      	bne.n	800ec58 <_reclaim_reent+0x98>
 800ebe0:	3504      	adds	r5, #4
 800ebe2:	2d80      	cmp	r5, #128	@ 0x80
 800ebe4:	d1f7      	bne.n	800ebd6 <_reclaim_reent+0x16>
 800ebe6:	69e3      	ldr	r3, [r4, #28]
 800ebe8:	4620      	mov	r0, r4
 800ebea:	68d9      	ldr	r1, [r3, #12]
 800ebec:	f000 f886 	bl	800ecfc <_free_r>
 800ebf0:	69e3      	ldr	r3, [r4, #28]
 800ebf2:	6819      	ldr	r1, [r3, #0]
 800ebf4:	b111      	cbz	r1, 800ebfc <_reclaim_reent+0x3c>
 800ebf6:	4620      	mov	r0, r4
 800ebf8:	f000 f880 	bl	800ecfc <_free_r>
 800ebfc:	6961      	ldr	r1, [r4, #20]
 800ebfe:	b111      	cbz	r1, 800ec06 <_reclaim_reent+0x46>
 800ec00:	4620      	mov	r0, r4
 800ec02:	f000 f87b 	bl	800ecfc <_free_r>
 800ec06:	69e1      	ldr	r1, [r4, #28]
 800ec08:	b111      	cbz	r1, 800ec10 <_reclaim_reent+0x50>
 800ec0a:	4620      	mov	r0, r4
 800ec0c:	f000 f876 	bl	800ecfc <_free_r>
 800ec10:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800ec12:	b111      	cbz	r1, 800ec1a <_reclaim_reent+0x5a>
 800ec14:	4620      	mov	r0, r4
 800ec16:	f000 f871 	bl	800ecfc <_free_r>
 800ec1a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ec1c:	b111      	cbz	r1, 800ec24 <_reclaim_reent+0x64>
 800ec1e:	4620      	mov	r0, r4
 800ec20:	f000 f86c 	bl	800ecfc <_free_r>
 800ec24:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800ec26:	b111      	cbz	r1, 800ec2e <_reclaim_reent+0x6e>
 800ec28:	4620      	mov	r0, r4
 800ec2a:	f000 f867 	bl	800ecfc <_free_r>
 800ec2e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800ec30:	b111      	cbz	r1, 800ec38 <_reclaim_reent+0x78>
 800ec32:	4620      	mov	r0, r4
 800ec34:	f000 f862 	bl	800ecfc <_free_r>
 800ec38:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800ec3a:	b111      	cbz	r1, 800ec42 <_reclaim_reent+0x82>
 800ec3c:	4620      	mov	r0, r4
 800ec3e:	f000 f85d 	bl	800ecfc <_free_r>
 800ec42:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800ec44:	b111      	cbz	r1, 800ec4c <_reclaim_reent+0x8c>
 800ec46:	4620      	mov	r0, r4
 800ec48:	f000 f858 	bl	800ecfc <_free_r>
 800ec4c:	6a23      	ldr	r3, [r4, #32]
 800ec4e:	b14b      	cbz	r3, 800ec64 <_reclaim_reent+0xa4>
 800ec50:	4620      	mov	r0, r4
 800ec52:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ec56:	4718      	bx	r3
 800ec58:	680e      	ldr	r6, [r1, #0]
 800ec5a:	4620      	mov	r0, r4
 800ec5c:	f000 f84e 	bl	800ecfc <_free_r>
 800ec60:	4631      	mov	r1, r6
 800ec62:	e7bb      	b.n	800ebdc <_reclaim_reent+0x1c>
 800ec64:	bd70      	pop	{r4, r5, r6, pc}
 800ec66:	bf00      	nop
 800ec68:	20000108 	.word	0x20000108

0800ec6c <_sbrk_r>:
 800ec6c:	b538      	push	{r3, r4, r5, lr}
 800ec6e:	4d06      	ldr	r5, [pc, #24]	@ (800ec88 <_sbrk_r+0x1c>)
 800ec70:	2300      	movs	r3, #0
 800ec72:	4604      	mov	r4, r0
 800ec74:	4608      	mov	r0, r1
 800ec76:	602b      	str	r3, [r5, #0]
 800ec78:	f7fe fe32 	bl	800d8e0 <_sbrk>
 800ec7c:	1c43      	adds	r3, r0, #1
 800ec7e:	d102      	bne.n	800ec86 <_sbrk_r+0x1a>
 800ec80:	682b      	ldr	r3, [r5, #0]
 800ec82:	b103      	cbz	r3, 800ec86 <_sbrk_r+0x1a>
 800ec84:	6023      	str	r3, [r4, #0]
 800ec86:	bd38      	pop	{r3, r4, r5, pc}
 800ec88:	20006c60 	.word	0x20006c60

0800ec8c <__errno>:
 800ec8c:	4b01      	ldr	r3, [pc, #4]	@ (800ec94 <__errno+0x8>)
 800ec8e:	6818      	ldr	r0, [r3, #0]
 800ec90:	4770      	bx	lr
 800ec92:	bf00      	nop
 800ec94:	20000108 	.word	0x20000108

0800ec98 <__libc_init_array>:
 800ec98:	b570      	push	{r4, r5, r6, lr}
 800ec9a:	4d0d      	ldr	r5, [pc, #52]	@ (800ecd0 <__libc_init_array+0x38>)
 800ec9c:	4c0d      	ldr	r4, [pc, #52]	@ (800ecd4 <__libc_init_array+0x3c>)
 800ec9e:	1b64      	subs	r4, r4, r5
 800eca0:	10a4      	asrs	r4, r4, #2
 800eca2:	2600      	movs	r6, #0
 800eca4:	42a6      	cmp	r6, r4
 800eca6:	d109      	bne.n	800ecbc <__libc_init_array+0x24>
 800eca8:	4d0b      	ldr	r5, [pc, #44]	@ (800ecd8 <__libc_init_array+0x40>)
 800ecaa:	4c0c      	ldr	r4, [pc, #48]	@ (800ecdc <__libc_init_array+0x44>)
 800ecac:	f000 fba6 	bl	800f3fc <_init>
 800ecb0:	1b64      	subs	r4, r4, r5
 800ecb2:	10a4      	asrs	r4, r4, #2
 800ecb4:	2600      	movs	r6, #0
 800ecb6:	42a6      	cmp	r6, r4
 800ecb8:	d105      	bne.n	800ecc6 <__libc_init_array+0x2e>
 800ecba:	bd70      	pop	{r4, r5, r6, pc}
 800ecbc:	f855 3b04 	ldr.w	r3, [r5], #4
 800ecc0:	4798      	blx	r3
 800ecc2:	3601      	adds	r6, #1
 800ecc4:	e7ee      	b.n	800eca4 <__libc_init_array+0xc>
 800ecc6:	f855 3b04 	ldr.w	r3, [r5], #4
 800ecca:	4798      	blx	r3
 800eccc:	3601      	adds	r6, #1
 800ecce:	e7f2      	b.n	800ecb6 <__libc_init_array+0x1e>
 800ecd0:	0800f7f0 	.word	0x0800f7f0
 800ecd4:	0800f7f0 	.word	0x0800f7f0
 800ecd8:	0800f7f0 	.word	0x0800f7f0
 800ecdc:	0800f7f4 	.word	0x0800f7f4

0800ece0 <memcpy>:
 800ece0:	440a      	add	r2, r1
 800ece2:	4291      	cmp	r1, r2
 800ece4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800ece8:	d100      	bne.n	800ecec <memcpy+0xc>
 800ecea:	4770      	bx	lr
 800ecec:	b510      	push	{r4, lr}
 800ecee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ecf2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ecf6:	4291      	cmp	r1, r2
 800ecf8:	d1f9      	bne.n	800ecee <memcpy+0xe>
 800ecfa:	bd10      	pop	{r4, pc}

0800ecfc <_free_r>:
 800ecfc:	b538      	push	{r3, r4, r5, lr}
 800ecfe:	4605      	mov	r5, r0
 800ed00:	2900      	cmp	r1, #0
 800ed02:	d041      	beq.n	800ed88 <_free_r+0x8c>
 800ed04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ed08:	1f0c      	subs	r4, r1, #4
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	bfb8      	it	lt
 800ed0e:	18e4      	addlt	r4, r4, r3
 800ed10:	f7ff ff08 	bl	800eb24 <__malloc_lock>
 800ed14:	4a1d      	ldr	r2, [pc, #116]	@ (800ed8c <_free_r+0x90>)
 800ed16:	6813      	ldr	r3, [r2, #0]
 800ed18:	b933      	cbnz	r3, 800ed28 <_free_r+0x2c>
 800ed1a:	6063      	str	r3, [r4, #4]
 800ed1c:	6014      	str	r4, [r2, #0]
 800ed1e:	4628      	mov	r0, r5
 800ed20:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ed24:	f7ff bf04 	b.w	800eb30 <__malloc_unlock>
 800ed28:	42a3      	cmp	r3, r4
 800ed2a:	d908      	bls.n	800ed3e <_free_r+0x42>
 800ed2c:	6820      	ldr	r0, [r4, #0]
 800ed2e:	1821      	adds	r1, r4, r0
 800ed30:	428b      	cmp	r3, r1
 800ed32:	bf01      	itttt	eq
 800ed34:	6819      	ldreq	r1, [r3, #0]
 800ed36:	685b      	ldreq	r3, [r3, #4]
 800ed38:	1809      	addeq	r1, r1, r0
 800ed3a:	6021      	streq	r1, [r4, #0]
 800ed3c:	e7ed      	b.n	800ed1a <_free_r+0x1e>
 800ed3e:	461a      	mov	r2, r3
 800ed40:	685b      	ldr	r3, [r3, #4]
 800ed42:	b10b      	cbz	r3, 800ed48 <_free_r+0x4c>
 800ed44:	42a3      	cmp	r3, r4
 800ed46:	d9fa      	bls.n	800ed3e <_free_r+0x42>
 800ed48:	6811      	ldr	r1, [r2, #0]
 800ed4a:	1850      	adds	r0, r2, r1
 800ed4c:	42a0      	cmp	r0, r4
 800ed4e:	d10b      	bne.n	800ed68 <_free_r+0x6c>
 800ed50:	6820      	ldr	r0, [r4, #0]
 800ed52:	4401      	add	r1, r0
 800ed54:	1850      	adds	r0, r2, r1
 800ed56:	4283      	cmp	r3, r0
 800ed58:	6011      	str	r1, [r2, #0]
 800ed5a:	d1e0      	bne.n	800ed1e <_free_r+0x22>
 800ed5c:	6818      	ldr	r0, [r3, #0]
 800ed5e:	685b      	ldr	r3, [r3, #4]
 800ed60:	6053      	str	r3, [r2, #4]
 800ed62:	4408      	add	r0, r1
 800ed64:	6010      	str	r0, [r2, #0]
 800ed66:	e7da      	b.n	800ed1e <_free_r+0x22>
 800ed68:	d902      	bls.n	800ed70 <_free_r+0x74>
 800ed6a:	230c      	movs	r3, #12
 800ed6c:	602b      	str	r3, [r5, #0]
 800ed6e:	e7d6      	b.n	800ed1e <_free_r+0x22>
 800ed70:	6820      	ldr	r0, [r4, #0]
 800ed72:	1821      	adds	r1, r4, r0
 800ed74:	428b      	cmp	r3, r1
 800ed76:	bf04      	itt	eq
 800ed78:	6819      	ldreq	r1, [r3, #0]
 800ed7a:	685b      	ldreq	r3, [r3, #4]
 800ed7c:	6063      	str	r3, [r4, #4]
 800ed7e:	bf04      	itt	eq
 800ed80:	1809      	addeq	r1, r1, r0
 800ed82:	6021      	streq	r1, [r4, #0]
 800ed84:	6054      	str	r4, [r2, #4]
 800ed86:	e7ca      	b.n	800ed1e <_free_r+0x22>
 800ed88:	bd38      	pop	{r3, r4, r5, pc}
 800ed8a:	bf00      	nop
 800ed8c:	20006b24 	.word	0x20006b24

0800ed90 <__ssputs_r>:
 800ed90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ed94:	688e      	ldr	r6, [r1, #8]
 800ed96:	461f      	mov	r7, r3
 800ed98:	42be      	cmp	r6, r7
 800ed9a:	680b      	ldr	r3, [r1, #0]
 800ed9c:	4682      	mov	sl, r0
 800ed9e:	460c      	mov	r4, r1
 800eda0:	4690      	mov	r8, r2
 800eda2:	d82d      	bhi.n	800ee00 <__ssputs_r+0x70>
 800eda4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800eda8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800edac:	d026      	beq.n	800edfc <__ssputs_r+0x6c>
 800edae:	6965      	ldr	r5, [r4, #20]
 800edb0:	6909      	ldr	r1, [r1, #16]
 800edb2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800edb6:	eba3 0901 	sub.w	r9, r3, r1
 800edba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800edbe:	1c7b      	adds	r3, r7, #1
 800edc0:	444b      	add	r3, r9
 800edc2:	106d      	asrs	r5, r5, #1
 800edc4:	429d      	cmp	r5, r3
 800edc6:	bf38      	it	cc
 800edc8:	461d      	movcc	r5, r3
 800edca:	0553      	lsls	r3, r2, #21
 800edcc:	d527      	bpl.n	800ee1e <__ssputs_r+0x8e>
 800edce:	4629      	mov	r1, r5
 800edd0:	f7ff fe28 	bl	800ea24 <_malloc_r>
 800edd4:	4606      	mov	r6, r0
 800edd6:	b360      	cbz	r0, 800ee32 <__ssputs_r+0xa2>
 800edd8:	6921      	ldr	r1, [r4, #16]
 800edda:	464a      	mov	r2, r9
 800eddc:	f7ff ff80 	bl	800ece0 <memcpy>
 800ede0:	89a3      	ldrh	r3, [r4, #12]
 800ede2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ede6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800edea:	81a3      	strh	r3, [r4, #12]
 800edec:	6126      	str	r6, [r4, #16]
 800edee:	6165      	str	r5, [r4, #20]
 800edf0:	444e      	add	r6, r9
 800edf2:	eba5 0509 	sub.w	r5, r5, r9
 800edf6:	6026      	str	r6, [r4, #0]
 800edf8:	60a5      	str	r5, [r4, #8]
 800edfa:	463e      	mov	r6, r7
 800edfc:	42be      	cmp	r6, r7
 800edfe:	d900      	bls.n	800ee02 <__ssputs_r+0x72>
 800ee00:	463e      	mov	r6, r7
 800ee02:	6820      	ldr	r0, [r4, #0]
 800ee04:	4632      	mov	r2, r6
 800ee06:	4641      	mov	r1, r8
 800ee08:	f000 faa8 	bl	800f35c <memmove>
 800ee0c:	68a3      	ldr	r3, [r4, #8]
 800ee0e:	1b9b      	subs	r3, r3, r6
 800ee10:	60a3      	str	r3, [r4, #8]
 800ee12:	6823      	ldr	r3, [r4, #0]
 800ee14:	4433      	add	r3, r6
 800ee16:	6023      	str	r3, [r4, #0]
 800ee18:	2000      	movs	r0, #0
 800ee1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee1e:	462a      	mov	r2, r5
 800ee20:	f000 fab6 	bl	800f390 <_realloc_r>
 800ee24:	4606      	mov	r6, r0
 800ee26:	2800      	cmp	r0, #0
 800ee28:	d1e0      	bne.n	800edec <__ssputs_r+0x5c>
 800ee2a:	6921      	ldr	r1, [r4, #16]
 800ee2c:	4650      	mov	r0, sl
 800ee2e:	f7ff ff65 	bl	800ecfc <_free_r>
 800ee32:	230c      	movs	r3, #12
 800ee34:	f8ca 3000 	str.w	r3, [sl]
 800ee38:	89a3      	ldrh	r3, [r4, #12]
 800ee3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ee3e:	81a3      	strh	r3, [r4, #12]
 800ee40:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ee44:	e7e9      	b.n	800ee1a <__ssputs_r+0x8a>
	...

0800ee48 <_svfiprintf_r>:
 800ee48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee4c:	4698      	mov	r8, r3
 800ee4e:	898b      	ldrh	r3, [r1, #12]
 800ee50:	061b      	lsls	r3, r3, #24
 800ee52:	b09d      	sub	sp, #116	@ 0x74
 800ee54:	4607      	mov	r7, r0
 800ee56:	460d      	mov	r5, r1
 800ee58:	4614      	mov	r4, r2
 800ee5a:	d510      	bpl.n	800ee7e <_svfiprintf_r+0x36>
 800ee5c:	690b      	ldr	r3, [r1, #16]
 800ee5e:	b973      	cbnz	r3, 800ee7e <_svfiprintf_r+0x36>
 800ee60:	2140      	movs	r1, #64	@ 0x40
 800ee62:	f7ff fddf 	bl	800ea24 <_malloc_r>
 800ee66:	6028      	str	r0, [r5, #0]
 800ee68:	6128      	str	r0, [r5, #16]
 800ee6a:	b930      	cbnz	r0, 800ee7a <_svfiprintf_r+0x32>
 800ee6c:	230c      	movs	r3, #12
 800ee6e:	603b      	str	r3, [r7, #0]
 800ee70:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ee74:	b01d      	add	sp, #116	@ 0x74
 800ee76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee7a:	2340      	movs	r3, #64	@ 0x40
 800ee7c:	616b      	str	r3, [r5, #20]
 800ee7e:	2300      	movs	r3, #0
 800ee80:	9309      	str	r3, [sp, #36]	@ 0x24
 800ee82:	2320      	movs	r3, #32
 800ee84:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ee88:	f8cd 800c 	str.w	r8, [sp, #12]
 800ee8c:	2330      	movs	r3, #48	@ 0x30
 800ee8e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f02c <_svfiprintf_r+0x1e4>
 800ee92:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ee96:	f04f 0901 	mov.w	r9, #1
 800ee9a:	4623      	mov	r3, r4
 800ee9c:	469a      	mov	sl, r3
 800ee9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eea2:	b10a      	cbz	r2, 800eea8 <_svfiprintf_r+0x60>
 800eea4:	2a25      	cmp	r2, #37	@ 0x25
 800eea6:	d1f9      	bne.n	800ee9c <_svfiprintf_r+0x54>
 800eea8:	ebba 0b04 	subs.w	fp, sl, r4
 800eeac:	d00b      	beq.n	800eec6 <_svfiprintf_r+0x7e>
 800eeae:	465b      	mov	r3, fp
 800eeb0:	4622      	mov	r2, r4
 800eeb2:	4629      	mov	r1, r5
 800eeb4:	4638      	mov	r0, r7
 800eeb6:	f7ff ff6b 	bl	800ed90 <__ssputs_r>
 800eeba:	3001      	adds	r0, #1
 800eebc:	f000 80a7 	beq.w	800f00e <_svfiprintf_r+0x1c6>
 800eec0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eec2:	445a      	add	r2, fp
 800eec4:	9209      	str	r2, [sp, #36]	@ 0x24
 800eec6:	f89a 3000 	ldrb.w	r3, [sl]
 800eeca:	2b00      	cmp	r3, #0
 800eecc:	f000 809f 	beq.w	800f00e <_svfiprintf_r+0x1c6>
 800eed0:	2300      	movs	r3, #0
 800eed2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800eed6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eeda:	f10a 0a01 	add.w	sl, sl, #1
 800eede:	9304      	str	r3, [sp, #16]
 800eee0:	9307      	str	r3, [sp, #28]
 800eee2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800eee6:	931a      	str	r3, [sp, #104]	@ 0x68
 800eee8:	4654      	mov	r4, sl
 800eeea:	2205      	movs	r2, #5
 800eeec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eef0:	484e      	ldr	r0, [pc, #312]	@ (800f02c <_svfiprintf_r+0x1e4>)
 800eef2:	f7f1 f985 	bl	8000200 <memchr>
 800eef6:	9a04      	ldr	r2, [sp, #16]
 800eef8:	b9d8      	cbnz	r0, 800ef32 <_svfiprintf_r+0xea>
 800eefa:	06d0      	lsls	r0, r2, #27
 800eefc:	bf44      	itt	mi
 800eefe:	2320      	movmi	r3, #32
 800ef00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ef04:	0711      	lsls	r1, r2, #28
 800ef06:	bf44      	itt	mi
 800ef08:	232b      	movmi	r3, #43	@ 0x2b
 800ef0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ef0e:	f89a 3000 	ldrb.w	r3, [sl]
 800ef12:	2b2a      	cmp	r3, #42	@ 0x2a
 800ef14:	d015      	beq.n	800ef42 <_svfiprintf_r+0xfa>
 800ef16:	9a07      	ldr	r2, [sp, #28]
 800ef18:	4654      	mov	r4, sl
 800ef1a:	2000      	movs	r0, #0
 800ef1c:	f04f 0c0a 	mov.w	ip, #10
 800ef20:	4621      	mov	r1, r4
 800ef22:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ef26:	3b30      	subs	r3, #48	@ 0x30
 800ef28:	2b09      	cmp	r3, #9
 800ef2a:	d94b      	bls.n	800efc4 <_svfiprintf_r+0x17c>
 800ef2c:	b1b0      	cbz	r0, 800ef5c <_svfiprintf_r+0x114>
 800ef2e:	9207      	str	r2, [sp, #28]
 800ef30:	e014      	b.n	800ef5c <_svfiprintf_r+0x114>
 800ef32:	eba0 0308 	sub.w	r3, r0, r8
 800ef36:	fa09 f303 	lsl.w	r3, r9, r3
 800ef3a:	4313      	orrs	r3, r2
 800ef3c:	9304      	str	r3, [sp, #16]
 800ef3e:	46a2      	mov	sl, r4
 800ef40:	e7d2      	b.n	800eee8 <_svfiprintf_r+0xa0>
 800ef42:	9b03      	ldr	r3, [sp, #12]
 800ef44:	1d19      	adds	r1, r3, #4
 800ef46:	681b      	ldr	r3, [r3, #0]
 800ef48:	9103      	str	r1, [sp, #12]
 800ef4a:	2b00      	cmp	r3, #0
 800ef4c:	bfbb      	ittet	lt
 800ef4e:	425b      	neglt	r3, r3
 800ef50:	f042 0202 	orrlt.w	r2, r2, #2
 800ef54:	9307      	strge	r3, [sp, #28]
 800ef56:	9307      	strlt	r3, [sp, #28]
 800ef58:	bfb8      	it	lt
 800ef5a:	9204      	strlt	r2, [sp, #16]
 800ef5c:	7823      	ldrb	r3, [r4, #0]
 800ef5e:	2b2e      	cmp	r3, #46	@ 0x2e
 800ef60:	d10a      	bne.n	800ef78 <_svfiprintf_r+0x130>
 800ef62:	7863      	ldrb	r3, [r4, #1]
 800ef64:	2b2a      	cmp	r3, #42	@ 0x2a
 800ef66:	d132      	bne.n	800efce <_svfiprintf_r+0x186>
 800ef68:	9b03      	ldr	r3, [sp, #12]
 800ef6a:	1d1a      	adds	r2, r3, #4
 800ef6c:	681b      	ldr	r3, [r3, #0]
 800ef6e:	9203      	str	r2, [sp, #12]
 800ef70:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ef74:	3402      	adds	r4, #2
 800ef76:	9305      	str	r3, [sp, #20]
 800ef78:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f03c <_svfiprintf_r+0x1f4>
 800ef7c:	7821      	ldrb	r1, [r4, #0]
 800ef7e:	2203      	movs	r2, #3
 800ef80:	4650      	mov	r0, sl
 800ef82:	f7f1 f93d 	bl	8000200 <memchr>
 800ef86:	b138      	cbz	r0, 800ef98 <_svfiprintf_r+0x150>
 800ef88:	9b04      	ldr	r3, [sp, #16]
 800ef8a:	eba0 000a 	sub.w	r0, r0, sl
 800ef8e:	2240      	movs	r2, #64	@ 0x40
 800ef90:	4082      	lsls	r2, r0
 800ef92:	4313      	orrs	r3, r2
 800ef94:	3401      	adds	r4, #1
 800ef96:	9304      	str	r3, [sp, #16]
 800ef98:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef9c:	4824      	ldr	r0, [pc, #144]	@ (800f030 <_svfiprintf_r+0x1e8>)
 800ef9e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800efa2:	2206      	movs	r2, #6
 800efa4:	f7f1 f92c 	bl	8000200 <memchr>
 800efa8:	2800      	cmp	r0, #0
 800efaa:	d036      	beq.n	800f01a <_svfiprintf_r+0x1d2>
 800efac:	4b21      	ldr	r3, [pc, #132]	@ (800f034 <_svfiprintf_r+0x1ec>)
 800efae:	bb1b      	cbnz	r3, 800eff8 <_svfiprintf_r+0x1b0>
 800efb0:	9b03      	ldr	r3, [sp, #12]
 800efb2:	3307      	adds	r3, #7
 800efb4:	f023 0307 	bic.w	r3, r3, #7
 800efb8:	3308      	adds	r3, #8
 800efba:	9303      	str	r3, [sp, #12]
 800efbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800efbe:	4433      	add	r3, r6
 800efc0:	9309      	str	r3, [sp, #36]	@ 0x24
 800efc2:	e76a      	b.n	800ee9a <_svfiprintf_r+0x52>
 800efc4:	fb0c 3202 	mla	r2, ip, r2, r3
 800efc8:	460c      	mov	r4, r1
 800efca:	2001      	movs	r0, #1
 800efcc:	e7a8      	b.n	800ef20 <_svfiprintf_r+0xd8>
 800efce:	2300      	movs	r3, #0
 800efd0:	3401      	adds	r4, #1
 800efd2:	9305      	str	r3, [sp, #20]
 800efd4:	4619      	mov	r1, r3
 800efd6:	f04f 0c0a 	mov.w	ip, #10
 800efda:	4620      	mov	r0, r4
 800efdc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800efe0:	3a30      	subs	r2, #48	@ 0x30
 800efe2:	2a09      	cmp	r2, #9
 800efe4:	d903      	bls.n	800efee <_svfiprintf_r+0x1a6>
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d0c6      	beq.n	800ef78 <_svfiprintf_r+0x130>
 800efea:	9105      	str	r1, [sp, #20]
 800efec:	e7c4      	b.n	800ef78 <_svfiprintf_r+0x130>
 800efee:	fb0c 2101 	mla	r1, ip, r1, r2
 800eff2:	4604      	mov	r4, r0
 800eff4:	2301      	movs	r3, #1
 800eff6:	e7f0      	b.n	800efda <_svfiprintf_r+0x192>
 800eff8:	ab03      	add	r3, sp, #12
 800effa:	9300      	str	r3, [sp, #0]
 800effc:	462a      	mov	r2, r5
 800effe:	4b0e      	ldr	r3, [pc, #56]	@ (800f038 <_svfiprintf_r+0x1f0>)
 800f000:	a904      	add	r1, sp, #16
 800f002:	4638      	mov	r0, r7
 800f004:	f3af 8000 	nop.w
 800f008:	1c42      	adds	r2, r0, #1
 800f00a:	4606      	mov	r6, r0
 800f00c:	d1d6      	bne.n	800efbc <_svfiprintf_r+0x174>
 800f00e:	89ab      	ldrh	r3, [r5, #12]
 800f010:	065b      	lsls	r3, r3, #25
 800f012:	f53f af2d 	bmi.w	800ee70 <_svfiprintf_r+0x28>
 800f016:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f018:	e72c      	b.n	800ee74 <_svfiprintf_r+0x2c>
 800f01a:	ab03      	add	r3, sp, #12
 800f01c:	9300      	str	r3, [sp, #0]
 800f01e:	462a      	mov	r2, r5
 800f020:	4b05      	ldr	r3, [pc, #20]	@ (800f038 <_svfiprintf_r+0x1f0>)
 800f022:	a904      	add	r1, sp, #16
 800f024:	4638      	mov	r0, r7
 800f026:	f000 f879 	bl	800f11c <_printf_i>
 800f02a:	e7ed      	b.n	800f008 <_svfiprintf_r+0x1c0>
 800f02c:	0800f7b5 	.word	0x0800f7b5
 800f030:	0800f7bf 	.word	0x0800f7bf
 800f034:	00000000 	.word	0x00000000
 800f038:	0800ed91 	.word	0x0800ed91
 800f03c:	0800f7bb 	.word	0x0800f7bb

0800f040 <_printf_common>:
 800f040:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f044:	4616      	mov	r6, r2
 800f046:	4698      	mov	r8, r3
 800f048:	688a      	ldr	r2, [r1, #8]
 800f04a:	690b      	ldr	r3, [r1, #16]
 800f04c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f050:	4293      	cmp	r3, r2
 800f052:	bfb8      	it	lt
 800f054:	4613      	movlt	r3, r2
 800f056:	6033      	str	r3, [r6, #0]
 800f058:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f05c:	4607      	mov	r7, r0
 800f05e:	460c      	mov	r4, r1
 800f060:	b10a      	cbz	r2, 800f066 <_printf_common+0x26>
 800f062:	3301      	adds	r3, #1
 800f064:	6033      	str	r3, [r6, #0]
 800f066:	6823      	ldr	r3, [r4, #0]
 800f068:	0699      	lsls	r1, r3, #26
 800f06a:	bf42      	ittt	mi
 800f06c:	6833      	ldrmi	r3, [r6, #0]
 800f06e:	3302      	addmi	r3, #2
 800f070:	6033      	strmi	r3, [r6, #0]
 800f072:	6825      	ldr	r5, [r4, #0]
 800f074:	f015 0506 	ands.w	r5, r5, #6
 800f078:	d106      	bne.n	800f088 <_printf_common+0x48>
 800f07a:	f104 0a19 	add.w	sl, r4, #25
 800f07e:	68e3      	ldr	r3, [r4, #12]
 800f080:	6832      	ldr	r2, [r6, #0]
 800f082:	1a9b      	subs	r3, r3, r2
 800f084:	42ab      	cmp	r3, r5
 800f086:	dc26      	bgt.n	800f0d6 <_printf_common+0x96>
 800f088:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f08c:	6822      	ldr	r2, [r4, #0]
 800f08e:	3b00      	subs	r3, #0
 800f090:	bf18      	it	ne
 800f092:	2301      	movne	r3, #1
 800f094:	0692      	lsls	r2, r2, #26
 800f096:	d42b      	bmi.n	800f0f0 <_printf_common+0xb0>
 800f098:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f09c:	4641      	mov	r1, r8
 800f09e:	4638      	mov	r0, r7
 800f0a0:	47c8      	blx	r9
 800f0a2:	3001      	adds	r0, #1
 800f0a4:	d01e      	beq.n	800f0e4 <_printf_common+0xa4>
 800f0a6:	6823      	ldr	r3, [r4, #0]
 800f0a8:	6922      	ldr	r2, [r4, #16]
 800f0aa:	f003 0306 	and.w	r3, r3, #6
 800f0ae:	2b04      	cmp	r3, #4
 800f0b0:	bf02      	ittt	eq
 800f0b2:	68e5      	ldreq	r5, [r4, #12]
 800f0b4:	6833      	ldreq	r3, [r6, #0]
 800f0b6:	1aed      	subeq	r5, r5, r3
 800f0b8:	68a3      	ldr	r3, [r4, #8]
 800f0ba:	bf0c      	ite	eq
 800f0bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f0c0:	2500      	movne	r5, #0
 800f0c2:	4293      	cmp	r3, r2
 800f0c4:	bfc4      	itt	gt
 800f0c6:	1a9b      	subgt	r3, r3, r2
 800f0c8:	18ed      	addgt	r5, r5, r3
 800f0ca:	2600      	movs	r6, #0
 800f0cc:	341a      	adds	r4, #26
 800f0ce:	42b5      	cmp	r5, r6
 800f0d0:	d11a      	bne.n	800f108 <_printf_common+0xc8>
 800f0d2:	2000      	movs	r0, #0
 800f0d4:	e008      	b.n	800f0e8 <_printf_common+0xa8>
 800f0d6:	2301      	movs	r3, #1
 800f0d8:	4652      	mov	r2, sl
 800f0da:	4641      	mov	r1, r8
 800f0dc:	4638      	mov	r0, r7
 800f0de:	47c8      	blx	r9
 800f0e0:	3001      	adds	r0, #1
 800f0e2:	d103      	bne.n	800f0ec <_printf_common+0xac>
 800f0e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f0e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f0ec:	3501      	adds	r5, #1
 800f0ee:	e7c6      	b.n	800f07e <_printf_common+0x3e>
 800f0f0:	18e1      	adds	r1, r4, r3
 800f0f2:	1c5a      	adds	r2, r3, #1
 800f0f4:	2030      	movs	r0, #48	@ 0x30
 800f0f6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f0fa:	4422      	add	r2, r4
 800f0fc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f100:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f104:	3302      	adds	r3, #2
 800f106:	e7c7      	b.n	800f098 <_printf_common+0x58>
 800f108:	2301      	movs	r3, #1
 800f10a:	4622      	mov	r2, r4
 800f10c:	4641      	mov	r1, r8
 800f10e:	4638      	mov	r0, r7
 800f110:	47c8      	blx	r9
 800f112:	3001      	adds	r0, #1
 800f114:	d0e6      	beq.n	800f0e4 <_printf_common+0xa4>
 800f116:	3601      	adds	r6, #1
 800f118:	e7d9      	b.n	800f0ce <_printf_common+0x8e>
	...

0800f11c <_printf_i>:
 800f11c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f120:	7e0f      	ldrb	r7, [r1, #24]
 800f122:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f124:	2f78      	cmp	r7, #120	@ 0x78
 800f126:	4691      	mov	r9, r2
 800f128:	4680      	mov	r8, r0
 800f12a:	460c      	mov	r4, r1
 800f12c:	469a      	mov	sl, r3
 800f12e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f132:	d807      	bhi.n	800f144 <_printf_i+0x28>
 800f134:	2f62      	cmp	r7, #98	@ 0x62
 800f136:	d80a      	bhi.n	800f14e <_printf_i+0x32>
 800f138:	2f00      	cmp	r7, #0
 800f13a:	f000 80d2 	beq.w	800f2e2 <_printf_i+0x1c6>
 800f13e:	2f58      	cmp	r7, #88	@ 0x58
 800f140:	f000 80b9 	beq.w	800f2b6 <_printf_i+0x19a>
 800f144:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f148:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f14c:	e03a      	b.n	800f1c4 <_printf_i+0xa8>
 800f14e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f152:	2b15      	cmp	r3, #21
 800f154:	d8f6      	bhi.n	800f144 <_printf_i+0x28>
 800f156:	a101      	add	r1, pc, #4	@ (adr r1, 800f15c <_printf_i+0x40>)
 800f158:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f15c:	0800f1b5 	.word	0x0800f1b5
 800f160:	0800f1c9 	.word	0x0800f1c9
 800f164:	0800f145 	.word	0x0800f145
 800f168:	0800f145 	.word	0x0800f145
 800f16c:	0800f145 	.word	0x0800f145
 800f170:	0800f145 	.word	0x0800f145
 800f174:	0800f1c9 	.word	0x0800f1c9
 800f178:	0800f145 	.word	0x0800f145
 800f17c:	0800f145 	.word	0x0800f145
 800f180:	0800f145 	.word	0x0800f145
 800f184:	0800f145 	.word	0x0800f145
 800f188:	0800f2c9 	.word	0x0800f2c9
 800f18c:	0800f1f3 	.word	0x0800f1f3
 800f190:	0800f283 	.word	0x0800f283
 800f194:	0800f145 	.word	0x0800f145
 800f198:	0800f145 	.word	0x0800f145
 800f19c:	0800f2eb 	.word	0x0800f2eb
 800f1a0:	0800f145 	.word	0x0800f145
 800f1a4:	0800f1f3 	.word	0x0800f1f3
 800f1a8:	0800f145 	.word	0x0800f145
 800f1ac:	0800f145 	.word	0x0800f145
 800f1b0:	0800f28b 	.word	0x0800f28b
 800f1b4:	6833      	ldr	r3, [r6, #0]
 800f1b6:	1d1a      	adds	r2, r3, #4
 800f1b8:	681b      	ldr	r3, [r3, #0]
 800f1ba:	6032      	str	r2, [r6, #0]
 800f1bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f1c0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f1c4:	2301      	movs	r3, #1
 800f1c6:	e09d      	b.n	800f304 <_printf_i+0x1e8>
 800f1c8:	6833      	ldr	r3, [r6, #0]
 800f1ca:	6820      	ldr	r0, [r4, #0]
 800f1cc:	1d19      	adds	r1, r3, #4
 800f1ce:	6031      	str	r1, [r6, #0]
 800f1d0:	0606      	lsls	r6, r0, #24
 800f1d2:	d501      	bpl.n	800f1d8 <_printf_i+0xbc>
 800f1d4:	681d      	ldr	r5, [r3, #0]
 800f1d6:	e003      	b.n	800f1e0 <_printf_i+0xc4>
 800f1d8:	0645      	lsls	r5, r0, #25
 800f1da:	d5fb      	bpl.n	800f1d4 <_printf_i+0xb8>
 800f1dc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f1e0:	2d00      	cmp	r5, #0
 800f1e2:	da03      	bge.n	800f1ec <_printf_i+0xd0>
 800f1e4:	232d      	movs	r3, #45	@ 0x2d
 800f1e6:	426d      	negs	r5, r5
 800f1e8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f1ec:	4859      	ldr	r0, [pc, #356]	@ (800f354 <_printf_i+0x238>)
 800f1ee:	230a      	movs	r3, #10
 800f1f0:	e011      	b.n	800f216 <_printf_i+0xfa>
 800f1f2:	6821      	ldr	r1, [r4, #0]
 800f1f4:	6833      	ldr	r3, [r6, #0]
 800f1f6:	0608      	lsls	r0, r1, #24
 800f1f8:	f853 5b04 	ldr.w	r5, [r3], #4
 800f1fc:	d402      	bmi.n	800f204 <_printf_i+0xe8>
 800f1fe:	0649      	lsls	r1, r1, #25
 800f200:	bf48      	it	mi
 800f202:	b2ad      	uxthmi	r5, r5
 800f204:	2f6f      	cmp	r7, #111	@ 0x6f
 800f206:	4853      	ldr	r0, [pc, #332]	@ (800f354 <_printf_i+0x238>)
 800f208:	6033      	str	r3, [r6, #0]
 800f20a:	bf14      	ite	ne
 800f20c:	230a      	movne	r3, #10
 800f20e:	2308      	moveq	r3, #8
 800f210:	2100      	movs	r1, #0
 800f212:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f216:	6866      	ldr	r6, [r4, #4]
 800f218:	60a6      	str	r6, [r4, #8]
 800f21a:	2e00      	cmp	r6, #0
 800f21c:	bfa2      	ittt	ge
 800f21e:	6821      	ldrge	r1, [r4, #0]
 800f220:	f021 0104 	bicge.w	r1, r1, #4
 800f224:	6021      	strge	r1, [r4, #0]
 800f226:	b90d      	cbnz	r5, 800f22c <_printf_i+0x110>
 800f228:	2e00      	cmp	r6, #0
 800f22a:	d04b      	beq.n	800f2c4 <_printf_i+0x1a8>
 800f22c:	4616      	mov	r6, r2
 800f22e:	fbb5 f1f3 	udiv	r1, r5, r3
 800f232:	fb03 5711 	mls	r7, r3, r1, r5
 800f236:	5dc7      	ldrb	r7, [r0, r7]
 800f238:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f23c:	462f      	mov	r7, r5
 800f23e:	42bb      	cmp	r3, r7
 800f240:	460d      	mov	r5, r1
 800f242:	d9f4      	bls.n	800f22e <_printf_i+0x112>
 800f244:	2b08      	cmp	r3, #8
 800f246:	d10b      	bne.n	800f260 <_printf_i+0x144>
 800f248:	6823      	ldr	r3, [r4, #0]
 800f24a:	07df      	lsls	r7, r3, #31
 800f24c:	d508      	bpl.n	800f260 <_printf_i+0x144>
 800f24e:	6923      	ldr	r3, [r4, #16]
 800f250:	6861      	ldr	r1, [r4, #4]
 800f252:	4299      	cmp	r1, r3
 800f254:	bfde      	ittt	le
 800f256:	2330      	movle	r3, #48	@ 0x30
 800f258:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f25c:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800f260:	1b92      	subs	r2, r2, r6
 800f262:	6122      	str	r2, [r4, #16]
 800f264:	f8cd a000 	str.w	sl, [sp]
 800f268:	464b      	mov	r3, r9
 800f26a:	aa03      	add	r2, sp, #12
 800f26c:	4621      	mov	r1, r4
 800f26e:	4640      	mov	r0, r8
 800f270:	f7ff fee6 	bl	800f040 <_printf_common>
 800f274:	3001      	adds	r0, #1
 800f276:	d14a      	bne.n	800f30e <_printf_i+0x1f2>
 800f278:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f27c:	b004      	add	sp, #16
 800f27e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f282:	6823      	ldr	r3, [r4, #0]
 800f284:	f043 0320 	orr.w	r3, r3, #32
 800f288:	6023      	str	r3, [r4, #0]
 800f28a:	4833      	ldr	r0, [pc, #204]	@ (800f358 <_printf_i+0x23c>)
 800f28c:	2778      	movs	r7, #120	@ 0x78
 800f28e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f292:	6823      	ldr	r3, [r4, #0]
 800f294:	6831      	ldr	r1, [r6, #0]
 800f296:	061f      	lsls	r7, r3, #24
 800f298:	f851 5b04 	ldr.w	r5, [r1], #4
 800f29c:	d402      	bmi.n	800f2a4 <_printf_i+0x188>
 800f29e:	065f      	lsls	r7, r3, #25
 800f2a0:	bf48      	it	mi
 800f2a2:	b2ad      	uxthmi	r5, r5
 800f2a4:	6031      	str	r1, [r6, #0]
 800f2a6:	07d9      	lsls	r1, r3, #31
 800f2a8:	bf44      	itt	mi
 800f2aa:	f043 0320 	orrmi.w	r3, r3, #32
 800f2ae:	6023      	strmi	r3, [r4, #0]
 800f2b0:	b11d      	cbz	r5, 800f2ba <_printf_i+0x19e>
 800f2b2:	2310      	movs	r3, #16
 800f2b4:	e7ac      	b.n	800f210 <_printf_i+0xf4>
 800f2b6:	4827      	ldr	r0, [pc, #156]	@ (800f354 <_printf_i+0x238>)
 800f2b8:	e7e9      	b.n	800f28e <_printf_i+0x172>
 800f2ba:	6823      	ldr	r3, [r4, #0]
 800f2bc:	f023 0320 	bic.w	r3, r3, #32
 800f2c0:	6023      	str	r3, [r4, #0]
 800f2c2:	e7f6      	b.n	800f2b2 <_printf_i+0x196>
 800f2c4:	4616      	mov	r6, r2
 800f2c6:	e7bd      	b.n	800f244 <_printf_i+0x128>
 800f2c8:	6833      	ldr	r3, [r6, #0]
 800f2ca:	6825      	ldr	r5, [r4, #0]
 800f2cc:	6961      	ldr	r1, [r4, #20]
 800f2ce:	1d18      	adds	r0, r3, #4
 800f2d0:	6030      	str	r0, [r6, #0]
 800f2d2:	062e      	lsls	r6, r5, #24
 800f2d4:	681b      	ldr	r3, [r3, #0]
 800f2d6:	d501      	bpl.n	800f2dc <_printf_i+0x1c0>
 800f2d8:	6019      	str	r1, [r3, #0]
 800f2da:	e002      	b.n	800f2e2 <_printf_i+0x1c6>
 800f2dc:	0668      	lsls	r0, r5, #25
 800f2de:	d5fb      	bpl.n	800f2d8 <_printf_i+0x1bc>
 800f2e0:	8019      	strh	r1, [r3, #0]
 800f2e2:	2300      	movs	r3, #0
 800f2e4:	6123      	str	r3, [r4, #16]
 800f2e6:	4616      	mov	r6, r2
 800f2e8:	e7bc      	b.n	800f264 <_printf_i+0x148>
 800f2ea:	6833      	ldr	r3, [r6, #0]
 800f2ec:	1d1a      	adds	r2, r3, #4
 800f2ee:	6032      	str	r2, [r6, #0]
 800f2f0:	681e      	ldr	r6, [r3, #0]
 800f2f2:	6862      	ldr	r2, [r4, #4]
 800f2f4:	2100      	movs	r1, #0
 800f2f6:	4630      	mov	r0, r6
 800f2f8:	f7f0 ff82 	bl	8000200 <memchr>
 800f2fc:	b108      	cbz	r0, 800f302 <_printf_i+0x1e6>
 800f2fe:	1b80      	subs	r0, r0, r6
 800f300:	6060      	str	r0, [r4, #4]
 800f302:	6863      	ldr	r3, [r4, #4]
 800f304:	6123      	str	r3, [r4, #16]
 800f306:	2300      	movs	r3, #0
 800f308:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f30c:	e7aa      	b.n	800f264 <_printf_i+0x148>
 800f30e:	6923      	ldr	r3, [r4, #16]
 800f310:	4632      	mov	r2, r6
 800f312:	4649      	mov	r1, r9
 800f314:	4640      	mov	r0, r8
 800f316:	47d0      	blx	sl
 800f318:	3001      	adds	r0, #1
 800f31a:	d0ad      	beq.n	800f278 <_printf_i+0x15c>
 800f31c:	6823      	ldr	r3, [r4, #0]
 800f31e:	079b      	lsls	r3, r3, #30
 800f320:	d413      	bmi.n	800f34a <_printf_i+0x22e>
 800f322:	68e0      	ldr	r0, [r4, #12]
 800f324:	9b03      	ldr	r3, [sp, #12]
 800f326:	4298      	cmp	r0, r3
 800f328:	bfb8      	it	lt
 800f32a:	4618      	movlt	r0, r3
 800f32c:	e7a6      	b.n	800f27c <_printf_i+0x160>
 800f32e:	2301      	movs	r3, #1
 800f330:	4632      	mov	r2, r6
 800f332:	4649      	mov	r1, r9
 800f334:	4640      	mov	r0, r8
 800f336:	47d0      	blx	sl
 800f338:	3001      	adds	r0, #1
 800f33a:	d09d      	beq.n	800f278 <_printf_i+0x15c>
 800f33c:	3501      	adds	r5, #1
 800f33e:	68e3      	ldr	r3, [r4, #12]
 800f340:	9903      	ldr	r1, [sp, #12]
 800f342:	1a5b      	subs	r3, r3, r1
 800f344:	42ab      	cmp	r3, r5
 800f346:	dcf2      	bgt.n	800f32e <_printf_i+0x212>
 800f348:	e7eb      	b.n	800f322 <_printf_i+0x206>
 800f34a:	2500      	movs	r5, #0
 800f34c:	f104 0619 	add.w	r6, r4, #25
 800f350:	e7f5      	b.n	800f33e <_printf_i+0x222>
 800f352:	bf00      	nop
 800f354:	0800f7c6 	.word	0x0800f7c6
 800f358:	0800f7d7 	.word	0x0800f7d7

0800f35c <memmove>:
 800f35c:	4288      	cmp	r0, r1
 800f35e:	b510      	push	{r4, lr}
 800f360:	eb01 0402 	add.w	r4, r1, r2
 800f364:	d902      	bls.n	800f36c <memmove+0x10>
 800f366:	4284      	cmp	r4, r0
 800f368:	4623      	mov	r3, r4
 800f36a:	d807      	bhi.n	800f37c <memmove+0x20>
 800f36c:	1e43      	subs	r3, r0, #1
 800f36e:	42a1      	cmp	r1, r4
 800f370:	d008      	beq.n	800f384 <memmove+0x28>
 800f372:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f376:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f37a:	e7f8      	b.n	800f36e <memmove+0x12>
 800f37c:	4402      	add	r2, r0
 800f37e:	4601      	mov	r1, r0
 800f380:	428a      	cmp	r2, r1
 800f382:	d100      	bne.n	800f386 <memmove+0x2a>
 800f384:	bd10      	pop	{r4, pc}
 800f386:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f38a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f38e:	e7f7      	b.n	800f380 <memmove+0x24>

0800f390 <_realloc_r>:
 800f390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f394:	4680      	mov	r8, r0
 800f396:	4615      	mov	r5, r2
 800f398:	460c      	mov	r4, r1
 800f39a:	b921      	cbnz	r1, 800f3a6 <_realloc_r+0x16>
 800f39c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f3a0:	4611      	mov	r1, r2
 800f3a2:	f7ff bb3f 	b.w	800ea24 <_malloc_r>
 800f3a6:	b92a      	cbnz	r2, 800f3b4 <_realloc_r+0x24>
 800f3a8:	f7ff fca8 	bl	800ecfc <_free_r>
 800f3ac:	2400      	movs	r4, #0
 800f3ae:	4620      	mov	r0, r4
 800f3b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3b4:	f000 f81a 	bl	800f3ec <_malloc_usable_size_r>
 800f3b8:	4285      	cmp	r5, r0
 800f3ba:	4606      	mov	r6, r0
 800f3bc:	d802      	bhi.n	800f3c4 <_realloc_r+0x34>
 800f3be:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800f3c2:	d8f4      	bhi.n	800f3ae <_realloc_r+0x1e>
 800f3c4:	4629      	mov	r1, r5
 800f3c6:	4640      	mov	r0, r8
 800f3c8:	f7ff fb2c 	bl	800ea24 <_malloc_r>
 800f3cc:	4607      	mov	r7, r0
 800f3ce:	2800      	cmp	r0, #0
 800f3d0:	d0ec      	beq.n	800f3ac <_realloc_r+0x1c>
 800f3d2:	42b5      	cmp	r5, r6
 800f3d4:	462a      	mov	r2, r5
 800f3d6:	4621      	mov	r1, r4
 800f3d8:	bf28      	it	cs
 800f3da:	4632      	movcs	r2, r6
 800f3dc:	f7ff fc80 	bl	800ece0 <memcpy>
 800f3e0:	4621      	mov	r1, r4
 800f3e2:	4640      	mov	r0, r8
 800f3e4:	f7ff fc8a 	bl	800ecfc <_free_r>
 800f3e8:	463c      	mov	r4, r7
 800f3ea:	e7e0      	b.n	800f3ae <_realloc_r+0x1e>

0800f3ec <_malloc_usable_size_r>:
 800f3ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f3f0:	1f18      	subs	r0, r3, #4
 800f3f2:	2b00      	cmp	r3, #0
 800f3f4:	bfbc      	itt	lt
 800f3f6:	580b      	ldrlt	r3, [r1, r0]
 800f3f8:	18c0      	addlt	r0, r0, r3
 800f3fa:	4770      	bx	lr

0800f3fc <_init>:
 800f3fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f3fe:	bf00      	nop
 800f400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f402:	bc08      	pop	{r3}
 800f404:	469e      	mov	lr, r3
 800f406:	4770      	bx	lr

0800f408 <_fini>:
 800f408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f40a:	bf00      	nop
 800f40c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f40e:	bc08      	pop	{r3}
 800f410:	469e      	mov	lr, r3
 800f412:	4770      	bx	lr
