fcc6aa8f3e96 ("drm/i915/ehl: Implement W/A 22010492432")
0e2497e334de ("drm/i915/tgl: Fix Combo PHY DPLL fractional divider for 38.4MHz ref clock")
