Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr  3 15:42:02 2025
| Host         : HP-Tugba running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.920        0.000                      0                  287        0.171        0.000                      0                  287        4.500        0.000                       0                   164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.920        0.000                      0                  287        0.171        0.000                      0                  287        4.500        0.000                       0                   164  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 lm75b_i/cntr250ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm75b_i/cntr250ms_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.828ns (23.054%)  route 2.763ns (76.946%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.620     5.141    lm75b_i/CLK_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  lm75b_i/cntr250ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  lm75b_i/cntr250ms_reg[15]/Q
                         net (fo=2, routed)           0.972     6.569    lm75b_i/cntr250ms[15]
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.124     6.693 f  lm75b_i/cntr250ms[24]_i_5/O
                         net (fo=1, routed)           0.594     7.287    lm75b_i/cntr250ms[24]_i_5_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.411 f  lm75b_i/cntr250ms[24]_i_3/O
                         net (fo=1, routed)           0.417     7.829    lm75b_i/cntr250ms[24]_i_3_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.953 r  lm75b_i/cntr250ms[24]_i_1/O
                         net (fo=26, routed)          0.780     8.733    lm75b_i/cntr250ms[24]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  lm75b_i/cntr250ms_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.502    14.843    lm75b_i/CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  lm75b_i/cntr250ms_reg[17]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X3Y24          FDRE (Setup_fdre_C_R)       -0.429    14.653    lm75b_i/cntr250ms_reg[17]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 lm75b_i/cntr250ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm75b_i/cntr250ms_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.828ns (23.054%)  route 2.763ns (76.946%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.620     5.141    lm75b_i/CLK_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  lm75b_i/cntr250ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  lm75b_i/cntr250ms_reg[15]/Q
                         net (fo=2, routed)           0.972     6.569    lm75b_i/cntr250ms[15]
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.124     6.693 f  lm75b_i/cntr250ms[24]_i_5/O
                         net (fo=1, routed)           0.594     7.287    lm75b_i/cntr250ms[24]_i_5_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.411 f  lm75b_i/cntr250ms[24]_i_3/O
                         net (fo=1, routed)           0.417     7.829    lm75b_i/cntr250ms[24]_i_3_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.953 r  lm75b_i/cntr250ms[24]_i_1/O
                         net (fo=26, routed)          0.780     8.733    lm75b_i/cntr250ms[24]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  lm75b_i/cntr250ms_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.502    14.843    lm75b_i/CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  lm75b_i/cntr250ms_reg[18]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X3Y24          FDRE (Setup_fdre_C_R)       -0.429    14.653    lm75b_i/cntr250ms_reg[18]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 lm75b_i/cntr250ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm75b_i/cntr250ms_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.828ns (23.054%)  route 2.763ns (76.946%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.620     5.141    lm75b_i/CLK_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  lm75b_i/cntr250ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  lm75b_i/cntr250ms_reg[15]/Q
                         net (fo=2, routed)           0.972     6.569    lm75b_i/cntr250ms[15]
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.124     6.693 f  lm75b_i/cntr250ms[24]_i_5/O
                         net (fo=1, routed)           0.594     7.287    lm75b_i/cntr250ms[24]_i_5_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.411 f  lm75b_i/cntr250ms[24]_i_3/O
                         net (fo=1, routed)           0.417     7.829    lm75b_i/cntr250ms[24]_i_3_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.953 r  lm75b_i/cntr250ms[24]_i_1/O
                         net (fo=26, routed)          0.780     8.733    lm75b_i/cntr250ms[24]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  lm75b_i/cntr250ms_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.502    14.843    lm75b_i/CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  lm75b_i/cntr250ms_reg[19]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X3Y24          FDRE (Setup_fdre_C_R)       -0.429    14.653    lm75b_i/cntr250ms_reg[19]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 lm75b_i/cntr250ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm75b_i/cntr250ms_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.828ns (23.054%)  route 2.763ns (76.946%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.620     5.141    lm75b_i/CLK_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  lm75b_i/cntr250ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  lm75b_i/cntr250ms_reg[15]/Q
                         net (fo=2, routed)           0.972     6.569    lm75b_i/cntr250ms[15]
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.124     6.693 f  lm75b_i/cntr250ms[24]_i_5/O
                         net (fo=1, routed)           0.594     7.287    lm75b_i/cntr250ms[24]_i_5_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.411 f  lm75b_i/cntr250ms[24]_i_3/O
                         net (fo=1, routed)           0.417     7.829    lm75b_i/cntr250ms[24]_i_3_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.953 r  lm75b_i/cntr250ms[24]_i_1/O
                         net (fo=26, routed)          0.780     8.733    lm75b_i/cntr250ms[24]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  lm75b_i/cntr250ms_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.502    14.843    lm75b_i/CLK_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  lm75b_i/cntr250ms_reg[20]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X3Y24          FDRE (Setup_fdre_C_R)       -0.429    14.653    lm75b_i/cntr250ms_reg[20]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 lm75b_i/busyCntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm75b_i/busyCntr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 1.027ns (26.944%)  route 2.785ns (73.056%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.630     5.151    lm75b_i/CLK_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  lm75b_i/busyCntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.478     5.629 f  lm75b_i/busyCntr_reg[7]/Q
                         net (fo=3, routed)           0.893     6.522    lm75b_i/p_0_in0
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.301     6.823 f  lm75b_i/busyCntr[1]_i_2/O
                         net (fo=10, routed)          0.630     7.453    lm75b_i/i2c_master_inst/busyCntr_reg[1]_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.577 r  lm75b_i/i2c_master_inst/busyCntr[7]_i_3/O
                         net (fo=2, routed)           0.670     8.247    lm75b_i/i2c_master_inst/busyCntr[7]_i_3_n_0
    SLICE_X1Y15          LUT4 (Prop_lut4_I0_O)        0.124     8.371 r  lm75b_i/i2c_master_inst/busyCntr[7]_i_1/O
                         net (fo=8, routed)           0.592     8.963    lm75b_i/i2c_master_inst_n_11
    SLICE_X0Y15          FDRE                                         r  lm75b_i/busyCntr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.513    14.854    lm75b_i/CLK_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  lm75b_i/busyCntr_reg[0]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y15          FDRE (Setup_fdre_C_CE)      -0.205    14.888    lm75b_i/busyCntr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 lm75b_i/busyCntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm75b_i/busyCntr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 1.027ns (26.944%)  route 2.785ns (73.056%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.630     5.151    lm75b_i/CLK_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  lm75b_i/busyCntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.478     5.629 f  lm75b_i/busyCntr_reg[7]/Q
                         net (fo=3, routed)           0.893     6.522    lm75b_i/p_0_in0
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.301     6.823 f  lm75b_i/busyCntr[1]_i_2/O
                         net (fo=10, routed)          0.630     7.453    lm75b_i/i2c_master_inst/busyCntr_reg[1]_0
    SLICE_X0Y15          LUT6 (Prop_lut6_I2_O)        0.124     7.577 r  lm75b_i/i2c_master_inst/busyCntr[7]_i_3/O
                         net (fo=2, routed)           0.670     8.247    lm75b_i/i2c_master_inst/busyCntr[7]_i_3_n_0
    SLICE_X1Y15          LUT4 (Prop_lut4_I0_O)        0.124     8.371 r  lm75b_i/i2c_master_inst/busyCntr[7]_i_1/O
                         net (fo=8, routed)           0.592     8.963    lm75b_i/i2c_master_inst_n_11
    SLICE_X0Y15          FDRE                                         r  lm75b_i/busyCntr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.513    14.854    lm75b_i/CLK_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  lm75b_i/busyCntr_reg[1]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y15          FDRE (Setup_fdre_C_CE)      -0.205    14.888    lm75b_i/busyCntr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 lm75b_i/cntr250ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm75b_i/cntr250ms_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.828ns (23.688%)  route 2.667ns (76.312%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.620     5.141    lm75b_i/CLK_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  lm75b_i/cntr250ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  lm75b_i/cntr250ms_reg[15]/Q
                         net (fo=2, routed)           0.972     6.569    lm75b_i/cntr250ms[15]
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.124     6.693 f  lm75b_i/cntr250ms[24]_i_5/O
                         net (fo=1, routed)           0.594     7.287    lm75b_i/cntr250ms[24]_i_5_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.411 f  lm75b_i/cntr250ms[24]_i_3/O
                         net (fo=1, routed)           0.417     7.829    lm75b_i/cntr250ms[24]_i_3_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.953 r  lm75b_i/cntr250ms[24]_i_1/O
                         net (fo=26, routed)          0.684     8.637    lm75b_i/cntr250ms[24]_i_1_n_0
    SLICE_X2Y21          FDRE                                         r  lm75b_i/cntr250ms_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.507    14.848    lm75b_i/CLK_IBUF_BUFG
    SLICE_X2Y21          FDRE                                         r  lm75b_i/cntr250ms_reg[0]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.524    14.563    lm75b_i/cntr250ms_reg[0]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 lm75b_i/cntr250ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm75b_i/cntr250ms_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.828ns (23.688%)  route 2.667ns (76.312%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.620     5.141    lm75b_i/CLK_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  lm75b_i/cntr250ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  lm75b_i/cntr250ms_reg[15]/Q
                         net (fo=2, routed)           0.972     6.569    lm75b_i/cntr250ms[15]
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.124     6.693 f  lm75b_i/cntr250ms[24]_i_5/O
                         net (fo=1, routed)           0.594     7.287    lm75b_i/cntr250ms[24]_i_5_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.411 f  lm75b_i/cntr250ms[24]_i_3/O
                         net (fo=1, routed)           0.417     7.829    lm75b_i/cntr250ms[24]_i_3_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.953 r  lm75b_i/cntr250ms[24]_i_1/O
                         net (fo=26, routed)          0.684     8.637    lm75b_i/cntr250ms[24]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  lm75b_i/cntr250ms_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.507    14.848    lm75b_i/CLK_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  lm75b_i/cntr250ms_reg[5]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y21          FDRE (Setup_fdre_C_R)       -0.429    14.658    lm75b_i/cntr250ms_reg[5]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 lm75b_i/cntr250ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm75b_i/cntr250ms_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.828ns (23.688%)  route 2.667ns (76.312%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.620     5.141    lm75b_i/CLK_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  lm75b_i/cntr250ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  lm75b_i/cntr250ms_reg[15]/Q
                         net (fo=2, routed)           0.972     6.569    lm75b_i/cntr250ms[15]
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.124     6.693 f  lm75b_i/cntr250ms[24]_i_5/O
                         net (fo=1, routed)           0.594     7.287    lm75b_i/cntr250ms[24]_i_5_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.411 f  lm75b_i/cntr250ms[24]_i_3/O
                         net (fo=1, routed)           0.417     7.829    lm75b_i/cntr250ms[24]_i_3_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.953 r  lm75b_i/cntr250ms[24]_i_1/O
                         net (fo=26, routed)          0.684     8.637    lm75b_i/cntr250ms[24]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  lm75b_i/cntr250ms_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.507    14.848    lm75b_i/CLK_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  lm75b_i/cntr250ms_reg[6]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y21          FDRE (Setup_fdre_C_R)       -0.429    14.658    lm75b_i/cntr250ms_reg[6]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 lm75b_i/cntr250ms_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm75b_i/cntr250ms_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.828ns (23.688%)  route 2.667ns (76.312%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.620     5.141    lm75b_i/CLK_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  lm75b_i/cntr250ms_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  lm75b_i/cntr250ms_reg[15]/Q
                         net (fo=2, routed)           0.972     6.569    lm75b_i/cntr250ms[15]
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.124     6.693 f  lm75b_i/cntr250ms[24]_i_5/O
                         net (fo=1, routed)           0.594     7.287    lm75b_i/cntr250ms[24]_i_5_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.411 f  lm75b_i/cntr250ms[24]_i_3/O
                         net (fo=1, routed)           0.417     7.829    lm75b_i/cntr250ms[24]_i_3_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.953 r  lm75b_i/cntr250ms[24]_i_1/O
                         net (fo=26, routed)          0.684     8.637    lm75b_i/cntr250ms[24]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  lm75b_i/cntr250ms_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.507    14.848    lm75b_i/CLK_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  lm75b_i/cntr250ms_reg[7]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y21          FDRE (Setup_fdre_C_R)       -0.429    14.658    lm75b_i/cntr250ms_reg[7]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  6.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 lm75b_i/i2c_master_inst/data_rx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm75b_i/i2c_master_inst/data_rd_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.967%)  route 0.130ns (48.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.587     1.470    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  lm75b_i/i2c_master_inst/data_rx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  lm75b_i/i2c_master_inst/data_rx_reg[4]/Q
                         net (fo=2, routed)           0.130     1.741    lm75b_i/i2c_master_inst/data_rx[4]
    SLICE_X2Y17          FDCE                                         r  lm75b_i/i2c_master_inst/data_rd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.858     1.985    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  lm75b_i/i2c_master_inst/data_rd_reg[4]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.063     1.570    lm75b_i/i2c_master_inst/data_rd_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 lm75b_i/i2c_master_inst/data_rd_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm75b_i/TEMP_reg[9]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.190%)  route 0.140ns (49.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.586     1.469    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  lm75b_i/i2c_master_inst/data_rd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  lm75b_i/i2c_master_inst/data_rd_reg[6]/Q
                         net (fo=3, routed)           0.140     1.750    lm75b_i/data_rd[6]
    SLICE_X3Y18          FDRE                                         r  lm75b_i/TEMP_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.857     1.984    lm75b_i/CLK_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  lm75b_i/TEMP_reg[9]_lopt_replica/C
                         clock pessimism             -0.478     1.506    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.071     1.577    lm75b_i/TEMP_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UART_TX_i/b_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_i/tx_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.587     1.470    UART_TX_i/CLK_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  UART_TX_i/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  UART_TX_i/b_reg_reg[0]/Q
                         net (fo=1, routed)           0.082     1.716    UART_TX_i/b_reg_reg_n_0_[0]
    SLICE_X3Y19          LUT3 (Prop_lut3_I0_O)        0.048     1.764 r  UART_TX_i/tx_reg_i_1/O
                         net (fo=1, routed)           0.000     1.764    UART_TX_i/tx_reg
    SLICE_X3Y19          FDRE                                         r  UART_TX_i/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.856     1.983    UART_TX_i/CLK_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  UART_TX_i/tx_reg_reg/C
                         clock pessimism             -0.500     1.483    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.107     1.590    UART_TX_i/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 lm75b_i/i2c_master_inst/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm75b_i/TEMP_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.589     1.472    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  lm75b_i/i2c_master_inst/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  lm75b_i/i2c_master_inst/data_rd_reg[0]/Q
                         net (fo=2, routed)           0.099     1.735    lm75b_i/data_rd[0]
    SLICE_X1Y18          FDRE                                         r  lm75b_i/TEMP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.857     1.984    lm75b_i/CLK_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  lm75b_i/TEMP_reg[3]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.070     1.555    lm75b_i/TEMP_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 DIN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_i/b_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.587     1.470    CLK_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  DIN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  DIN_reg[1]/Q
                         net (fo=1, routed)           0.140     1.751    UART_TX_i/DIN[1]
    SLICE_X2Y19          LUT3 (Prop_lut3_I2_O)        0.046     1.797 r  UART_TX_i/b_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    UART_TX_i/b_reg[1]
    SLICE_X2Y19          FDRE                                         r  UART_TX_i/b_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.856     1.983    UART_TX_i/CLK_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  UART_TX_i/b_reg_reg[1]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.131     1.614    UART_TX_i/b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 lm75b_i/i2c_master_inst/data_rd_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm75b_i/TEMP_reg[10]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.501%)  route 0.150ns (51.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.586     1.469    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X4Y18          FDCE                                         r  lm75b_i/i2c_master_inst/data_rd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  lm75b_i/i2c_master_inst/data_rd_reg[7]/Q
                         net (fo=4, routed)           0.150     1.760    lm75b_i/data_rd[7]
    SLICE_X3Y18          FDRE                                         r  lm75b_i/TEMP_reg[10]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.857     1.984    lm75b_i/CLK_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  lm75b_i/TEMP_reg[10]_lopt_replica_2/C
                         clock pessimism             -0.478     1.506    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.070     1.576    lm75b_i/TEMP_reg[10]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 lm75b_i/i2c_master_inst/data_rd_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm75b_i/TEMP_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.880%)  route 0.110ns (40.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.589     1.472    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  lm75b_i/i2c_master_inst/data_rd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  lm75b_i/i2c_master_inst/data_rd_reg[4]/Q
                         net (fo=2, routed)           0.110     1.746    lm75b_i/data_rd[4]
    SLICE_X0Y17          FDRE                                         r  lm75b_i/TEMP_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.858     1.985    lm75b_i/CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  lm75b_i/TEMP_reg[7]_lopt_replica/C
                         clock pessimism             -0.499     1.486    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.070     1.556    lm75b_i/TEMP_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 lm75b_i/i2c_master_inst/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm75b_i/i2c_master_inst/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.588     1.471    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X4Y16          FDCE                                         r  lm75b_i/i2c_master_inst/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  lm75b_i/i2c_master_inst/FSM_onehot_state_reg[5]/Q
                         net (fo=7, routed)           0.110     1.722    lm75b_i/i2c_master_inst/FSM_onehot_state_reg_n_0_[5]
    SLICE_X5Y16          LUT6 (Prop_lut6_I1_O)        0.045     1.767 r  lm75b_i/i2c_master_inst/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.767    lm75b_i/i2c_master_inst/FSM_onehot_state[4]_i_1_n_0
    SLICE_X5Y16          FDCE                                         r  lm75b_i/i2c_master_inst/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.857     1.984    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X5Y16          FDCE                                         r  lm75b_i/i2c_master_inst/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X5Y16          FDCE (Hold_fdce_C_D)         0.091     1.575    lm75b_i/i2c_master_inst/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 lm75b_i/data_wr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm75b_i/i2c_master_inst/data_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.502%)  route 0.121ns (42.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.591     1.474    lm75b_i/CLK_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  lm75b_i/data_wr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  lm75b_i/data_wr_reg[0]/Q
                         net (fo=2, routed)           0.121     1.759    lm75b_i/i2c_master_inst/data_tx_reg[7]_0[0]
    SLICE_X2Y14          FDRE                                         r  lm75b_i/i2c_master_inst/data_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.861     1.988    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  lm75b_i/i2c_master_inst/data_tx_reg[0]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.075     1.564    lm75b_i/i2c_master_inst/data_tx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 lm75b_i/i2c_master_inst/data_rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm75b_i/i2c_master_inst/data_rd_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.589     1.472    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  lm75b_i/i2c_master_inst/data_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  lm75b_i/i2c_master_inst/data_rx_reg[0]/Q
                         net (fo=2, routed)           0.127     1.740    lm75b_i/i2c_master_inst/data_rx[0]
    SLICE_X2Y17          FDCE                                         r  lm75b_i/i2c_master_inst/data_rd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.858     1.985    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  lm75b_i/i2c_master_inst/data_rd_reg[0]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.059     1.544    lm75b_i/i2c_master_inst/data_rd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y17    DIN_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y19    DIN_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    DIN_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    DIN_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    DIN_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    DIN_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    DIN_reg[6]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    DIN_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y19    TX_START_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    DIN_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    DIN_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y19    DIN_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y19    DIN_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    DIN_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    DIN_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    DIN_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    DIN_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    DIN_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    DIN_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    DIN_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y17    DIN_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y19    DIN_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y19    DIN_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    DIN_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    DIN_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    DIN_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    DIN_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    DIN_reg[4]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    DIN_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lm75b_i/i2c_master_inst/data_clk_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.123ns  (logic 4.332ns (38.946%)  route 6.791ns (61.054%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.631     5.152    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  lm75b_i/i2c_master_inst/data_clk_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  lm75b_i/i2c_master_inst/data_clk_prev_reg/Q
                         net (fo=9, routed)           1.116     6.724    lm75b_i/i2c_master_inst/data_clk_prev
    SLICE_X7Y15          LUT4 (Prop_lut4_I2_O)        0.152     6.876 f  lm75b_i/i2c_master_inst/SDA_IOBUF_inst_i_2/O
                         net (fo=1, routed)           5.675    12.551    SDA_IOBUF_inst/T
    K2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.724    16.275 r  SDA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.275    SDA
    K2                                                                r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lm75b_i/i2c_master_inst/scl_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.445ns  (logic 4.173ns (39.955%)  route 6.272ns (60.045%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.627     5.148    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X6Y16          FDCE                                         r  lm75b_i/i2c_master_inst/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.518     5.666 r  lm75b_i/i2c_master_inst/scl_ena_reg/Q
                         net (fo=2, routed)           0.985     6.652    lm75b_i/i2c_master_inst/scl_ena_reg_n_0
    SLICE_X6Y19          LUT2 (Prop_lut2_I0_O)        0.124     6.776 f  lm75b_i/i2c_master_inst/SCL_IOBUF_inst_i_1/O
                         net (fo=1, routed)           5.286    12.062    SCL_IOBUF_inst/T
    L2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.531    15.593 r  SCL_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.593    SCL
    L2                                                                r  SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_TX_i/tx_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.592ns  (logic 4.112ns (42.865%)  route 5.481ns (57.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.626     5.147    UART_TX_i/CLK_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  UART_TX_i/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  UART_TX_i/tx_reg_reg/Q
                         net (fo=1, routed)           5.481    11.047    TX_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.693    14.740 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000    14.740    TX
    A18                                                               r  TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lm75b_i/TEMP_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.241ns  (logic 3.981ns (48.310%)  route 4.260ns (51.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.627     5.148    lm75b_i/CLK_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  lm75b_i/TEMP_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  lm75b_i/TEMP_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           4.260     9.864    lopt
    W3                   OBUF (Prop_obuf_I_O)         3.525    13.390 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.390    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lm75b_i/TEMP_reg[10]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.892ns  (logic 3.960ns (50.174%)  route 3.932ns (49.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.627     5.148    lm75b_i/CLK_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  lm75b_i/TEMP_reg[10]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  lm75b_i/TEMP_reg[10]_lopt_replica_2/Q
                         net (fo=1, routed)           3.932     9.537    lopt_1
    U3                   OBUF (Prop_obuf_I_O)         3.504    13.040 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.040    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lm75b_i/TEMP_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.677ns  (logic 4.099ns (53.394%)  route 3.578ns (46.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.627     5.148    lm75b_i/CLK_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  lm75b_i/TEMP_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  lm75b_i/TEMP_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           3.578     9.145    lopt_8
    V3                   OBUF (Prop_obuf_I_O)         3.680    12.826 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.826    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lm75b_i/TEMP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.634ns  (logic 3.986ns (60.081%)  route 2.648ns (39.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.626     5.147    lm75b_i/CLK_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  lm75b_i/TEMP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  lm75b_i/TEMP_reg[1]/Q
                         net (fo=3, routed)           2.648     8.251    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.781 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.781    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lm75b_i/TEMP_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.242ns  (logic 3.962ns (63.475%)  route 2.280ns (36.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.630     5.151    lm75b_i/CLK_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  lm75b_i/TEMP_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  lm75b_i/TEMP_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.280     7.887    lopt_5
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.393 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.393    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lm75b_i/TEMP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.232ns  (logic 4.099ns (65.767%)  route 2.133ns (34.233%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.626     5.147    lm75b_i/CLK_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  lm75b_i/TEMP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  lm75b_i/TEMP_reg[0]/Q
                         net (fo=3, routed)           2.133     7.700    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.680    11.380 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.380    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lm75b_i/TEMP_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.084ns  (logic 3.957ns (65.039%)  route 2.127ns (34.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.629     5.150    lm75b_i/CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  lm75b_i/TEMP_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  lm75b_i/TEMP_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.127     7.733    lopt_6
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.234 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.234    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lm75b_i/TEMP_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.674ns  (logic 1.351ns (80.707%)  route 0.323ns (19.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.588     1.471    lm75b_i/CLK_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  lm75b_i/TEMP_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  lm75b_i/TEMP_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.935    lopt_2
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.145 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.145    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lm75b_i/TEMP_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.674ns  (logic 1.351ns (80.702%)  route 0.323ns (19.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.589     1.472    lm75b_i/CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  lm75b_i/TEMP_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  lm75b_i/TEMP_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.323     1.936    lopt_3
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.146 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.146    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lm75b_i/TEMP_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 1.383ns (78.009%)  route 0.390ns (21.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.587     1.470    lm75b_i/CLK_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  lm75b_i/TEMP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.128     1.598 r  lm75b_i/TEMP_reg[2]/Q
                         net (fo=3, routed)           0.390     1.988    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.255     3.243 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.243    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lm75b_i/TEMP_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.868ns  (logic 1.346ns (72.056%)  route 0.522ns (27.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.590     1.473    lm75b_i/CLK_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  lm75b_i/TEMP_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  lm75b_i/TEMP_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.522     2.136    lopt_7
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.341 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.341    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lm75b_i/TEMP_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.357ns (72.454%)  route 0.516ns (27.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.589     1.472    lm75b_i/CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  lm75b_i/TEMP_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  lm75b_i/TEMP_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.516     2.129    lopt_4
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.344 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.344    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lm75b_i/TEMP_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.874ns  (logic 1.343ns (71.666%)  route 0.531ns (28.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.589     1.472    lm75b_i/CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  lm75b_i/TEMP_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  lm75b_i/TEMP_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.531     2.144    lopt_6
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.346 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.346    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lm75b_i/TEMP_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 1.388ns (71.973%)  route 0.540ns (28.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.587     1.470    lm75b_i/CLK_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  lm75b_i/TEMP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.128     1.598 r  lm75b_i/TEMP_reg[0]/Q
                         net (fo=3, routed)           0.540     2.139    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.260     3.399 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.399    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lm75b_i/TEMP_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.930ns  (logic 1.348ns (69.852%)  route 0.582ns (30.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.590     1.473    lm75b_i/CLK_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  lm75b_i/TEMP_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  lm75b_i/TEMP_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.582     2.196    lopt_5
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.403 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.403    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lm75b_i/TEMP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.372ns (64.252%)  route 0.763ns (35.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.587     1.470    lm75b_i/CLK_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  lm75b_i/TEMP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  lm75b_i/TEMP_reg[1]/Q
                         net (fo=3, routed)           0.763     2.374    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.605 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.605    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lm75b_i/TEMP_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.683ns  (logic 1.390ns (51.813%)  route 1.293ns (48.187%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.588     1.471    lm75b_i/CLK_IBUF_BUFG
    SLICE_X3Y18          FDRE                                         r  lm75b_i/TEMP_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.128     1.599 r  lm75b_i/TEMP_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           1.293     2.892    lopt_8
    V3                   OBUF (Prop_obuf_I_O)         1.262     4.154 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.154    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            lm75b_i/i2c_master_inst/data_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.285ns  (logic 1.602ns (25.487%)  route 4.683ns (74.513%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           4.683     6.135    lm75b_i/i2c_master_inst/SDA_IBUF
    SLICE_X4Y17          LUT3 (Prop_lut3_I2_O)        0.150     6.285 r  lm75b_i/i2c_master_inst/data_rx[7]_i_1/O
                         net (fo=1, routed)           0.000     6.285    lm75b_i/i2c_master_inst/data_rx[7]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  lm75b_i/i2c_master_inst/data_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.509     4.850    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  lm75b_i/i2c_master_inst/data_rx_reg[7]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            lm75b_i/i2c_master_inst/data_rx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.259ns  (logic 1.576ns (25.178%)  route 4.683ns (74.822%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           4.683     6.135    lm75b_i/i2c_master_inst/SDA_IBUF
    SLICE_X4Y17          LUT3 (Prop_lut3_I2_O)        0.124     6.259 r  lm75b_i/i2c_master_inst/data_rx[6]_i_1/O
                         net (fo=1, routed)           0.000     6.259    lm75b_i/i2c_master_inst/data_rx[6]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  lm75b_i/i2c_master_inst/data_rx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.509     4.850    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  lm75b_i/i2c_master_inst/data_rx_reg[6]/C

Slack:                    inf
  Source:                 SCL
                            (input port)
  Destination:            lm75b_i/i2c_master_inst/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.234ns  (logic 1.585ns (25.426%)  route 4.649ns (74.574%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 f  SCL (INOUT)
                         net (fo=1, unset)            0.000     0.000    SCL_IOBUF_inst/IO
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 f  SCL_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           4.649     6.110    lm75b_i/i2c_master_inst/SCL_IBUF
    SLICE_X7Y19          LUT6 (Prop_lut6_I0_O)        0.124     6.234 r  lm75b_i/i2c_master_inst/stretch_i_1/O
                         net (fo=1, routed)           0.000     6.234    lm75b_i/i2c_master_inst/stretch_i_1_n_0
    SLICE_X7Y19          FDCE                                         r  lm75b_i/i2c_master_inst/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.506     4.847    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X7Y19          FDCE                                         r  lm75b_i/i2c_master_inst/stretch_reg/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            lm75b_i/i2c_master_inst/data_rx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.064ns  (logic 1.576ns (25.990%)  route 4.488ns (74.010%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           4.488     5.940    lm75b_i/i2c_master_inst/SDA_IBUF
    SLICE_X4Y17          LUT3 (Prop_lut3_I2_O)        0.124     6.064 r  lm75b_i/i2c_master_inst/data_rx[4]_i_1/O
                         net (fo=1, routed)           0.000     6.064    lm75b_i/i2c_master_inst/data_rx[4]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  lm75b_i/i2c_master_inst/data_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.509     4.850    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  lm75b_i/i2c_master_inst/data_rx_reg[4]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            lm75b_i/i2c_master_inst/data_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.064ns  (logic 1.604ns (26.452%)  route 4.460ns (73.548%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           4.460     5.912    lm75b_i/i2c_master_inst/SDA_IBUF
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.152     6.064 r  lm75b_i/i2c_master_inst/data_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     6.064    lm75b_i/i2c_master_inst/data_rx[1]_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  lm75b_i/i2c_master_inst/data_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.511     4.852    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  lm75b_i/i2c_master_inst/data_rx_reg[1]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            lm75b_i/i2c_master_inst/data_rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.060ns  (logic 1.602ns (26.434%)  route 4.458ns (73.566%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           4.458     5.910    lm75b_i/i2c_master_inst/SDA_IBUF
    SLICE_X4Y17          LUT3 (Prop_lut3_I2_O)        0.150     6.060 r  lm75b_i/i2c_master_inst/data_rx[3]_i_1/O
                         net (fo=1, routed)           0.000     6.060    lm75b_i/i2c_master_inst/data_rx[3]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  lm75b_i/i2c_master_inst/data_rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.509     4.850    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  lm75b_i/i2c_master_inst/data_rx_reg[3]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            lm75b_i/i2c_master_inst/data_rx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.060ns  (logic 1.572ns (25.941%)  route 4.488ns (74.059%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           4.488     5.940    lm75b_i/i2c_master_inst/SDA_IBUF
    SLICE_X4Y17          LUT3 (Prop_lut3_I2_O)        0.120     6.060 r  lm75b_i/i2c_master_inst/data_rx[5]_i_1/O
                         net (fo=1, routed)           0.000     6.060    lm75b_i/i2c_master_inst/data_rx[5]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  lm75b_i/i2c_master_inst/data_rx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.509     4.850    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  lm75b_i/i2c_master_inst/data_rx_reg[5]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            lm75b_i/i2c_master_inst/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.036ns  (logic 1.576ns (26.110%)  route 4.460ns (73.890%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           4.460     5.912    lm75b_i/i2c_master_inst/SDA_IBUF
    SLICE_X3Y17          LUT3 (Prop_lut3_I2_O)        0.124     6.036 r  lm75b_i/i2c_master_inst/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     6.036    lm75b_i/i2c_master_inst/data_rx[0]_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  lm75b_i/i2c_master_inst/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.511     4.852    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  lm75b_i/i2c_master_inst/data_rx_reg[0]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            lm75b_i/i2c_master_inst/data_rx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.034ns  (logic 1.576ns (26.117%)  route 4.458ns (73.883%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           4.458     5.910    lm75b_i/i2c_master_inst/SDA_IBUF
    SLICE_X4Y17          LUT3 (Prop_lut3_I2_O)        0.124     6.034 r  lm75b_i/i2c_master_inst/data_rx[2]_i_1/O
                         net (fo=1, routed)           0.000     6.034    lm75b_i/i2c_master_inst/data_rx[2]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  lm75b_i/i2c_master_inst/data_rx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.509     4.850    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  lm75b_i/i2c_master_inst/data_rx_reg[2]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            lm75b_i/i2c_master_inst/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.774ns  (logic 1.577ns (33.033%)  route 3.197ns (66.967%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          1.927     3.380    lm75b_i/i2c_master_inst/RST_N_IBUF
    SLICE_X6Y14          LUT1 (Prop_lut1_I0_O)        0.124     3.504 f  lm75b_i/i2c_master_inst/FSM_onehot_state[8]_i_3/O
                         net (fo=32, routed)          1.270     4.774    lm75b_i/i2c_master_inst/FSM_onehot_state[8]_i_3_n_0
    SLICE_X7Y20          FDCE                                         f  lm75b_i/i2c_master_inst/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.506     4.847    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X7Y20          FDCE                                         r  lm75b_i/i2c_master_inst/count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            lm75b_i/enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.266ns (33.370%)  route 0.531ns (66.630%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.531     0.752    lm75b_i/i2c_master_inst/RST_N_IBUF
    SLICE_X1Y15          LUT5 (Prop_lut5_I2_O)        0.045     0.797 r  lm75b_i/i2c_master_inst/enable_i_1/O
                         net (fo=1, routed)           0.000     0.797    lm75b_i/i2c_master_inst_n_1
    SLICE_X1Y15          FDRE                                         r  lm75b_i/enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.860     1.987    lm75b_i/CLK_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  lm75b_i/enable_reg/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            lm75b_i/i2c_master_inst/data_clk_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.918ns  (logic 0.266ns (28.956%)  route 0.653ns (71.044%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.653     0.873    lm75b_i/i2c_master_inst/RST_N_IBUF
    SLICE_X3Y15          LUT3 (Prop_lut3_I1_O)        0.045     0.918 r  lm75b_i/i2c_master_inst/data_clk_prev_i_1/O
                         net (fo=1, routed)           0.000     0.918    lm75b_i/i2c_master_inst/data_clk_prev_i_1_n_0
    SLICE_X3Y15          FDRE                                         r  lm75b_i/i2c_master_inst/data_clk_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.860     1.987    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  lm75b_i/i2c_master_inst/data_clk_prev_reg/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            lm75b_i/i2c_master_inst/addr_rw_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.266ns (23.752%)  route 0.854ns (76.248%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.592     0.813    lm75b_i/i2c_master_inst/RST_N_IBUF
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.858 r  lm75b_i/i2c_master_inst/addr_rw[0]_i_1/O
                         net (fo=9, routed)           0.262     1.120    lm75b_i/i2c_master_inst/addr_rw0
    SLICE_X3Y14          FDRE                                         r  lm75b_i/i2c_master_inst/addr_rw_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.861     1.988    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  lm75b_i/i2c_master_inst/addr_rw_reg[0]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            lm75b_i/i2c_master_inst/data_tx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.266ns (23.752%)  route 0.854ns (76.248%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.592     0.813    lm75b_i/i2c_master_inst/RST_N_IBUF
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.858 r  lm75b_i/i2c_master_inst/addr_rw[0]_i_1/O
                         net (fo=9, routed)           0.262     1.120    lm75b_i/i2c_master_inst/addr_rw0
    SLICE_X2Y14          FDRE                                         r  lm75b_i/i2c_master_inst/data_tx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.861     1.988    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  lm75b_i/i2c_master_inst/data_tx_reg[0]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            lm75b_i/i2c_master_inst/data_tx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.266ns (23.752%)  route 0.854ns (76.248%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.592     0.813    lm75b_i/i2c_master_inst/RST_N_IBUF
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.858 r  lm75b_i/i2c_master_inst/addr_rw[0]_i_1/O
                         net (fo=9, routed)           0.262     1.120    lm75b_i/i2c_master_inst/addr_rw0
    SLICE_X2Y14          FDRE                                         r  lm75b_i/i2c_master_inst/data_tx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.861     1.988    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  lm75b_i/i2c_master_inst/data_tx_reg[1]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            lm75b_i/i2c_master_inst/data_tx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.266ns (23.752%)  route 0.854ns (76.248%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.592     0.813    lm75b_i/i2c_master_inst/RST_N_IBUF
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.858 r  lm75b_i/i2c_master_inst/addr_rw[0]_i_1/O
                         net (fo=9, routed)           0.262     1.120    lm75b_i/i2c_master_inst/addr_rw0
    SLICE_X2Y14          FDRE                                         r  lm75b_i/i2c_master_inst/data_tx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.861     1.988    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  lm75b_i/i2c_master_inst/data_tx_reg[2]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            lm75b_i/i2c_master_inst/data_tx_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.266ns (23.752%)  route 0.854ns (76.248%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.592     0.813    lm75b_i/i2c_master_inst/RST_N_IBUF
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.858 r  lm75b_i/i2c_master_inst/addr_rw[0]_i_1/O
                         net (fo=9, routed)           0.262     1.120    lm75b_i/i2c_master_inst/addr_rw0
    SLICE_X2Y14          FDRE                                         r  lm75b_i/i2c_master_inst/data_tx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.861     1.988    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  lm75b_i/i2c_master_inst/data_tx_reg[3]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            lm75b_i/i2c_master_inst/data_tx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.266ns (23.752%)  route 0.854ns (76.248%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.592     0.813    lm75b_i/i2c_master_inst/RST_N_IBUF
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.858 r  lm75b_i/i2c_master_inst/addr_rw[0]_i_1/O
                         net (fo=9, routed)           0.262     1.120    lm75b_i/i2c_master_inst/addr_rw0
    SLICE_X3Y14          FDRE                                         r  lm75b_i/i2c_master_inst/data_tx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.861     1.988    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  lm75b_i/i2c_master_inst/data_tx_reg[4]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            lm75b_i/i2c_master_inst/data_tx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.266ns (23.752%)  route 0.854ns (76.248%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.592     0.813    lm75b_i/i2c_master_inst/RST_N_IBUF
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.858 r  lm75b_i/i2c_master_inst/addr_rw[0]_i_1/O
                         net (fo=9, routed)           0.262     1.120    lm75b_i/i2c_master_inst/addr_rw0
    SLICE_X2Y14          FDRE                                         r  lm75b_i/i2c_master_inst/data_tx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.861     1.988    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  lm75b_i/i2c_master_inst/data_tx_reg[5]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            lm75b_i/i2c_master_inst/data_tx_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.266ns (23.752%)  route 0.854ns (76.248%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.592     0.813    lm75b_i/i2c_master_inst/RST_N_IBUF
    SLICE_X6Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.858 r  lm75b_i/i2c_master_inst/addr_rw[0]_i_1/O
                         net (fo=9, routed)           0.262     1.120    lm75b_i/i2c_master_inst/addr_rw0
    SLICE_X3Y14          FDRE                                         r  lm75b_i/i2c_master_inst/data_tx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.861     1.988    lm75b_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  lm75b_i/i2c_master_inst/data_tx_reg[6]/C





