INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE420/4_Bit_Adder_Subtractor/4_Bit_Adder_Subtractor.srcs/sim_1/new/full_adder_subtractor_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder_subtractor_TB'
