@manual{inteloptimizationmanual,
	organization="Intel Corporation",
	title="Intel® 64 and IA-32 Architectures Optimization Reference Manual",
	date={2019-04}
}

@book{intelsdmsysprogguide,
	organization="Intel Corporation",
	maintitle="Intel® 64 and IA-32 Architectures Software Developer’s Manual",
	title="System Programming Guide",
	volume={3},
	date={2019-05}
} % TODO organization missing in bibliography output

@book{intelsdminstructionreference,
	organization="Intel Corporation",
	maintitle="Intel® 64 and IA-32 Architectures Software Developer’s Manual",
	title="Instruction Set Reference",
	volume={2},
	date={2019-05}
}

@book{intelsdmbasicarch,
	organization="Intel Corporation",
	maintitle="Intel® 64 and IA-32 Architectures Software Developer’s Manual",
	title="Basic Architecture",
	volume={1},
	date={2019-05}
}

@online{kernelschedheader,
	title={Linux kernel source code: include/linux/sched.h},
	url={https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/include/linux/sched.h?h=v5.1},
	version={5.1}
}

@online{kernelx86eventscore,
	title={Linux kernel source code: arch/x86/events/core.c},
	url={https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/arch/x86/events/core.c?h=v5.1},
	version={5.1}
}

@online{cfs,
	title={CFS Scheduler},
	url={https://www.kernel.org/doc/html/latest/scheduler/sched-design-CFS.html},
	author={Claudio Scordino and Ingo Molnár}
}

@online{cfsrt,
	title={Real-time group scheduling},
	url={https://www.kernel.org/doc/html/latest/scheduler/sched-rt-group.html},
	author={Peter Ziljstra and Viktor Radnai and Ingo Molnár}
}

@online{cpufreq,
	title={CPU Performance Scaling},
	url={https://www.kernel.org/doc/html/latest/admin-guide/pm/cpufreq.html},
	author={Rafael J. Wysocki}
}

@online{intelpstate,
	title={\texttt{intel\_pstate} CPU Performance Scaling Driver},
	url={https://www.kernel.org/doc/html/latest/admin-guide/pm/intel_pstate.html},
	author={Rafael J. Wysocki}
}

@online{intelxeonscalabledeepdive,
	title={Intel® Xeon® Scalable Processor Architecture Deep Dive},
	author={Akhilesh Kumar and Malay Trivedi},
	url={https://en.wikichip.org/w/images/0/0d/intel_xeon_scalable_processor_architecture_deep_dive.pdf}
}

@online{intel7940x,
	title={Intel® Core™ i9-7940X X-series Processor Product Specifications},
	organization={Intel Corporation},
	url={https://ark.intel.com/content/www/us/en/ark/products/126695/intel-core-i9-7940x-x-series-processor-19-25m-cache-up-to-4-30-ghz.html}
}

@online{intelmmx,
	title={Intel Introduces The Pentium® Processor With MMX™ Technology},
	organization={Intel Corporation},
	url={https://www.intel.com/pressroom/archive/releases/1997/dp010897.htm}
}

@online{intelsse,
	title={Intel Launches the Pentium® III Processor},
	organization={Intel Corporation},
	url={https://www.intel.com/pressroom/archive/releases/1999/dp022699.htm}
}

@online{intelsandybridge,
	title={Intel Details 2011 Processor Features, Offers Stunning Visuals Built-in},
	organization={Intel Corporation},
	url={https://newsroom.intel.com/news-releases/intel-details-2011-processor-features-offers-stunning-visuals-built-in/}
}

@online{intelhaswell,
	title={4th Generation Intel® Core™ Ushers New Wave of 2-in-1 Devices},
	organization={Intel Corporation},
	url={https://newsroom.intel.com/news-releases/4th-generation-intel-core-ushers-new-wave-of-2-in-1-devices/}
}

@online{intel7thgendatasheetvol2,
	title={Datasheet, Vol. 2: 7th Gen Intel® Processor Family for S Platforms and Intel® Core™ X-Series Processor Family},
	organization={Intel Corporation},
	url={https://www.intel.de/content/www/de/de/processors/core/7th-gen-core-family-desktop-s-processor-lines-datasheet-vol-2.html}
}

@misc{lopata2012speed,
	title={Speed binning for dynamic and adaptive power control},
	author={Lopata, Douglas D},
	year={2012},
	month=jul # "~31",
	publisher={Google Patents},
	note={US Patent 8,234,511}
}

@misc{bonen2016performing,
	title={Performing local power gating in a processor},
	author={Bonen, Nadav and Gabor, Ron and Sperber, Zeev and Svilan, Vjekoslav and Mackintosh, David N and Paredes, Jose A Baiocchi and Kumar, Naveen and Gupta, Shantanu},
	year={2016},
	month=jan # "~5",
	publisher={Google Patents},
	note={US Patent 9,229,524}
}

@article{hammarlund2014haswell,
	title={Haswell: The fourth-generation Intel Core processor},
	author={Hammarlund, Per and Martinez, Alberto J and Bajwa, Atiq A and Hill, David L and Hallnor, Erik and Jiang, Hong and Dixon, Martin and Derr, Michael and Hunsaker, Mikal and Kumar, Rajesh and others},
	journal={IEEE Micro},
	volume={34},
	number={2},
	pages={6--20},
	year={2014},
	publisher={IEEE}
}

@online{thicelake,
	title={Intel Unveils 10th-Gen Core Chips, 10nm Ice Lake, 18\% IPC Improvement, Sunny Cove Cores, Gen11 Graphics, Thunderbolt 3},
	author={Paul Alcorn},
	url={https://www.tomshardware.com/news/intel-10th-generation-core-10nm-ice-lake-gen11-graphics-sunny-cove-thunderbolt-3-usb-c,39477.html}
}

@inproceedings{gottschlag19sfma,
	author = {Gottschlag, Mathias and Bellosa, Frank},
	title = {Reducing AVX-Induced Frequency Variation With Core Specialization},
	booktitle = {The 9th Workshop on Systems for Multi-core and Heterogeneous Architectures},
	address = {Dresden, Germany},
	year = 2019,
	month = mar# "~25",
}

@inproceedings{moore1975progress,
	title={Progress in Digital Integrated Electronics},
	author={Moore, Gordon E and others},
	booktitle={Electron Devices Meeting},
	volume={21},
	pages={11--13},
	year={1975}
}

@online{moore2007interview,
	title={IDF Fall 2007, part 3 -- Gordon Moore interview},
	author={Peter Glaskowsky},
	url={https://www.cnet.com/news/idf-fall-2007-part-3-gordon-moore-interview/},
	year=2007,
	month=sep
}

@article{courtland2017intel,
	title={Intel now packs 100 million transistors in each square millimeter},
	author={Courtland, Rachel},
	journal={IEEE Spectrum},
	volume={30},
	year={2017}
}

@article{dennard1974design,
	title={Design of Ion-Implanted MOSFET's with Very Small Physical Dimensions},
	author={Dennard, Robert H and Gaensslen, Fritz H and Rideout, V Leo and Bassous, Ernest and LeBlanc, Andre R},
	journal={IEEE Journal of Solid-State Circuits},
	volume={9},
	number={5},
	pages={256--268},
	year={1974},
	publisher={IEEE}
}

@article{bohr200730,
	title={A 30 year retrospective on Dennard's MOSFET scaling paper},
	author={Bohr, Mark},
	journal={IEEE Solid-State Circuits Society Newsletter},
	volume={12},
	number={1},
	pages={11--13},
	year={2007},
	publisher={IEEE}
}

@article{huang2011scaling,
	title={Scaling with design constraints: Predicting the future of big chips},
	author={Huang, Wei and Rajamani, Karthick and Stan, Mircea R and Skadron, Kevin},
	journal={IEEE Micro},
	volume={31},
	number={4},
	pages={16--29},
	year={2011},
	publisher={IEEE}
}

@online{cloudflareinteldangers,
	title={On the dangers of Intel's frequency scaling},
	author={Krasnov, Vlad},
	url={https://blog.cloudflare.com/on-the-dangers-of-intels-frequency-scaling/},
	year=2017
}

@inproceedings{bernstein2008chacha,
	title={ChaCha, a variant of Salsa20},
	author={Bernstein, Daniel J},
	booktitle={Workshop Record of SASC},
	volume={8},
	pages={3--5},
	year={2008}
}

@online{googlechacha20,
	title={Speeding up and strengthening HTTPS connections for Chrome on Android},
	author={Elie Bursztein},
	url={https://security.googleblog.com/2014/04/speeding-up-and-strengthening-https.html}
}

@misc{rfc7905,
	series =	{Request for Comments},
	number =	7905,
	howpublished =	{RFC 7905},
	publisher =	{RFC Editor},
	doi =		{10.17487/RFC7905},
	url =		{https://rfc-editor.org/rfc/rfc7905.txt},
	author =	{Adam Langley and Wan-Teh Chang and Nikos Mavrogiannopoulos and Joachim Strombergson and Simon Josefsson},
	title =		{{ChaCha20-Poly1305 Cipher Suites for Transport Layer Security (TLS)}},
	pagetotal =	8,
	year =		2016,
	month =		jun,
	abstract =	{This document describes the use of the ChaCha stream cipher and Poly1305 authenticator in the Transport Layer Security (TLS) and Datagram Transport Layer Security (DTLS) protocols. This document updates RFCs 5246 and 6347.},
}

@inproceedings{goll2014vectorization,
	title={Vectorization on ChaCha stream cipher},
	author={Goll, Martin and Gueron, Shay},
	booktitle={2014 11th International Conference on Information Technology: New Generations},
	pages={612--615},
	year={2014},
	organization={IEEE}
}

@article{mittal2014survey,
	title={A survey of techniques for improving energy efficiency in embedded computing systems},
	author={Mittal, Sparsh},
	journal={arXiv preprint arXiv:1401.0765},
	year={2014}
}

@book{Hennessy:2017:CAS:3207796,
	author = {Hennessy, John L. and Patterson, David A.},
	title = {Computer Architecture: A Quantitative Approach},
	year = {2017},
	isbn = {0128119055, 9780128119051},
	edition = {6th},
	publisher = {Morgan Kaufmann Publishers Inc.},
	address = {San Francisco, CA, USA},
}

@online{intelsykalekannouncement,
	title={Introducing 6th Generation Intel® Core™, Intel’s Best Processor Ever},
	organization={Intel Corporation},
	year={2015},
	month=sep
}

@book{acpispec,
	title={Advanced Configuration and Power Interface (ACPI) Specification},
	version={6.3},
	year={2019},
	month=jan,
	organization={UEFI Forum, Inc.},
	url={https://uefi.org/sites/default/files/resources/ACPI_6_3_final_Jan30.pdf}
}

@article{schuchart2016shift,
	title={The shift from processor power consumption to performance variations: fundamental implications at scale},
	author={Schuchart, Joseph and Hackenberg, Daniel and Sch{\"o}ne, Robert and Ilsche, Thomas and Nagappan, Ramkumar and Patterson, Michael K},
	journal={Computer Science-Research and Development},
	volume={31},
	number={4},
	pages={197--205},
	year={2016},
	publisher={Springer}
}

@article{mazouz2014evaluation,
	title={Evaluation of CPU frequency transition latency},
	author={Mazouz, Abdelhafid and Laurent, Alexandre and Pradelle, Benoît and Jalby, William},
	journal={Computer Science-Research and Development},
	volume={29},
	number={3-4},
	pages={187--195},
	year={2014},
	publisher={Springer}
}

@masterthesis{brantsch19corespecialization,
	author = {Peter Brantsch},
	title = {Core Specialization for AVX-512 Using Fault-and-Migrate},
	type = {Master Thesis},
	year = 2019,
	month = jul # "~08",
	school = {Operating Systems Group, Karlsruhe Institute of Technology (KIT), Germany}
}

@online{lemire2018avx512,
	author={Lemire, Daniel and Downs, Travis},
	title={AVX-512: when and how to use these new instructions},
	url={https://lemire.me/blog/2018/09/07/avx-512-when-and-how-to-use-these-new-instructions/},
	year = 2018,
	month = sep # "~07"
}

@inproceedings{taylor2012dark,
	title={Is dark silicon useful? Harnessing the four horsemen of the coming dark silicon apocalypse},
	author={Taylor, Michael B},
	booktitle={DAC Design Automation Conference 2012},
	pages={1131--1136},
	year={2012},
	organization={IEEE}
}

@article{lu2001comparing,
	title={Comparing system level power management policies},
	author={Lu, Yung-Hsiang and De Micheli, Giovanni},
	journal={IEEE Design \& test of Computers},
	volume={18},
	number={2},
	pages={10--19},
	year={2001},
	publisher={IEEE}
}

