# ES-Digital-Clock
Digital Clock Using Time Trigger And State Machine Design Approach. 
Reliable Time triggered design that displays the time digitally in HH:MM format and allow the user to increase/decrease the time manually.

## Technologies And Approaches :
- Timer Triggering Design Approach.
- State Machine Design Approach .
- Internal Peripherals:  Timer.
- External Peripherals:  Seven Segments Display and Switches.
- PIC16F877A Micro-controller.

## Tools :
MPLAP IDE.

## Links :
- SRC Code : https://github.com/SohaibDar61/Projects-Based-on-ATMEGA32/tree/main/ES-Digital-Clock-master
