# one-bit-full-adder
Computer Architecture Project 1: VHDL

A very simple one-bit full adder developed on Modelsim using VHDL. 

Screenshots of my simulation results are available in the repository.
