
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rotate (input port clocked by core_clock)
Endpoint: data_out[22] (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    3.07    0.00    0.00    0.20 v rotate (in)
                                         rotate (net)
                  0.00    0.00    0.20 v _1063_/A (INV_X1)
     1    1.63    0.01    0.01    0.21 ^ _1063_/ZN (INV_X1)
                                         _0142_ (net)
                  0.01    0.00    0.21 ^ _1064_/A (AOI21_X1)
     7   10.50    0.01    0.02    0.23 v _1064_/ZN (AOI21_X1)
                                         _0143_ (net)
                  0.01    0.00    0.23 v _1616_/A (OAI21_X1)
     1    1.66    0.01    0.02    0.25 ^ _1616_/ZN (OAI21_X1)
                                         _0682_ (net)
                  0.01    0.00    0.25 ^ _1625_/B1 (OAI221_X1)
     1    0.00    0.01    0.02    0.27 v _1625_/ZN (OAI221_X1)
                                         data_out[22] (net)
                  0.01    0.00    0.27 v data_out[22] (out)
                                  0.27   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -0.27   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: shift_amount[0] (input port clocked by core_clock)
Endpoint: data_out[9] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    5.81    0.00    0.00    0.20 v shift_amount[0] (in)
                                         shift_amount[0] (net)
                  0.00    0.00    0.20 v _0928_/A (BUF_X8)
     5   33.83    0.01    0.03    0.23 v _0928_/Z (BUF_X8)
                                         _0677_ (net)
                  0.01    0.00    0.23 v _0929_/A (INV_X16)
     6   21.46    0.01    0.01    0.24 ^ _0929_/ZN (INV_X16)
                                         _0688_ (net)
                  0.01    0.00    0.24 ^ _0930_/A (BUF_X16)
     5   19.15    0.01    0.02    0.26 ^ _0930_/Z (BUF_X16)
                                         _0698_ (net)
                  0.01    0.00    0.26 ^ _0931_/A (BUF_X16)
    10   29.69    0.01    0.02    0.28 ^ _0931_/Z (BUF_X16)
                                         _0709_ (net)
                  0.01    0.00    0.28 ^ _0932_/A (BUF_X16)
    10   19.26    0.01    0.02    0.30 ^ _0932_/Z (BUF_X16)
                                         _0924_ (net)
                  0.01    0.00    0.30 ^ _1886_/A (HA_X1)
     2    5.18    0.04    0.06    0.36 ^ _1886_/S (HA_X1)
                                         _0927_ (net)
                  0.04    0.00    0.36 ^ _0962_/A (BUF_X4)
     6   22.11    0.02    0.04    0.40 ^ _0962_/Z (BUF_X4)
                                         _0041_ (net)
                  0.02    0.00    0.40 ^ _0966_/A (BUF_X8)
     5   20.09    0.01    0.03    0.42 ^ _0966_/Z (BUF_X8)
                                         _0045_ (net)
                  0.01    0.00    0.42 ^ _1161_/A (BUF_X16)
    10   18.98    0.01    0.02    0.44 ^ _1161_/Z (BUF_X16)
                                         _0239_ (net)
                  0.01    0.00    0.44 ^ _1162_/S (MUX2_X1)
     2    1.80    0.01    0.06    0.50 v _1162_/Z (MUX2_X1)
                                         _0240_ (net)
                  0.01    0.00    0.50 v _1538_/B (MUX2_X1)
     2    1.80    0.01    0.06    0.56 v _1538_/Z (MUX2_X1)
                                         _0606_ (net)
                  0.01    0.00    0.56 v _1828_/B (MUX2_X1)
     2    2.45    0.01    0.06    0.62 v _1828_/Z (MUX2_X1)
                                         _0900_ (net)
                  0.01    0.00    0.62 v _1877_/A3 (AND3_X2)
     2    1.74    0.01    0.03    0.65 v _1877_/ZN (AND3_X2)
                                         _0026_ (net)
                  0.01    0.00    0.65 v _1884_/A4 (OR4_X1)
     1    0.88    0.02    0.11    0.77 v _1884_/ZN (OR4_X1)
                                         _0034_ (net)
                  0.02    0.00    0.77 v _1885_/A3 (AND3_X1)
     1    0.00    0.00    0.03    0.80 v _1885_/ZN (AND3_X1)
                                         data_out[9] (net)
                  0.00    0.00    0.80 v data_out[9] (out)
                                  0.80   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: shift_amount[0] (input port clocked by core_clock)
Endpoint: data_out[9] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    5.81    0.00    0.00    0.20 v shift_amount[0] (in)
                                         shift_amount[0] (net)
                  0.00    0.00    0.20 v _0928_/A (BUF_X8)
     5   33.83    0.01    0.03    0.23 v _0928_/Z (BUF_X8)
                                         _0677_ (net)
                  0.01    0.00    0.23 v _0929_/A (INV_X16)
     6   21.46    0.01    0.01    0.24 ^ _0929_/ZN (INV_X16)
                                         _0688_ (net)
                  0.01    0.00    0.24 ^ _0930_/A (BUF_X16)
     5   19.15    0.01    0.02    0.26 ^ _0930_/Z (BUF_X16)
                                         _0698_ (net)
                  0.01    0.00    0.26 ^ _0931_/A (BUF_X16)
    10   29.69    0.01    0.02    0.28 ^ _0931_/Z (BUF_X16)
                                         _0709_ (net)
                  0.01    0.00    0.28 ^ _0932_/A (BUF_X16)
    10   19.26    0.01    0.02    0.30 ^ _0932_/Z (BUF_X16)
                                         _0924_ (net)
                  0.01    0.00    0.30 ^ _1886_/A (HA_X1)
     2    5.18    0.04    0.06    0.36 ^ _1886_/S (HA_X1)
                                         _0927_ (net)
                  0.04    0.00    0.36 ^ _0962_/A (BUF_X4)
     6   22.11    0.02    0.04    0.40 ^ _0962_/Z (BUF_X4)
                                         _0041_ (net)
                  0.02    0.00    0.40 ^ _0966_/A (BUF_X8)
     5   20.09    0.01    0.03    0.42 ^ _0966_/Z (BUF_X8)
                                         _0045_ (net)
                  0.01    0.00    0.42 ^ _1161_/A (BUF_X16)
    10   18.98    0.01    0.02    0.44 ^ _1161_/Z (BUF_X16)
                                         _0239_ (net)
                  0.01    0.00    0.44 ^ _1162_/S (MUX2_X1)
     2    1.80    0.01    0.06    0.50 v _1162_/Z (MUX2_X1)
                                         _0240_ (net)
                  0.01    0.00    0.50 v _1538_/B (MUX2_X1)
     2    1.80    0.01    0.06    0.56 v _1538_/Z (MUX2_X1)
                                         _0606_ (net)
                  0.01    0.00    0.56 v _1828_/B (MUX2_X1)
     2    2.45    0.01    0.06    0.62 v _1828_/Z (MUX2_X1)
                                         _0900_ (net)
                  0.01    0.00    0.62 v _1877_/A3 (AND3_X2)
     2    1.74    0.01    0.03    0.65 v _1877_/ZN (AND3_X2)
                                         _0026_ (net)
                  0.01    0.00    0.65 v _1884_/A4 (OR4_X1)
     1    0.88    0.02    0.11    0.77 v _1884_/ZN (OR4_X1)
                                         _0034_ (net)
                  0.02    0.00    0.77 v _1885_/A3 (AND3_X1)
     1    0.00    0.00    0.03    0.80 v _1885_/ZN (AND3_X1)
                                         data_out[9] (net)
                  0.00    0.00    0.80 v data_out[9] (out)
                                  0.80   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          5.64e-04   3.65e-04   3.19e-05   9.60e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.64e-04   3.65e-04   3.19e-05   9.60e-04 100.0%
                          58.7%      38.0%       3.3%
