{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511284813926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511284813932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 12:20:13 2017 " "Processing started: Tue Nov 21 12:20:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511284813932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511284813932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project2 -c Project2 " "Command: quartus_sta Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511284813932 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1511284813984 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV " "Ignored assignments for entity \"DE0_CV\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511284814503 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511284814503 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511284814503 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511284814503 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511284814503 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511284814503 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511284814503 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511284814503 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511284814503 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511284814503 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511284814503 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511284814503 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511284814503 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511284814503 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511284814503 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511284814503 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511284814503 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511284814503 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511284814503 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511284814503 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511284814503 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511284814503 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1511284814503 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1511284814503 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1511284814579 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1511284814611 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1511284814611 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1511284815533 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815538 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815538 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815538 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815538 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815538 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815538 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815538 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815538 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 30 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 30 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815538 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815538 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815549 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815549 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1511284815549 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1511284815556 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815557 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815558 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815558 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815558 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815558 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815558 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815558 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815558 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815558 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815558 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1511284815559 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1511284815571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 139.704 " "Worst-case setup slack is 139.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  139.704         0.000 Clock10  " "  139.704         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  239.342         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  239.342         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511284815679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.935 " "Worst-case hold slack is 0.935" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.935         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.935         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   56.092         0.000 Clock10  " "   56.092         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511284815704 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511284815710 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511284815715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.333 " "Worst-case minimum pulse width slack is 8.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.731         0.000 Clock10  " "   49.731         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  248.632         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  248.632         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511284815721 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 139.704 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 139.704" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 139.704  " "Path #1: Setup slack is 139.704 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : UiController:uiController\|SevenSeg:ss1\|dOut\[1\]~1_OTERM51 " "From Node    : UiController:uiController\|SevenSeg:ss1\|dOut\[1\]~1_OTERM51" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX0\[1\] " "To Node      : HEX0\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.997      2.997  F        clock network delay " "   252.997      2.997  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.997      0.000     uTco  UiController:uiController\|SevenSeg:ss1\|dOut\[1\]~1_OTERM51 " "   252.997      0.000     uTco  UiController:uiController\|SevenSeg:ss1\|dOut\[1\]~1_OTERM51" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss1|dOut[1]~1_OTERM51 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.997      0.000 FF  CELL  uiController\|ss1\|dOut\[1\]~1_NEW_REG50\|q " "   252.997      0.000 FF  CELL  uiController\|ss1\|dOut\[1\]~1_NEW_REG50\|q" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss1|dOut[1]~1_OTERM51 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   256.674      3.677 FF    IC  HEX0\[1\]~output\|i " "   256.674      3.677 FF    IC  HEX0\[1\]~output\|i" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 11 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   260.196      3.522 FF  CELL  HEX0\[1\]~output\|o " "   260.196      3.522 FF  CELL  HEX0\[1\]~output\|o" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 11 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   260.196      0.000 FF  CELL  HEX0\[1\] " "   260.196      0.000 FF  CELL  HEX0\[1\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 11 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000    300.000           latch edge time " "   300.000    300.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000  R        clock network delay " "   300.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   299.900     -0.100           clock uncertainty " "   299.900     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   399.900    100.000  F  oExt  HEX0\[1\] " "   399.900    100.000  F  oExt  HEX0\[1\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 11 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   260.196 " "Data Arrival Time  :   260.196" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   399.900 " "Data Required Time :   399.900" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   139.704  " "Slack              :   139.704 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815752 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 239.342 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 239.342" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815776 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815776 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 239.342  " "Path #1: Setup slack is 239.342 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PcApparatus:pcApparatus\|Register:pc\|dataOut\[2\]~DUPLICATE " "From Node    : PcApparatus:pcApparatus\|Register:pc\|dataOut\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~porta_we_reg " "To Node      : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.969      2.969  R        clock network delay " "     2.969      2.969  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.969      0.000     uTco  PcApparatus:pcApparatus\|Register:pc\|dataOut\[2\]~DUPLICATE " "     2.969      0.000     uTco  PcApparatus:pcApparatus\|Register:pc\|dataOut\[2\]~DUPLICATE" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[2]~DUPLICATE } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.969      0.000 FF  CELL  pcApparatus\|pc\|dataOut\[2\]~DUPLICATE\|q " "     2.969      0.000 FF  CELL  pcApparatus\|pc\|dataOut\[2\]~DUPLICATE\|q" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[2]~DUPLICATE } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.388      0.419 FF    IC  decoder\|regno1\[0\]~3\|datab " "     3.388      0.419 FF    IC  decoder\|regno1\[0\]~3\|datab" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder:decoder|regno1[0]~3 } "NODE_NAME" } } { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.946      0.558 FR  CELL  decoder\|regno1\[0\]~3\|combout " "     3.946      0.558 FR  CELL  decoder\|regno1\[0\]~3\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder:decoder|regno1[0]~3 } "NODE_NAME" } } { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.266      0.320 RR    IC  decoder\|regno1\[0\]~2\|dataa " "     4.266      0.320 RR    IC  decoder\|regno1\[0\]~2\|dataa" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder:decoder|regno1[0]~2 } "NODE_NAME" } } { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.865      0.599 RF  CELL  decoder\|regno1\[0\]~2\|combout " "     4.865      0.599 RF  CELL  decoder\|regno1\[0\]~2\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder:decoder|regno1[0]~2 } "NODE_NAME" } } { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.673      0.808 FF    IC  regfile\|Mux27~0\|datae " "     5.673      0.808 FF    IC  regfile\|Mux27~0\|datae" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Regfile:regfile|Mux27~0 } "NODE_NAME" } } { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 21 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.011      0.338 FR  CELL  regfile\|Mux27~0\|combout " "     6.011      0.338 FR  CELL  regfile\|Mux27~0\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Regfile:regfile|Mux27~0 } "NODE_NAME" } } { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 21 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.710      0.699 RR    IC  Add1~1\|dataf " "     6.710      0.699 RR    IC  Add1~1\|dataf" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add1~1 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.923      1.213 RR  CELL  Add1~1\|cout " "     7.923      1.213 RR  CELL  Add1~1\|cout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add1~2 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.923      0.000 RR    IC  Add1~57\|cin " "     7.923      0.000 RR    IC  Add1~57\|cin" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add1~57 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.923      0.000 RR  CELL  Add1~57\|cout " "     7.923      0.000 RR  CELL  Add1~57\|cout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add1~58 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.923      0.000 RR    IC  Add1~53\|cin " "     7.923      0.000 RR    IC  Add1~53\|cin" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add1~53 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.973      0.050 RR  CELL  Add1~53\|cout " "     7.973      0.050 RR  CELL  Add1~53\|cout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add1~54 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.973      0.000 RR    IC  Add1~49\|cin " "     7.973      0.000 RR    IC  Add1~49\|cin" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add1~49 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.973      0.000 RR  CELL  Add1~49\|cout " "     7.973      0.000 RR  CELL  Add1~49\|cout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add1~50 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.973      0.000 RR    IC  Add1~121\|cin " "     7.973      0.000 RR    IC  Add1~121\|cin" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add1~121 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.334      0.361 RF  CELL  Add1~121\|sumout " "     8.334      0.361 RF  CELL  Add1~121\|sumout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add1~121 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.221      0.887 FF    IC  ioController\|Equal0~5\|dataa " "     9.221      0.887 FF    IC  ioController\|Equal0~5\|dataa" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IoController:ioController|Equal0~5 } "NODE_NAME" } } { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 28 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.776      0.555 FR  CELL  ioController\|Equal0~5\|combout " "     9.776      0.555 FR  CELL  ioController\|Equal0~5\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IoController:ioController|Equal0~5 } "NODE_NAME" } } { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 28 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.017      0.241 RR    IC  ioController\|Equal0~6\|datac " "    10.017      0.241 RR    IC  ioController\|Equal0~6\|datac" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IoController:ioController|Equal0~6 } "NODE_NAME" } } { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 28 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.448      0.431 RR  CELL  ioController\|Equal0~6\|combout " "    10.448      0.431 RR  CELL  ioController\|Equal0~6\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IoController:ioController|Equal0~6 } "NODE_NAME" } } { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 28 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.978      0.530 RR    IC  ioController\|Equal0~7\|datae " "    10.978      0.530 RR    IC  ioController\|Equal0~7\|datae" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IoController:ioController|Equal0~7 } "NODE_NAME" } } { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 28 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.186      0.208 RR  CELL  ioController\|Equal0~7\|combout " "    11.186      0.208 RR  CELL  ioController\|Equal0~7\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IoController:ioController|Equal0~7 } "NODE_NAME" } } { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 28 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.479      0.293 RR    IC  dMemController\|data~0\|dataf " "    11.479      0.293 RR    IC  dMemController\|data~0\|dataf" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DMemController:dMemController|data~0 } "NODE_NAME" } } { "DMemController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/DMemController.v" 15 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.572      0.093 RF  CELL  dMemController\|data~0\|combout " "    11.572      0.093 RF  CELL  dMemController\|data~0\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DMemController:dMemController|data~0 } "NODE_NAME" } } { "DMemController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/DMemController.v" 15 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.469      0.897 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a16\|portawe " "    12.469      0.897 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a16\|portawe" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DMemController:dMemController|altsyncram:data_rtl_0|altsyncram_acn1:auto_generated|ram_block1a16 } "NODE_NAME" } } { "db/altsyncram_acn1.tdf" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/db/altsyncram_acn1.tdf" 485 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.049      1.580 FF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~porta_we_reg " "    14.049      1.580 FF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~porta_we_reg" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DMemController:dMemController|altsyncram:data_rtl_0|altsyncram_acn1:auto_generated|ram_block1a16~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_acn1.tdf" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/db/altsyncram_acn1.tdf" 485 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           latch edge time " "   250.000    250.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.232      2.232  F        clock network delay " "   252.232      2.232  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   253.461      1.229           clock pessimism " "   253.461      1.229           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   253.391     -0.070           clock uncertainty " "   253.391     -0.070           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   253.391      0.000     uTsu  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~porta_we_reg " "   253.391      0.000     uTsu  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~porta_we_reg" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DMemController:dMemController|altsyncram:data_rtl_0|altsyncram_acn1:auto_generated|ram_block1a16~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_acn1.tdf" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/db/altsyncram_acn1.tdf" 485 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.049 " "Data Arrival Time  :    14.049" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   253.391 " "Data Required Time :   253.391" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   239.342  " "Slack              :   239.342 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815777 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.935 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.935" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815800 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815800 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815800 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.935  " "Path #1: Hold slack is 0.935 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\] " "From Node    : PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\] " "To Node      : PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.603      1.603  R        clock network delay " "     1.603      1.603  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.603      0.000     uTco  PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\] " "     1.603      0.000     uTco  PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[25] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.603      0.000 FF  CELL  pcApparatus\|pc\|dataOut\[25\]\|q " "     1.603      0.000 FF  CELL  pcApparatus\|pc\|dataOut\[25\]\|q" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[25] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.847      0.244 FF    IC  pcApparatus\|Add3~105\|datac " "     1.847      0.244 FF    IC  pcApparatus\|Add3~105\|datac" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Add3~105 } "NODE_NAME" } } { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.085      0.238 FR  CELL  pcApparatus\|Add3~105\|sumout " "     2.085      0.238 FR  CELL  pcApparatus\|Add3~105\|sumout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Add3~105 } "NODE_NAME" } } { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.423      0.338 RR    IC  pcApparatus\|pc\|dataOut~32\|datae " "     2.423      0.338 RR    IC  pcApparatus\|pc\|dataOut~32\|datae" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut~32 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 7 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.558      0.135 RR  CELL  pcApparatus\|pc\|dataOut~32\|combout " "     2.558      0.135 RR  CELL  pcApparatus\|pc\|dataOut~32\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut~32 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 7 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.558      0.000 RR    IC  pcApparatus\|pc\|dataOut\[25\]\|d " "     2.558      0.000 RR    IC  pcApparatus\|pc\|dataOut\[25\]\|d" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[25] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.627      0.069 RR  CELL  PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\] " "     2.627      0.069 RR  CELL  PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[25] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.943      2.943  R        clock network delay " "     2.943      2.943  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.692     -1.251           clock pessimism " "     1.692     -1.251           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.692      0.000           clock uncertainty " "     1.692      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.692      0.000      uTh  PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\] " "     1.692      0.000      uTh  PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[25] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.627 " "Data Arrival Time  :     2.627" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.692 " "Data Required Time :     1.692" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.935  " "Slack              :     0.935 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815801 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 56.092 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 56.092" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 56.092  " "Path #1: Hold slack is 56.092 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : UiController:uiController\|SevenSeg:ss3\|dOut\[2\]~2_wirecell_OTERM69 " "From Node    : UiController:uiController\|SevenSeg:ss3\|dOut\[2\]~2_wirecell_OTERM69" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX2\[2\] " "To Node      : HEX2\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   251.424      1.424  F        clock network delay " "   251.424      1.424  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   251.424      0.000     uTco  UiController:uiController\|SevenSeg:ss3\|dOut\[2\]~2_wirecell_OTERM69 " "   251.424      0.000     uTco  UiController:uiController\|SevenSeg:ss3\|dOut\[2\]~2_wirecell_OTERM69" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss3|dOut[2]~2_wirecell_OTERM69 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   251.424      0.000 RR  CELL  uiController\|ss3\|dOut\[2\]~2_wirecell_NEW_REG68\|q " "   251.424      0.000 RR  CELL  uiController\|ss3\|dOut\[2\]~2_wirecell_NEW_REG68\|q" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss3|dOut[2]~2_wirecell_OTERM69 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.885      1.461 RR    IC  HEX2\[2\]~output\|i " "   252.885      1.461 RR    IC  HEX2\[2\]~output\|i" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[2]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   256.192      3.307 RR  CELL  HEX2\[2\]~output\|o " "   256.192      3.307 RR  CELL  HEX2\[2\]~output\|o" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[2]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   256.192      0.000 RR  CELL  HEX2\[2\] " "   256.192      0.000 RR  CELL  HEX2\[2\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000    200.000           latch edge time " "   200.000    200.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000      0.000  R        clock network delay " "   200.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.100      0.100           clock uncertainty " "   200.100      0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.100      0.000  R  oExt  HEX2\[2\] " "   200.100      0.000  R  oExt  HEX2\[2\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   256.192 " "Data Arrival Time  :   256.192" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   200.100 " "Data Required Time :   200.100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    56.092  " "Slack              :    56.092 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815804 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815806 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815806 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815806 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815806 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 8.333  " "Path #1: slack is 8.333 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.746      0.746 RR  CELL  CLOCK_50~input\|o " "     0.746      0.746 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.559      0.813 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     1.559      0.813 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.892      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     1.892      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.892      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     1.892      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.465     -4.357 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -2.465     -4.357 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.465      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -2.465      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.727      1.738 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.727      1.738 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      8.333           launch edge time " "     8.333      8.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           source latency " "     8.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           CLOCK_50 " "     8.333      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000 RR    IC  CLOCK_50~input\|i " "     8.333      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.079      0.746 RR  CELL  CLOCK_50~input\|o " "     9.079      0.746 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.849      0.770 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     9.849      0.770 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.159      0.310 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "    10.159      0.310 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.159      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "    10.159      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.063     -5.096 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "     5.063     -5.096 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.063      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "     5.063      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.533      1.470 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "     6.533      1.470 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.606      1.073           clock pessimism " "     7.606      1.073           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     8.333 " "Actual Width     :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     8.333 " "Slack            :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815807 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.731 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.731" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815808 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815808 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815808 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815808 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.731  " "Path #1: slack is 49.731 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50~input\|o " "Node             : CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000 FF    IC  CLOCK_50~input\|i " "    50.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.015      1.015 FF  CELL  CLOCK_50~input\|o " "    51.015      1.015 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLOCK_50 " "   100.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000 RR    IC  CLOCK_50~input\|i " "   100.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.746      0.746 RR  CELL  CLOCK_50~input\|o " "   100.746      0.746 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    49.731 " "Actual Width     :    49.731" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.731 " "Slack            :    49.731" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815809 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.632 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.632" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815810 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815810 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815810 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815810 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 248.632  " "Path #1: slack is 248.632 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a27~portb_address_reg10 " "Node             : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a27~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.746      0.746 RR  CELL  CLOCK_50~input\|o " "     0.746      0.746 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.559      0.813 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     1.559      0.813 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.892      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     1.892      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.892      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     1.892      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.465     -4.357 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -2.465     -4.357 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.465      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -2.465      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.727      1.738 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.727      1.738 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.355      1.082 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "     0.355      1.082 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.665      0.310 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "     0.665      0.310 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.387      1.722 RR    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a27\|clk0 " "     2.387      1.722 RR    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a27\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.892      0.505 RF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a27~portb_address_reg10 " "     2.892      0.505 RF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a27~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           source latency " "   250.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           CLOCK_50 " "   250.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000 RR    IC  CLOCK_50~input\|i " "   250.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.746      0.746 RR  CELL  CLOCK_50~input\|o " "   250.746      0.746 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.516      0.770 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "   251.516      0.770 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.826      0.310 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "   251.826      0.310 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.826      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "   251.826      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   246.730     -5.096 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   246.730     -5.096 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   246.730      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "   246.730      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.200      1.470 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   248.200      1.470 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.151      0.951 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "   249.151      0.951 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.442      0.291 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "   249.442      0.291 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.899      1.457 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a27\|clk0 " "   250.899      1.457 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a27\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.276      0.377 FR  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a27~portb_address_reg10 " "   251.276      0.377 FR  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a27~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   252.614      1.338           clock pessimism " "   252.614      1.338           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.090 " "Required Width   :     1.090" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   249.722 " "Actual Width     :   249.722" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   248.632 " "Slack            :   248.632" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284815811 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1511284815813 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1511284815856 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1511284820476 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820604 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820604 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820604 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1511284820604 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820605 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820605 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820605 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820605 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820605 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820605 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820605 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820605 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820605 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 140.268 " "Worst-case setup slack is 140.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  140.268         0.000 Clock10  " "  140.268         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  239.238         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  239.238         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511284820668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.920 " "Worst-case hold slack is 0.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.920         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.920         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   55.756         0.000 Clock10  " "   55.756         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511284820692 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511284820698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511284820705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.333 " "Worst-case minimum pulse width slack is 8.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.741         0.000 Clock10  " "   49.741         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  248.569         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  248.569         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511284820711 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 140.268 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 140.268" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820735 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820735 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820735 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 140.268  " "Path #1: Setup slack is 140.268 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : UiController:uiController\|SevenSeg:ss1\|dOut\[1\]~1_OTERM51 " "From Node    : UiController:uiController\|SevenSeg:ss1\|dOut\[1\]~1_OTERM51" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX0\[1\] " "To Node      : HEX0\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.814      2.814  F        clock network delay " "   252.814      2.814  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.814      0.000     uTco  UiController:uiController\|SevenSeg:ss1\|dOut\[1\]~1_OTERM51 " "   252.814      0.000     uTco  UiController:uiController\|SevenSeg:ss1\|dOut\[1\]~1_OTERM51" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss1|dOut[1]~1_OTERM51 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.814      0.000 FF  CELL  uiController\|ss1\|dOut\[1\]~1_NEW_REG50\|q " "   252.814      0.000 FF  CELL  uiController\|ss1\|dOut\[1\]~1_NEW_REG50\|q" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss1|dOut[1]~1_OTERM51 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   256.323      3.509 FF    IC  HEX0\[1\]~output\|i " "   256.323      3.509 FF    IC  HEX0\[1\]~output\|i" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 11 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   259.632      3.309 FF  CELL  HEX0\[1\]~output\|o " "   259.632      3.309 FF  CELL  HEX0\[1\]~output\|o" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 11 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   259.632      0.000 FF  CELL  HEX0\[1\] " "   259.632      0.000 FF  CELL  HEX0\[1\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 11 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000    300.000           latch edge time " "   300.000    300.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000  R        clock network delay " "   300.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   299.900     -0.100           clock uncertainty " "   299.900     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   399.900    100.000  F  oExt  HEX0\[1\] " "   399.900    100.000  F  oExt  HEX0\[1\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 11 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   259.632 " "Data Arrival Time  :   259.632" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   399.900 " "Data Required Time :   399.900" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   140.268  " "Slack              :   140.268 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820736 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 239.238 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 239.238" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820758 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820758 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 239.238  " "Path #1: Setup slack is 239.238 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PcApparatus:pcApparatus\|Register:pc\|dataOut\[2\]~DUPLICATE " "From Node    : PcApparatus:pcApparatus\|Register:pc\|dataOut\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~porta_we_reg " "To Node      : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.915      2.915  R        clock network delay " "     2.915      2.915  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.915      0.000     uTco  PcApparatus:pcApparatus\|Register:pc\|dataOut\[2\]~DUPLICATE " "     2.915      0.000     uTco  PcApparatus:pcApparatus\|Register:pc\|dataOut\[2\]~DUPLICATE" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[2]~DUPLICATE } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.915      0.000 FF  CELL  pcApparatus\|pc\|dataOut\[2\]~DUPLICATE\|q " "     2.915      0.000 FF  CELL  pcApparatus\|pc\|dataOut\[2\]~DUPLICATE\|q" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[2]~DUPLICATE } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.290      0.375 FF    IC  decoder\|regno1\[0\]~3\|datab " "     3.290      0.375 FF    IC  decoder\|regno1\[0\]~3\|datab" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder:decoder|regno1[0]~3 } "NODE_NAME" } } { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.916      0.626 FR  CELL  decoder\|regno1\[0\]~3\|combout " "     3.916      0.626 FR  CELL  decoder\|regno1\[0\]~3\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder:decoder|regno1[0]~3 } "NODE_NAME" } } { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.212      0.296 RR    IC  decoder\|regno1\[0\]~2\|dataa " "     4.212      0.296 RR    IC  decoder\|regno1\[0\]~2\|dataa" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder:decoder|regno1[0]~2 } "NODE_NAME" } } { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.880      0.668 RF  CELL  decoder\|regno1\[0\]~2\|combout " "     4.880      0.668 RF  CELL  decoder\|regno1\[0\]~2\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decoder:decoder|regno1[0]~2 } "NODE_NAME" } } { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.642      0.762 FF    IC  regfile\|Mux27~0\|datae " "     5.642      0.762 FF    IC  regfile\|Mux27~0\|datae" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Regfile:regfile|Mux27~0 } "NODE_NAME" } } { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 21 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.995      0.353 FR  CELL  regfile\|Mux27~0\|combout " "     5.995      0.353 FR  CELL  regfile\|Mux27~0\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Regfile:regfile|Mux27~0 } "NODE_NAME" } } { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 21 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.617      0.622 RR    IC  Add1~1\|dataf " "     6.617      0.622 RR    IC  Add1~1\|dataf" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add1~1 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.974      1.357 RR  CELL  Add1~1\|cout " "     7.974      1.357 RR  CELL  Add1~1\|cout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add1~2 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.974      0.000 RR    IC  Add1~57\|cin " "     7.974      0.000 RR    IC  Add1~57\|cin" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add1~57 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.974      0.000 RR  CELL  Add1~57\|cout " "     7.974      0.000 RR  CELL  Add1~57\|cout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add1~58 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.974      0.000 RR    IC  Add1~53\|cin " "     7.974      0.000 RR    IC  Add1~53\|cin" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add1~53 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.027      0.053 RR  CELL  Add1~53\|cout " "     8.027      0.053 RR  CELL  Add1~53\|cout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add1~54 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.027      0.000 RR    IC  Add1~49\|cin " "     8.027      0.000 RR    IC  Add1~49\|cin" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add1~49 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.027      0.000 RR  CELL  Add1~49\|cout " "     8.027      0.000 RR  CELL  Add1~49\|cout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add1~50 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.027      0.000 RR    IC  Add1~121\|cin " "     8.027      0.000 RR    IC  Add1~121\|cin" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add1~121 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.441      0.414 RF  CELL  Add1~121\|sumout " "     8.441      0.414 RF  CELL  Add1~121\|sumout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add1~121 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.290      0.849 FF    IC  ioController\|Equal0~5\|dataa " "     9.290      0.849 FF    IC  ioController\|Equal0~5\|dataa" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IoController:ioController|Equal0~5 } "NODE_NAME" } } { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 28 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.912      0.622 FR  CELL  ioController\|Equal0~5\|combout " "     9.912      0.622 FR  CELL  ioController\|Equal0~5\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IoController:ioController|Equal0~5 } "NODE_NAME" } } { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 28 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.127      0.215 RR    IC  ioController\|Equal0~6\|datac " "    10.127      0.215 RR    IC  ioController\|Equal0~6\|datac" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IoController:ioController|Equal0~6 } "NODE_NAME" } } { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 28 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.609      0.482 RR  CELL  ioController\|Equal0~6\|combout " "    10.609      0.482 RR  CELL  ioController\|Equal0~6\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IoController:ioController|Equal0~6 } "NODE_NAME" } } { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 28 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.076      0.467 RR    IC  ioController\|Equal0~7\|datae " "    11.076      0.467 RR    IC  ioController\|Equal0~7\|datae" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IoController:ioController|Equal0~7 } "NODE_NAME" } } { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 28 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.296      0.220 RR  CELL  ioController\|Equal0~7\|combout " "    11.296      0.220 RR  CELL  ioController\|Equal0~7\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IoController:ioController|Equal0~7 } "NODE_NAME" } } { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 28 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.569      0.273 RR    IC  dMemController\|data~0\|dataf " "    11.569      0.273 RR    IC  dMemController\|data~0\|dataf" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DMemController:dMemController|data~0 } "NODE_NAME" } } { "DMemController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/DMemController.v" 15 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.672      0.103 RF  CELL  dMemController\|data~0\|combout " "    11.672      0.103 RF  CELL  dMemController\|data~0\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DMemController:dMemController|data~0 } "NODE_NAME" } } { "DMemController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/DMemController.v" 15 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.504      0.832 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a16\|portawe " "    12.504      0.832 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a16\|portawe" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DMemController:dMemController|altsyncram:data_rtl_0|altsyncram_acn1:auto_generated|ram_block1a16 } "NODE_NAME" } } { "db/altsyncram_acn1.tdf" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/db/altsyncram_acn1.tdf" 485 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.125      1.621 FF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~porta_we_reg " "    14.125      1.621 FF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~porta_we_reg" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DMemController:dMemController|altsyncram:data_rtl_0|altsyncram_acn1:auto_generated|ram_block1a16~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_acn1.tdf" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/db/altsyncram_acn1.tdf" 485 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           latch edge time " "   250.000    250.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.273      2.273  F        clock network delay " "   252.273      2.273  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   253.433      1.160           clock pessimism " "   253.433      1.160           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   253.363     -0.070           clock uncertainty " "   253.363     -0.070           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   253.363      0.000     uTsu  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~porta_we_reg " "   253.363      0.000     uTsu  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~porta_we_reg" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DMemController:dMemController|altsyncram:data_rtl_0|altsyncram_acn1:auto_generated|ram_block1a16~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_acn1.tdf" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/db/altsyncram_acn1.tdf" 485 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.125 " "Data Arrival Time  :    14.125" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   253.363 " "Data Required Time :   253.363" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   239.238  " "Slack              :   239.238 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820759 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.920 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.920" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820780 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820780 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.920  " "Path #1: Hold slack is 0.920 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\] " "From Node    : PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\] " "To Node      : PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.608      1.608  R        clock network delay " "     1.608      1.608  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.608      0.000     uTco  PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\] " "     1.608      0.000     uTco  PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[25] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.608      0.000 FF  CELL  pcApparatus\|pc\|dataOut\[25\]\|q " "     1.608      0.000 FF  CELL  pcApparatus\|pc\|dataOut\[25\]\|q" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[25] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.832      0.224 FF    IC  pcApparatus\|Add3~105\|datac " "     1.832      0.224 FF    IC  pcApparatus\|Add3~105\|datac" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Add3~105 } "NODE_NAME" } } { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.097      0.265 FR  CELL  pcApparatus\|Add3~105\|sumout " "     2.097      0.265 FR  CELL  pcApparatus\|Add3~105\|sumout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Add3~105 } "NODE_NAME" } } { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.401      0.304 RR    IC  pcApparatus\|pc\|dataOut~32\|datae " "     2.401      0.304 RR    IC  pcApparatus\|pc\|dataOut~32\|datae" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut~32 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 7 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.544      0.143 RR  CELL  pcApparatus\|pc\|dataOut~32\|combout " "     2.544      0.143 RR  CELL  pcApparatus\|pc\|dataOut~32\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut~32 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 7 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.544      0.000 RR    IC  pcApparatus\|pc\|dataOut\[25\]\|d " "     2.544      0.000 RR    IC  pcApparatus\|pc\|dataOut\[25\]\|d" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[25] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.615      0.071 RR  CELL  PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\] " "     2.615      0.071 RR  CELL  PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[25] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.881      2.881  R        clock network delay " "     2.881      2.881  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.695     -1.186           clock pessimism " "     1.695     -1.186           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.695      0.000           clock uncertainty " "     1.695      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.695      0.000      uTh  PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\] " "     1.695      0.000      uTh  PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[25] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.615 " "Data Arrival Time  :     2.615" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.695 " "Data Required Time :     1.695" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.920  " "Slack              :     0.920 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820781 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 55.756 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 55.756" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820783 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820783 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820783 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 55.756  " "Path #1: Hold slack is 55.756 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : UiController:uiController\|SevenSeg:ss3\|dOut\[2\]~2_wirecell_OTERM69 " "From Node    : UiController:uiController\|SevenSeg:ss3\|dOut\[2\]~2_wirecell_OTERM69" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX2\[2\] " "To Node      : HEX2\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   251.372      1.372  F        clock network delay " "   251.372      1.372  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   251.372      0.000     uTco  UiController:uiController\|SevenSeg:ss3\|dOut\[2\]~2_wirecell_OTERM69 " "   251.372      0.000     uTco  UiController:uiController\|SevenSeg:ss3\|dOut\[2\]~2_wirecell_OTERM69" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss3|dOut[2]~2_wirecell_OTERM69 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   251.372      0.000 RR  CELL  uiController\|ss3\|dOut\[2\]~2_wirecell_NEW_REG68\|q " "   251.372      0.000 RR  CELL  uiController\|ss3\|dOut\[2\]~2_wirecell_NEW_REG68\|q" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss3|dOut[2]~2_wirecell_OTERM69 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.750      1.378 RR    IC  HEX2\[2\]~output\|i " "   252.750      1.378 RR    IC  HEX2\[2\]~output\|i" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[2]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   255.856      3.106 RR  CELL  HEX2\[2\]~output\|o " "   255.856      3.106 RR  CELL  HEX2\[2\]~output\|o" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[2]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   255.856      0.000 RR  CELL  HEX2\[2\] " "   255.856      0.000 RR  CELL  HEX2\[2\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000    200.000           latch edge time " "   200.000    200.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000      0.000  R        clock network delay " "   200.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.100      0.100           clock uncertainty " "   200.100      0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.100      0.000  R  oExt  HEX2\[2\] " "   200.100      0.000  R  oExt  HEX2\[2\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 13 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   255.856 " "Data Arrival Time  :   255.856" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   200.100 " "Data Required Time :   200.100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    55.756  " "Slack              :    55.756 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820784 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 8.333  " "Path #1: slack is 8.333 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.765      0.765 RR  CELL  CLOCK_50~input\|o " "     0.765      0.765 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.562      0.797 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     1.562      0.797 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.895      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     1.895      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.895      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     1.895      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.508     -4.403 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -2.508     -4.403 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.508      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -2.508      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.806      1.702 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.806      1.702 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      8.333           launch edge time " "     8.333      8.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           source latency " "     8.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           CLOCK_50 " "     8.333      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000 RR    IC  CLOCK_50~input\|i " "     8.333      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.098      0.765 RR  CELL  CLOCK_50~input\|o " "     9.098      0.765 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.862      0.764 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     9.862      0.764 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.174      0.312 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "    10.174      0.312 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.174      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "    10.174      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.029     -5.145 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "     5.029     -5.145 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.029      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "     5.029      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.504      1.475 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "     6.504      1.475 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.527      1.023           clock pessimism " "     7.527      1.023           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     8.333 " "Actual Width     :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     8.333 " "Slack            :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820786 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.741 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.741" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.741  " "Path #1: slack is 49.741 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50~input\|o " "Node             : CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000 FF    IC  CLOCK_50~input\|i " "    50.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.024      1.024 FF  CELL  CLOCK_50~input\|o " "    51.024      1.024 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLOCK_50 " "   100.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000 RR    IC  CLOCK_50~input\|i " "   100.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.765      0.765 RR  CELL  CLOCK_50~input\|o " "   100.765      0.765 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    49.741 " "Actual Width     :    49.741" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.741 " "Slack            :    49.741" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820788 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.569 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.569" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 248.569  " "Path #1: slack is 248.569 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10 " "Node             : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.765      0.765 RR  CELL  CLOCK_50~input\|o " "     0.765      0.765 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.562      0.797 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     1.562      0.797 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.895      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     1.895      0.333 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.895      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     1.895      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.508     -4.403 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -2.508     -4.403 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.508      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -2.508      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.806      1.702 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.806      1.702 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.275      1.081 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "     0.275      1.081 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.603      0.328 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "     0.603      0.328 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.376      1.773 RR    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "     2.376      1.773 RR    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.885      0.509 RF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10 " "     2.885      0.509 RF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           source latency " "   250.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           CLOCK_50 " "   250.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000 RR    IC  CLOCK_50~input\|i " "   250.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.765      0.765 RR  CELL  CLOCK_50~input\|o " "   250.765      0.765 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.529      0.764 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "   251.529      0.764 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.841      0.312 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "   251.841      0.312 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.841      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "   251.841      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   246.696     -5.145 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   246.696     -5.145 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   246.696      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "   246.696      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.171      1.475 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   248.171      1.475 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.135      0.964 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "   249.135      0.964 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.446      0.311 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "   249.446      0.311 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.888      1.442 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "   250.888      1.442 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   251.275      0.387 FR  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10 " "   251.275      0.387 FR  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a0~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   252.544      1.269           clock pessimism " "   252.544      1.269           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.090 " "Required Width   :     1.090" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   249.659 " "Actual Width     :   249.659" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   248.569 " "Slack            :   248.569" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284820790 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1511284820792 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1511284820940 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1511284823191 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823313 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823313 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1511284823313 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823314 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823314 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823314 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823314 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823314 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823314 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823314 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823314 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823314 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 144.497 " "Worst-case setup slack is 144.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  144.497         0.000 Clock10  " "  144.497         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.833         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  244.833         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511284823339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.457 " "Worst-case hold slack is 0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.457         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   53.149         0.000 Clock10  " "   53.149         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511284823364 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511284823371 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511284823377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.333 " "Worst-case minimum pulse width slack is 8.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.336         0.000 Clock10  " "   49.336         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  248.886         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  248.886         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511284823384 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 144.497 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 144.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 144.497  " "Path #1: Setup slack is 144.497 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : UiController:uiController\|SevenSeg:ss1\|dOut\[1\]~1_OTERM51 " "From Node    : UiController:uiController\|SevenSeg:ss1\|dOut\[1\]~1_OTERM51" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX0\[1\] " "To Node      : HEX0\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.944      0.944  F        clock network delay " "   250.944      0.944  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.944      0.000     uTco  UiController:uiController\|SevenSeg:ss1\|dOut\[1\]~1_OTERM51 " "   250.944      0.000     uTco  UiController:uiController\|SevenSeg:ss1\|dOut\[1\]~1_OTERM51" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss1|dOut[1]~1_OTERM51 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.944      0.000 FF  CELL  uiController\|ss1\|dOut\[1\]~1_NEW_REG50\|q " "   250.944      0.000 FF  CELL  uiController\|ss1\|dOut\[1\]~1_NEW_REG50\|q" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss1|dOut[1]~1_OTERM51 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   253.171      2.227 FF    IC  HEX0\[1\]~output\|i " "   253.171      2.227 FF    IC  HEX0\[1\]~output\|i" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 11 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   255.403      2.232 FF  CELL  HEX0\[1\]~output\|o " "   255.403      2.232 FF  CELL  HEX0\[1\]~output\|o" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 11 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   255.403      0.000 FF  CELL  HEX0\[1\] " "   255.403      0.000 FF  CELL  HEX0\[1\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 11 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000    300.000           latch edge time " "   300.000    300.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000  R        clock network delay " "   300.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   299.900     -0.100           clock uncertainty " "   299.900     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   399.900    100.000  F  oExt  HEX0\[1\] " "   399.900    100.000  F  oExt  HEX0\[1\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 11 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   255.403 " "Data Arrival Time  :   255.403" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   399.900 " "Data Required Time :   399.900" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   144.497  " "Slack              :   144.497 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823409 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 244.833 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 244.833" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 244.833  " "Path #1: Setup slack is 244.833 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a10~PORT_B_WRITE_ENABLE_REG " "From Node    : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a10~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Regfile:regfile\|data\[1\]\[14\]~DUPLICATE " "To Node      : Regfile:regfile\|data\[1\]\[14\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   251.478      1.478  F        clock network delay " "   251.478      1.478  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   251.478      0.000     uTco  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a10~PORT_B_WRITE_ENABLE_REG " "   251.478      0.000     uTco  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a10~PORT_B_WRITE_ENABLE_REG" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DMemController:dMemController|altsyncram:data_rtl_0|altsyncram_acn1:auto_generated|ram_block1a10~PORT_B_WRITE_ENABLE_REG } "NODE_NAME" } } { "db/altsyncram_acn1.tdf" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/db/altsyncram_acn1.tdf" 317 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   251.956      0.478 RF  CELL  dMemController\|data_rtl_0\|auto_generated\|ram_block1a10\|portbdataout\[4\] " "   251.956      0.478 RF  CELL  dMemController\|data_rtl_0\|auto_generated\|ram_block1a10\|portbdataout\[4\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DMemController:dMemController|altsyncram:data_rtl_0|altsyncram_acn1:auto_generated|ram_block1a14 } "NODE_NAME" } } { "db/altsyncram_acn1.tdf" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/db/altsyncram_acn1.tdf" 429 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.641      0.685 FF    IC  regfile_dataIn\[14\]~68\|dataf " "   252.641      0.685 FF    IC  regfile_dataIn\[14\]~68\|dataf" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regfile_dataIn[14]~68 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.681      0.040 FF  CELL  regfile_dataIn\[14\]~68\|combout " "   252.681      0.040 FF  CELL  regfile_dataIn\[14\]~68\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regfile_dataIn[14]~68 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   253.046      0.365 FF    IC  regfile_dataIn\[14\]~70\|datae " "   253.046      0.365 FF    IC  regfile_dataIn\[14\]~70\|datae" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regfile_dataIn[14]~70 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   253.166      0.120 FF  CELL  regfile_dataIn\[14\]~70\|combout " "   253.166      0.120 FF  CELL  regfile_dataIn\[14\]~70\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regfile_dataIn[14]~70 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 72 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   255.845      2.679 FF    IC  regfile\|data\[1\]\[14\]~DUPLICATE\|asdata " "   255.845      2.679 FF    IC  regfile\|data\[1\]\[14\]~DUPLICATE\|asdata" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Regfile:regfile|data[1][14]~DUPLICATE } "NODE_NAME" } } { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   256.108      0.263 FF  CELL  Regfile:regfile\|data\[1\]\[14\]~DUPLICATE " "   256.108      0.263 FF  CELL  Regfile:regfile\|data\[1\]\[14\]~DUPLICATE" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Regfile:regfile|data[1][14]~DUPLICATE } "NODE_NAME" } } { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.000    500.000           latch edge time " "   500.000    500.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.471      0.471  R        clock network delay " "   500.471      0.471  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   501.011      0.540           clock pessimism " "   501.011      0.540           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.941     -0.070           clock uncertainty " "   500.941     -0.070           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   500.941      0.000     uTsu  Regfile:regfile\|data\[1\]\[14\]~DUPLICATE " "   500.941      0.000     uTsu  Regfile:regfile\|data\[1\]\[14\]~DUPLICATE" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Regfile:regfile|data[1][14]~DUPLICATE } "NODE_NAME" } } { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   256.108 " "Data Arrival Time  :   256.108" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   500.941 " "Data Required Time :   500.941" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   244.833  " "Slack              :   244.833 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823430 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823451 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823451 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823451 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\] " "From Node    : PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\] " "To Node      : PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.460      0.460  R        clock network delay " "     0.460      0.460  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.460      0.000     uTco  PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\] " "     0.460      0.000     uTco  PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[25] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.460      0.000 FF  CELL  pcApparatus\|pc\|dataOut\[25\]\|q " "     0.460      0.000 FF  CELL  pcApparatus\|pc\|dataOut\[25\]\|q" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[25] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.596      0.136 FF    IC  pcApparatus\|Add3~105\|datac " "     0.596      0.136 FF    IC  pcApparatus\|Add3~105\|datac" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Add3~105 } "NODE_NAME" } } { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.693      0.097 FR  CELL  pcApparatus\|Add3~105\|sumout " "     0.693      0.097 FR  CELL  pcApparatus\|Add3~105\|sumout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Add3~105 } "NODE_NAME" } } { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.860      0.167 RR    IC  pcApparatus\|pc\|dataOut~32\|datae " "     0.860      0.167 RR    IC  pcApparatus\|pc\|dataOut~32\|datae" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut~32 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 7 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.925      0.065 RR  CELL  pcApparatus\|pc\|dataOut~32\|combout " "     0.925      0.065 RR  CELL  pcApparatus\|pc\|dataOut~32\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut~32 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 7 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.925      0.000 RR    IC  pcApparatus\|pc\|dataOut\[25\]\|d " "     0.925      0.000 RR    IC  pcApparatus\|pc\|dataOut\[25\]\|d" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[25] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.950      0.025 RR  CELL  PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\] " "     0.950      0.025 RR  CELL  PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[25] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.042      1.042  R        clock network delay " "     1.042      1.042  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.493     -0.549           clock pessimism " "     0.493     -0.549           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.493      0.000           clock uncertainty " "     0.493      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.493      0.000      uTh  PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\] " "     0.493      0.000      uTh  PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[25] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.950 " "Data Arrival Time  :     0.950" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.493 " "Data Required Time :     0.493" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823452 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 53.149 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 53.149" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 53.149  " "Path #1: Hold slack is 53.149 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : UiController:uiController\|SevenSeg:ss4\|dOut\[0\]~0_OTERM1 " "From Node    : UiController:uiController\|SevenSeg:ss4\|dOut\[0\]~0_OTERM1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX3\[0\] " "To Node      : HEX3\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.329      0.329  F        clock network delay " "   250.329      0.329  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.329      0.000     uTco  UiController:uiController\|SevenSeg:ss4\|dOut\[0\]~0_OTERM1 " "   250.329      0.000     uTco  UiController:uiController\|SevenSeg:ss4\|dOut\[0\]~0_OTERM1" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss4|dOut[0]~0_OTERM1 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.329      0.000 RR  CELL  uiController\|ss4\|dOut\[0\]~0_NEW_REG0\|q " "   250.329      0.000 RR  CELL  uiController\|ss4\|dOut\[0\]~0_NEW_REG0\|q" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss4|dOut[0]~0_OTERM1 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   251.136      0.807 RR    IC  HEX3\[0\]~output\|i " "   251.136      0.807 RR    IC  HEX3\[0\]~output\|i" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[0]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 15 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   253.249      2.113 RR  CELL  HEX3\[0\]~output\|o " "   253.249      2.113 RR  CELL  HEX3\[0\]~output\|o" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[0]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 15 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   253.249      0.000 RR  CELL  HEX3\[0\] " "   253.249      0.000 RR  CELL  HEX3\[0\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 15 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000    200.000           latch edge time " "   200.000    200.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000      0.000  R        clock network delay " "   200.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.100      0.100           clock uncertainty " "   200.100      0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.100      0.000  R  oExt  HEX3\[0\] " "   200.100      0.000  R  oExt  HEX3\[0\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 15 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   253.249 " "Data Arrival Time  :   253.249" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   200.100 " "Data Required Time :   200.100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    53.149  " "Slack              :    53.149 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823454 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823456 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823456 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823456 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 8.333  " "Path #1: slack is 8.333 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.239      0.239 RR  CELL  CLOCK_50~input\|o " "     0.239      0.239 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.584      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     0.584      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.742      0.158 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     0.742      0.158 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.742      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     0.742      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.829     -2.571 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -1.829     -2.571 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.829      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -1.829      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.866      0.963 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.866      0.963 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      8.333           launch edge time " "     8.333      8.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           source latency " "     8.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           CLOCK_50 " "     8.333      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000 RR    IC  CLOCK_50~input\|i " "     8.333      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.572      0.239 RR  CELL  CLOCK_50~input\|o " "     8.572      0.239 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.909      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     8.909      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.058      0.149 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     9.058      0.149 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.058      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     9.058      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.158     -2.900 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "     6.158     -2.900 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.158      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "     6.158      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.982      0.824 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "     6.982      0.824 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.467      0.485           clock pessimism " "     7.467      0.485           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     8.333 " "Actual Width     :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     8.333 " "Slack            :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823457 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.336 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.336" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.336  " "Path #1: slack is 49.336 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50~input\|o " "Node             : CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000 FF    IC  CLOCK_50~input\|i " "    50.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.903      0.903 FF  CELL  CLOCK_50~input\|o " "    50.903      0.903 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLOCK_50 " "   100.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000 RR    IC  CLOCK_50~input\|i " "   100.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.239      0.239 RR  CELL  CLOCK_50~input\|o " "   100.239      0.239 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    49.336 " "Actual Width     :    49.336" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.336 " "Slack            :    49.336" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823459 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.886 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.886" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 248.886  " "Path #1: slack is 248.886 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a10~portb_address_reg10 " "Node             : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a10~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.239      0.239 RR  CELL  CLOCK_50~input\|o " "     0.239      0.239 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.584      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     0.584      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.742      0.158 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     0.742      0.158 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.742      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     0.742      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.829     -2.571 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -1.829     -2.571 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.829      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -1.829      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.866      0.963 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.866      0.963 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.382      0.484 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "    -0.382      0.484 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.239      0.143 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "    -0.239      0.143 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.819      1.058 RR    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a10\|clk0 " "     0.819      1.058 RR    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a10\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.080      0.261 RF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a10~portb_address_reg10 " "     1.080      0.261 RF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a10~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           source latency " "   250.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           CLOCK_50 " "   250.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000 RR    IC  CLOCK_50~input\|i " "   250.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.239      0.239 RR  CELL  CLOCK_50~input\|o " "   250.239      0.239 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.576      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "   250.576      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.725      0.149 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "   250.725      0.149 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.725      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "   250.725      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   247.825     -2.900 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   247.825     -2.900 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   247.825      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "   247.825      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.649      0.824 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   248.649      0.824 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.078      0.429 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "   249.078      0.429 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.216      0.138 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "   249.216      0.138 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.135      0.919 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a10\|clk0 " "   250.135      0.919 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a10\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.332      0.197 FR  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a10~portb_address_reg10 " "   250.332      0.197 FR  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a10~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.918      0.586           clock pessimism " "   250.918      0.586           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   249.838 " "Actual Width     :   249.838" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   248.886 " "Slack            :   248.886" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823461 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1511284823463 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823904 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823904 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823904 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1511284823904 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823904 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823905 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823905 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823905 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823905 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823905 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823905 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823905 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823905 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 145.080 " "Worst-case setup slack is 145.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  145.080         0.000 Clock10  " "  145.080         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  245.300         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  245.300         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511284823929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.419 " "Worst-case hold slack is 0.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.419         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   52.789         0.000 Clock10  " "   52.789         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511284823954 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511284823960 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1511284823967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.333 " "Worst-case minimum pulse width slack is 8.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    8.333         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.286         0.000 Clock10  " "   49.286         0.000 Clock10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  248.886         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  248.886         0.000 PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1511284823973 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 145.080 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 145.080" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 145.080  " "Path #1: Setup slack is 145.080 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : UiController:uiController\|SevenSeg:ss1\|dOut\[1\]~1_OTERM51 " "From Node    : UiController:uiController\|SevenSeg:ss1\|dOut\[1\]~1_OTERM51" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX0\[1\] " "To Node      : HEX0\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.858      0.858  F        clock network delay " "   250.858      0.858  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.858      0.000     uTco  UiController:uiController\|SevenSeg:ss1\|dOut\[1\]~1_OTERM51 " "   250.858      0.000     uTco  UiController:uiController\|SevenSeg:ss1\|dOut\[1\]~1_OTERM51" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss1|dOut[1]~1_OTERM51 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.858      0.000 FF  CELL  uiController\|ss1\|dOut\[1\]~1_NEW_REG50\|q " "   250.858      0.000 FF  CELL  uiController\|ss1\|dOut\[1\]~1_NEW_REG50\|q" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss1|dOut[1]~1_OTERM51 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.788      1.930 FF    IC  HEX0\[1\]~output\|i " "   252.788      1.930 FF    IC  HEX0\[1\]~output\|i" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 11 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   254.820      2.032 FF  CELL  HEX0\[1\]~output\|o " "   254.820      2.032 FF  CELL  HEX0\[1\]~output\|o" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[1]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 11 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   254.820      0.000 FF  CELL  HEX0\[1\] " "   254.820      0.000 FF  CELL  HEX0\[1\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 11 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000    300.000           latch edge time " "   300.000    300.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   300.000      0.000  R        clock network delay " "   300.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   299.900     -0.100           clock uncertainty " "   299.900     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   399.900    100.000  F  oExt  HEX0\[1\] " "   399.900    100.000  F  oExt  HEX0\[1\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 11 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   254.820 " "Data Arrival Time  :   254.820" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   399.900 " "Data Required Time :   399.900" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   145.080  " "Slack              :   145.080 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284823999 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 245.300 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 245.300" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824021 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824021 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824021 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 245.300  " "Path #1: Setup slack is 245.300 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PcApparatus:pcApparatus\|Register:pc\|dataOut\[6\] " "From Node    : PcApparatus:pcApparatus\|Register:pc\|dataOut\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~porta_we_reg " "To Node      : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.966      0.966  R        clock network delay " "     0.966      0.966  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.966      0.000     uTco  PcApparatus:pcApparatus\|Register:pc\|dataOut\[6\] " "     0.966      0.000     uTco  PcApparatus:pcApparatus\|Register:pc\|dataOut\[6\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[6] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.966      0.000 RR  CELL  pcApparatus\|pc\|dataOut\[6\]\|q " "     0.966      0.000 RR  CELL  pcApparatus\|pc\|dataOut\[6\]\|q" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[6] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.229      0.263 RR    IC  instMem\|data~5\|datad " "     1.229      0.263 RR    IC  instMem\|data~5\|datad" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstMemory:instMem|data~5 } "NODE_NAME" } } { "InstMemory.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/InstMemory.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.379      0.150 RF  CELL  instMem\|data~5\|combout " "     1.379      0.150 RF  CELL  instMem\|data~5\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstMemory:instMem|data~5 } "NODE_NAME" } } { "InstMemory.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/InstMemory.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.512      0.133 FF    IC  instMem\|data~17\|datac " "     1.512      0.133 FF    IC  instMem\|data~17\|datac" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstMemory:instMem|data~17 } "NODE_NAME" } } { "InstMemory.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/InstMemory.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.709      0.197 FF  CELL  instMem\|data~17\|combout " "     1.709      0.197 FF  CELL  instMem\|data~17\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { InstMemory:instMem|data~17 } "NODE_NAME" } } { "InstMemory.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/InstMemory.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.341      0.632 FF    IC  regfile\|Mux25~0\|datac " "     2.341      0.632 FF    IC  regfile\|Mux25~0\|datac" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Regfile:regfile|Mux25~0 } "NODE_NAME" } } { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 21 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.544      0.203 FF  CELL  regfile\|Mux25~0\|combout " "     2.544      0.203 FF  CELL  regfile\|Mux25~0\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Regfile:regfile|Mux25~0 } "NODE_NAME" } } { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 21 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.945      0.401 FF    IC  Add1~53\|datad " "     2.945      0.401 FF    IC  Add1~53\|datad" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add1~53 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.167      0.222 FF  CELL  Add1~53\|cout " "     3.167      0.222 FF  CELL  Add1~53\|cout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add1~54 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.167      0.000 FF    IC  Add1~49\|cin " "     3.167      0.000 FF    IC  Add1~49\|cin" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add1~49 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.167      0.000 FF  CELL  Add1~49\|cout " "     3.167      0.000 FF  CELL  Add1~49\|cout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add1~50 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.167      0.000 FF    IC  Add1~121\|cin " "     3.167      0.000 FF    IC  Add1~121\|cin" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add1~121 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.307      0.140 FF  CELL  Add1~121\|sumout " "     3.307      0.140 FF  CELL  Add1~121\|sumout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Add1~121 } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.737      0.430 FF    IC  ioController\|Equal0~5\|dataa " "     3.737      0.430 FF    IC  ioController\|Equal0~5\|dataa" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IoController:ioController|Equal0~5 } "NODE_NAME" } } { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 28 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.946      0.209 FR  CELL  ioController\|Equal0~5\|combout " "     3.946      0.209 FR  CELL  ioController\|Equal0~5\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IoController:ioController|Equal0~5 } "NODE_NAME" } } { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 28 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.043      0.097 RR    IC  ioController\|Equal0~6\|datac " "     4.043      0.097 RR    IC  ioController\|Equal0~6\|datac" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IoController:ioController|Equal0~6 } "NODE_NAME" } } { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 28 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.217      0.174 RR  CELL  ioController\|Equal0~6\|combout " "     4.217      0.174 RR  CELL  ioController\|Equal0~6\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IoController:ioController|Equal0~6 } "NODE_NAME" } } { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 28 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.436      0.219 RR    IC  ioController\|Equal0~7\|datae " "     4.436      0.219 RR    IC  ioController\|Equal0~7\|datae" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IoController:ioController|Equal0~7 } "NODE_NAME" } } { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 28 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.528      0.092 RR  CELL  ioController\|Equal0~7\|combout " "     4.528      0.092 RR  CELL  ioController\|Equal0~7\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IoController:ioController|Equal0~7 } "NODE_NAME" } } { "IoController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/IoController.v" 28 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.654      0.126 RR    IC  dMemController\|data~0\|dataf " "     4.654      0.126 RR    IC  dMemController\|data~0\|dataf" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DMemController:dMemController|data~0 } "NODE_NAME" } } { "DMemController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/DMemController.v" 15 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.697      0.043 RF  CELL  dMemController\|data~0\|combout " "     4.697      0.043 RF  CELL  dMemController\|data~0\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DMemController:dMemController|data~0 } "NODE_NAME" } } { "DMemController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/DMemController.v" 15 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.157      0.460 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a16\|portawe " "     5.157      0.460 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a16\|portawe" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DMemController:dMemController|altsyncram:data_rtl_0|altsyncram_acn1:auto_generated|ram_block1a16 } "NODE_NAME" } } { "db/altsyncram_acn1.tdf" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/db/altsyncram_acn1.tdf" 485 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.941      0.784 FF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~porta_we_reg " "     5.941      0.784 FF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~porta_we_reg" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DMemController:dMemController|altsyncram:data_rtl_0|altsyncram_acn1:auto_generated|ram_block1a16~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_acn1.tdf" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/db/altsyncram_acn1.tdf" 485 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           latch edge time " "   250.000    250.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.794      0.794  F        clock network delay " "   250.794      0.794  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   251.311      0.517           clock pessimism " "   251.311      0.517           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   251.241     -0.070           clock uncertainty " "   251.241     -0.070           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   251.241      0.000     uTsu  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~porta_we_reg " "   251.241      0.000     uTsu  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~porta_we_reg" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DMemController:dMemController|altsyncram:data_rtl_0|altsyncram_acn1:auto_generated|ram_block1a16~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_acn1.tdf" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/db/altsyncram_acn1.tdf" 485 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.941 " "Data Arrival Time  :     5.941" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   251.241 " "Data Required Time :   251.241" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   245.300  " "Slack              :   245.300 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824022 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.419 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.419" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.419  " "Path #1: Hold slack is 0.419 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\] " "From Node    : PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\] " "To Node      : PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.409      0.409  R        clock network delay " "     0.409      0.409  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.409      0.000     uTco  PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\] " "     0.409      0.000     uTco  PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[25] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.409      0.000 FF  CELL  pcApparatus\|pc\|dataOut\[25\]\|q " "     0.409      0.000 FF  CELL  pcApparatus\|pc\|dataOut\[25\]\|q" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[25] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.529      0.120 FF    IC  pcApparatus\|Add3~105\|datac " "     0.529      0.120 FF    IC  pcApparatus\|Add3~105\|datac" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Add3~105 } "NODE_NAME" } } { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.626      0.097 FR  CELL  pcApparatus\|Add3~105\|sumout " "     0.626      0.097 FR  CELL  pcApparatus\|Add3~105\|sumout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Add3~105 } "NODE_NAME" } } { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.771      0.145 RR    IC  pcApparatus\|pc\|dataOut~32\|datae " "     0.771      0.145 RR    IC  pcApparatus\|pc\|dataOut~32\|datae" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut~32 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 7 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.833      0.062 RR  CELL  pcApparatus\|pc\|dataOut~32\|combout " "     0.833      0.062 RR  CELL  pcApparatus\|pc\|dataOut~32\|combout" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut~32 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 7 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.833      0.000 RR    IC  pcApparatus\|pc\|dataOut\[25\]\|d " "     0.833      0.000 RR    IC  pcApparatus\|pc\|dataOut\[25\]\|d" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[25] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.857      0.024 RR  CELL  PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\] " "     0.857      0.024 RR  CELL  PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[25] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.964      0.964  R        clock network delay " "     0.964      0.964  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.438     -0.526           clock pessimism " "     0.438     -0.526           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.438      0.000           clock uncertainty " "     0.438      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.438      0.000      uTh  PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\] " "     0.438      0.000      uTh  PcApparatus:pcApparatus\|Register:pc\|dataOut\[25\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PcApparatus:pcApparatus|Register:pc|dataOut[25] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.857 " "Data Arrival Time  :     0.857" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.438 " "Data Required Time :     0.438" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.419  " "Slack              :     0.419 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824044 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 52.789 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 52.789" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock10\}\] " "-to_clock \[get_clocks \{Clock10\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 52.789  " "Path #1: Hold slack is 52.789 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : UiController:uiController\|SevenSeg:ss4\|dOut\[0\]~0_OTERM1 " "From Node    : UiController:uiController\|SevenSeg:ss4\|dOut\[0\]~0_OTERM1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : HEX3\[0\] " "To Node      : HEX3\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock10 " "Latch Clock  : Clock10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.282      0.282  F        clock network delay " "   250.282      0.282  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.282      0.000     uTco  UiController:uiController\|SevenSeg:ss4\|dOut\[0\]~0_OTERM1 " "   250.282      0.000     uTco  UiController:uiController\|SevenSeg:ss4\|dOut\[0\]~0_OTERM1" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss4|dOut[0]~0_OTERM1 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.282      0.000 RR  CELL  uiController\|ss4\|dOut\[0\]~0_NEW_REG0\|q " "   250.282      0.000 RR  CELL  uiController\|ss4\|dOut\[0\]~0_NEW_REG0\|q" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UiController:uiController|SevenSeg:ss4|dOut[0]~0_OTERM1 } "NODE_NAME" } } { "SevenSeg.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SevenSeg.v" 3 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   250.991      0.709 RR    IC  HEX3\[0\]~output\|i " "   250.991      0.709 RR    IC  HEX3\[0\]~output\|i" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[0]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 15 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.889      1.898 RR  CELL  HEX3\[0\]~output\|o " "   252.889      1.898 RR  CELL  HEX3\[0\]~output\|o" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[0]~output } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 15 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   252.889      0.000 RR  CELL  HEX3\[0\] " "   252.889      0.000 RR  CELL  HEX3\[0\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 15 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000    200.000           latch edge time " "   200.000    200.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.000      0.000  R        clock network delay " "   200.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.100      0.100           clock uncertainty " "   200.100      0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   200.100      0.000  R  oExt  HEX3\[0\] " "   200.100      0.000  R  oExt  HEX3\[0\]" {  } { { "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } } { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 15 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :   252.889 " "Data Arrival Time  :   252.889" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   200.100 " "Data Required Time :   200.100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    52.789  " "Slack              :    52.789 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824047 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.333" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824049 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824049 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824049 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824049 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 8.333  " "Path #1: slack is 8.333 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Node             : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.213      0.213 RR  CELL  CLOCK_50~input\|o " "     0.213      0.213 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.558      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     0.558      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.711      0.153 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     0.711      0.153 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.711      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     0.711      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.825     -2.536 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -1.825     -2.536 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.825      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -1.825      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.904      0.921 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.904      0.921 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      8.333           launch edge time " "     8.333      8.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           source latency " "     8.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000           CLOCK_50 " "     8.333      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.333      0.000 RR    IC  CLOCK_50~input\|i " "     8.333      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.546      0.213 RR  CELL  CLOCK_50~input\|o " "     8.546      0.213 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.883      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     8.883      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.026      0.143 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     9.026      0.143 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.026      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     9.026      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.170     -2.856 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "     6.170     -2.856 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.170      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "     6.170      0.000 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.967      0.797 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "     6.967      0.797 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.429      0.462           clock pessimism " "     7.429      0.462           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     8.333 " "Actual Width     :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     8.333 " "Slack            :     8.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824050 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.286 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.286" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock10\}\] " "Targets: \[get_clocks \{Clock10\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824051 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824051 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824051 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824051 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.286  " "Path #1: slack is 49.286 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50~input\|o " "Node             : CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock10 " "Clock            : Clock10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLOCK_50 " "    50.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000 FF    IC  CLOCK_50~input\|i " "    50.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.927      0.927 FF  CELL  CLOCK_50~input\|o " "    50.927      0.927 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLOCK_50 " "   100.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000 RR    IC  CLOCK_50~input\|i " "   100.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.213      0.213 RR  CELL  CLOCK_50~input\|o " "   100.213      0.213 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    49.286 " "Actual Width     :    49.286" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.286 " "Slack            :    49.286" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824052 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.886 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 248.886" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\] " "Targets: \[get_clocks \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 248.886  " "Path #1: slack is 248.886 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~portb_address_reg10 " "Node             : DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Clock            : PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.213      0.213 RR  CELL  CLOCK_50~input\|o " "     0.213      0.213 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.558      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "     0.558      0.345 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.711      0.153 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "     0.711      0.153 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.711      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "     0.711      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.825     -2.536 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "    -1.825     -2.536 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.825      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "    -1.825      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.904      0.921 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "    -0.904      0.921 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.420      0.484 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "    -0.420      0.484 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.274      0.146 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "    -0.274      0.146 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.771      1.045 RR    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a16\|clk0 " "     0.771      1.045 RR    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a16\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.025      0.254 RF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~portb_address_reg10 " "     1.025      0.254 RF  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000    250.000           launch edge time " "   250.000    250.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           source latency " "   250.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000           CLOCK_50 " "   250.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.000      0.000 RR    IC  CLOCK_50~input\|i " "   250.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.213      0.213 RR  CELL  CLOCK_50~input\|o " "   250.213      0.213 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.550      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\] " "   250.550      0.337 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkin\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.693      0.143 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout " "   250.693      0.143 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT\|clkout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.693      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin " "   250.693      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   247.837     -2.856 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   247.837     -2.856 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   247.837      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\] " "   247.837      0.000 RR    IC  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   248.634      0.797 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   248.634      0.797 RR  CELL  PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.063      0.429 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk " "   249.063      0.429 FF    IC  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   249.204      0.141 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk " "   249.204      0.141 FF  CELL  PLL_inst\|pll_inst\|altera_pll_i\|outclk_wire\[0\]~CLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.107      0.903 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a16\|clk0 " "   250.107      0.903 FF    IC  dMemController\|data_rtl_0\|auto_generated\|ram_block1a16\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.299      0.192 FR  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~portb_address_reg10 " "   250.299      0.192 FR  CELL  DMemController:dMemController\|altsyncram:data_rtl_0\|altsyncram_acn1:auto_generated\|ram_block1a16~portb_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   250.863      0.564           clock pessimism " "   250.863      0.564           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   249.838 " "Actual Width     :   249.838" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :   248.886 " "Slack            :   248.886" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1511284824053 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1511284825294 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1511284825295 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.sta.smsg " "Generated suppressed messages file C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1511284825387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 60 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1091 " "Peak virtual memory: 1091 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511284825458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 12:20:25 2017 " "Processing ended: Tue Nov 21 12:20:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511284825458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511284825458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511284825458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511284825458 ""}
