// Seed: 741879251
module module_0 (
    input  wor  id_0,
    output wire id_1
);
  wire id_3 = id_3;
  assign id_1 = id_3;
  wire id_4;
  wire id_5;
  id_6 :
  assert property (@(posedge 1) 1)
  else $display;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    output tri1 id_2,
    output tri id_3
);
  wire id_5;
  wire id_6, id_7;
  wire id_8;
  final begin
    id_2 = 1;
  end
  wire id_9 = id_9;
  wire id_10, id_11, id_12, id_13, id_14;
  module_0(
      id_0, id_3
  );
  wire id_15 = 1'b0;
  wire id_16;
endmodule
