#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov 25 15:48:57 2019
# Process ID: 15920
# Current directory: D:/CPU/CPU_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13600 D:\CPU\CPU_project\CPU.xpr
# Log file: D:/CPU/CPU_project/vivado.log
# Journal file: D:/CPU/CPU_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CPU/CPU_project/CPU.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench_my.tcl
update_files -from_files D:/CPU/CPU_code/testbench/testbench.v -to_files D:/CPU/CPU_code/testbench_my.v -filesets [get_filesets *]
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench.tcl
current_sim simulation_1
close_sim
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench.tcl
run all
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench.tcl
run all
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench.tcl
run all
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench.tcl
restart
run all
restart
run all
restart
restart
run all
restart
run all
restart
run all
restart
run all
restart
run 200 ns
run all
restart
run all
restart
run all
restart
run all
restart
run all
restart
run all
restart
run 350 ns
restart
run 360 ns
save_wave_config {D:/CPU/CPU_project/testbench_my_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench.tcl
restart
run all
save_wave_config {D:/CPU/CPU_project/testbench_my_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench.tcl
save_wave_config {D:/CPU/CPU_project/testbench_my_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench.tcl
run all
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench.tcl
synth_design -rtl -name rtl_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench.tcl
restart
run 355 ns
run 355 ns
run 355 ns
save_wave_config {D:/CPU/CPU_project/testbench_my_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/CPU/CPU_project/testbench_my_behav.wcfg
source testbench.tcl
run all
restart
run all
restart
run all
close_sim
