// Seed: 128538122
module module_0;
  wire id_1;
  assign module_1.id_9 = 0;
  wire id_2;
endmodule
module module_1 (
    output tri1 id_0,
    output wire id_1,
    output wor id_2,
    input uwire id_3,
    input tri0 id_4,
    input wand id_5,
    output wor id_6,
    input tri1 id_7
    , id_15,
    input wor id_8,
    input tri0 id_9,
    output supply1 id_10,
    input tri0 id_11,
    input supply0 id_12,
    input uwire id_13
);
  logic id_16;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_6 = 32'd11
) (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  module_0 modCall_1 ();
  output wire id_1;
  wire id_4[-1 : -1];
  wire id_5, _id_6, id_7[id_6 : -1 'b0];
  assign id_2 = -id_3;
endmodule
