// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module system_v_frmbuf_wr_0_1_MultiPixStream2Bytes (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        StrmMPix_V_val_0_V_dout,
        StrmMPix_V_val_0_V_empty_n,
        StrmMPix_V_val_0_V_read,
        StrmMPix_V_val_1_V_dout,
        StrmMPix_V_val_1_V_empty_n,
        StrmMPix_V_val_1_V_read,
        StrmMPix_V_val_2_V_dout,
        StrmMPix_V_val_2_V_empty_n,
        StrmMPix_V_val_2_V_read,
        bytes_plane0_V_V_din,
        bytes_plane0_V_V_full_n,
        bytes_plane0_V_V_write,
        bytes_plane1_V_V_din,
        bytes_plane1_V_V_full_n,
        bytes_plane1_V_V_write,
        Height,
        tmp_8_loc_dout,
        tmp_8_loc_empty_n,
        tmp_8_loc_read,
        tmp_9_loc_dout,
        tmp_9_loc_empty_n,
        tmp_9_loc_read,
        tmp_8_loc_out_din,
        tmp_8_loc_out_full_n,
        tmp_8_loc_out_write,
        tmp_9_loc_out_din,
        tmp_9_loc_out_full_n,
        tmp_9_loc_out_write
);

parameter    ap_ST_fsm_state1 = 21'd1;
parameter    ap_ST_fsm_state2 = 21'd2;
parameter    ap_ST_fsm_pp0_stage0 = 21'd4;
parameter    ap_ST_fsm_pp0_stage1 = 21'd8;
parameter    ap_ST_fsm_pp0_stage2 = 21'd16;
parameter    ap_ST_fsm_pp0_stage3 = 21'd32;
parameter    ap_ST_fsm_pp0_stage4 = 21'd64;
parameter    ap_ST_fsm_pp0_stage5 = 21'd128;
parameter    ap_ST_fsm_pp0_stage6 = 21'd256;
parameter    ap_ST_fsm_pp0_stage7 = 21'd512;
parameter    ap_ST_fsm_state13 = 21'd1024;
parameter    ap_ST_fsm_pp1_stage0 = 21'd2048;
parameter    ap_ST_fsm_pp1_stage1 = 21'd4096;
parameter    ap_ST_fsm_pp1_stage2 = 21'd8192;
parameter    ap_ST_fsm_pp1_stage3 = 21'd16384;
parameter    ap_ST_fsm_state20 = 21'd32768;
parameter    ap_ST_fsm_pp2_stage0 = 21'd65536;
parameter    ap_ST_fsm_pp2_stage1 = 21'd131072;
parameter    ap_ST_fsm_pp2_stage2 = 21'd262144;
parameter    ap_ST_fsm_pp2_stage3 = 21'd524288;
parameter    ap_ST_fsm_state27 = 21'd1048576;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] StrmMPix_V_val_0_V_dout;
input   StrmMPix_V_val_0_V_empty_n;
output   StrmMPix_V_val_0_V_read;
input  [7:0] StrmMPix_V_val_1_V_dout;
input   StrmMPix_V_val_1_V_empty_n;
output   StrmMPix_V_val_1_V_read;
input  [7:0] StrmMPix_V_val_2_V_dout;
input   StrmMPix_V_val_2_V_empty_n;
output   StrmMPix_V_val_2_V_read;
output  [63:0] bytes_plane0_V_V_din;
input   bytes_plane0_V_V_full_n;
output   bytes_plane0_V_V_write;
output  [63:0] bytes_plane1_V_V_din;
input   bytes_plane1_V_V_full_n;
output   bytes_plane1_V_V_write;
input  [15:0] Height;
input  [15:0] tmp_8_loc_dout;
input   tmp_8_loc_empty_n;
output   tmp_8_loc_read;
input  [7:0] tmp_9_loc_dout;
input   tmp_9_loc_empty_n;
output   tmp_9_loc_read;
output  [15:0] tmp_8_loc_out_din;
input   tmp_8_loc_out_full_n;
output   tmp_8_loc_out_write;
output  [7:0] tmp_9_loc_out_din;
input   tmp_9_loc_out_full_n;
output   tmp_9_loc_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[63:0] bytes_plane0_V_V_din;
reg bytes_plane0_V_V_write;
reg bytes_plane1_V_V_write;
reg tmp_8_loc_read;
reg tmp_9_loc_read;
reg tmp_8_loc_out_write;
reg tmp_9_loc_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    StrmMPix_V_val_0_V_blk_n;
wire    ap_CS_fsm_pp2_stage1;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_pp2_stage1;
reg   [0:0] exitcond2_reg_1879;
reg   [0:0] or_cond_i_i_reg_1890;
wire    ap_CS_fsm_pp2_stage2;
wire    ap_block_pp2_stage2;
reg   [0:0] or_cond_1_i_i_reg_1904;
wire    ap_CS_fsm_pp2_stage3;
wire    ap_block_pp2_stage3;
reg   [0:0] or_cond_2_i_i_reg_1933;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [0:0] or_cond_3_i_i_reg_1937;
wire    ap_CS_fsm_pp1_stage1;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage1;
reg   [0:0] exitcond1_reg_1797;
reg   [0:0] or_cond1_i_i_reg_1808;
wire    ap_CS_fsm_pp1_stage2;
wire    ap_block_pp1_stage2;
reg   [0:0] or_cond1_1_i_i_reg_1822;
wire    ap_CS_fsm_pp1_stage3;
wire    ap_block_pp1_stage3;
reg   [0:0] or_cond1_2_i_i_reg_1851;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] or_cond1_3_i_i_reg_1855;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] exitcond_reg_1651;
reg   [0:0] or_cond2_i_i_reg_1666;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg   [0:0] or_cond2_1_i_i_reg_1684;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
reg   [0:0] or_cond2_2_i_i_reg_1713;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
reg   [0:0] or_cond2_3_i_i_reg_1727;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
reg   [0:0] or_cond2_4_i_i_reg_1741;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
reg   [0:0] or_cond2_5_i_i_reg_1755;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
reg   [0:0] or_cond2_6_i_i_reg_1759;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] or_cond2_7_i_i_reg_1763;
reg    StrmMPix_V_val_1_V_blk_n;
reg    StrmMPix_V_val_2_V_blk_n;
reg    bytes_plane0_V_V_blk_n;
reg   [0:0] exitcond2_reg_1879_pp2_iter1_reg;
reg   [0:0] exitcond1_reg_1797_pp1_iter1_reg;
reg    bytes_plane1_V_V_blk_n;
reg   [0:0] tmp_10_reg_1620;
reg   [0:0] tmp_15_reg_1670;
reg   [0:0] tmp_15_reg_1670_pp0_iter1_reg;
reg    tmp_8_loc_blk_n;
reg    tmp_9_loc_blk_n;
reg    tmp_8_loc_out_blk_n;
reg    tmp_9_loc_out_blk_n;
reg   [13:0] x1_i_i_reg_381;
reg   [7:0] pix_val_V_1_13_i_i_reg_393;
reg   [7:0] pix_val_V_0_13_i_i_reg_403;
reg   [7:0] pix_val_V_1_14_i_i_reg_413;
reg   [7:0] pix_val_V_0_14_i_i_reg_424;
reg   [7:0] pix_val_V_1_15_i_i_reg_435;
reg   [7:0] pix_val_V_0_15_i_i_reg_446;
reg   [7:0] pix_val_V_1_16_i_i_reg_457;
reg   [7:0] pix_val_V_0_16_i_i_reg_468;
reg   [7:0] pix_val_V_1_17_i_i_reg_479;
reg   [7:0] pix_val_V_0_17_i_i_reg_490;
reg   [7:0] pix_val_V_1_18_i_i_reg_501;
reg   [7:0] pix_val_V_0_18_i_i_reg_512;
reg   [13:0] x7_i_i_reg_563;
reg   [7:0] pix_val_V_1_8_i_i_reg_575;
reg   [7:0] pix_val_V_0_8_i_i_reg_585;
reg   [7:0] pix_val_V_1_9_i_i_reg_595;
reg   [7:0] pix_val_V_0_9_i_i_reg_606;
reg   [13:0] x_i_i_reg_657;
reg   [7:0] pix_val_V_1_2_i_i_reg_669;
reg   [7:0] pix_val_V_0_2_i_i_reg_679;
reg   [7:0] pix_val_V_1_3_i_i_reg_689;
reg   [7:0] pix_val_V_0_3_i_i_reg_700;
reg    ap_block_state1;
reg   [7:0] tmp_9_loc_read_reg_1443;
wire   [0:0] icmp_fu_791_p2;
reg   [0:0] icmp_reg_1450;
wire   [0:0] tmp_i_i_fu_797_p2;
reg   [0:0] tmp_i_i_reg_1454;
wire   [0:0] icmp1_fu_819_p2;
reg   [0:0] icmp1_reg_1458;
wire   [0:0] tmp_i_i_78_fu_825_p2;
reg   [0:0] tmp_i_i_78_reg_1462;
wire   [0:0] tmp_6_i_i_fu_831_p2;
reg   [0:0] tmp_6_i_i_reg_1466;
wire   [0:0] icmp4_fu_853_p2;
reg   [0:0] icmp4_reg_1470;
wire   [13:0] loopWidth_2_cast34_i_fu_873_p4;
reg   [13:0] loopWidth_2_cast34_i_reg_1486;
wire   [0:0] tmp_13_i_i_fu_887_p2;
reg   [0:0] tmp_13_i_i_reg_1491;
wire  signed [14:0] tmp_15_cast_i_i_fu_907_p1;
reg  signed [14:0] tmp_15_cast_i_i_reg_1496;
wire   [0:0] tmp_271_i_i_fu_911_p2;
reg   [0:0] tmp_271_i_i_reg_1501;
wire   [0:0] icmp5_fu_927_p2;
reg   [0:0] icmp5_reg_1506;
wire   [0:0] tmp_27_2_i_i_fu_933_p2;
reg   [0:0] tmp_27_2_i_i_reg_1511;
wire   [0:0] icmp6_fu_949_p2;
reg   [0:0] icmp6_reg_1516;
wire   [0:0] tmp_27_4_i_i_fu_955_p2;
reg   [0:0] tmp_27_4_i_i_reg_1521;
wire   [0:0] tmp_27_5_i_i_fu_961_p2;
reg   [0:0] tmp_27_5_i_i_reg_1526;
wire   [0:0] tmp_27_6_i_i_fu_967_p2;
reg   [0:0] tmp_27_6_i_i_reg_1531;
wire   [13:0] loopWidth_1_cast36_i_fu_983_p4;
reg   [13:0] loopWidth_1_cast36_i_reg_1548;
wire   [0:0] grp_fu_761_p2;
reg   [0:0] tmp_9_i_i_reg_1553;
wire  signed [14:0] tmp_11_cast_i_i_fu_1011_p1;
reg  signed [14:0] tmp_11_cast_i_i_reg_1558;
wire   [0:0] tmp_251_i_i_fu_1015_p2;
reg   [0:0] tmp_251_i_i_reg_1563;
wire   [0:0] icmp3_fu_1031_p2;
reg   [0:0] icmp3_reg_1568;
wire   [0:0] tmp_25_2_i_i_fu_1037_p2;
reg   [0:0] tmp_25_2_i_i_reg_1573;
wire   [13:0] loopWidth_cast38_i_i_fu_1053_p4;
reg   [13:0] loopWidth_cast38_i_i_reg_1590;
reg   [0:0] tmp_3_i_i_reg_1595;
wire  signed [14:0] tmp_5_cast_i_i_fu_1081_p1;
reg  signed [14:0] tmp_5_cast_i_i_reg_1600;
wire   [0:0] tmp_231_i_i_fu_1085_p2;
reg   [0:0] tmp_231_i_i_reg_1605;
wire   [0:0] icmp2_fu_1101_p2;
reg   [0:0] icmp2_reg_1610;
wire   [0:0] tmp_23_2_i_i_fu_1107_p2;
reg   [0:0] tmp_23_2_i_i_reg_1615;
wire   [0:0] tmp_10_fu_1113_p1;
wire    ap_CS_fsm_state2;
wire   [0:0] exitcond3_i_i_fu_1117_p2;
wire   [15:0] y_2_fu_1122_p2;
reg   [15:0] y_2_reg_1628;
wire   [0:0] exitcond2_i_i_fu_1128_p2;
wire   [15:0] y_1_fu_1133_p2;
reg   [15:0] y_1_reg_1637;
wire   [0:0] exitcond1_i_i_fu_1139_p2;
wire   [15:0] y_fu_1144_p2;
reg   [15:0] y_reg_1646;
wire   [0:0] exitcond_fu_1150_p2;
wire    ap_block_state3_pp0_stage0_iter0;
wire    StrmMPix_V_val_0_V0_status;
reg    ap_predicate_op222_read_state11;
reg    ap_block_state11_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond_reg_1651_pp0_iter1_reg;
wire   [0:0] tmp_24_i_i_fu_1159_p2;
reg   [0:0] tmp_24_i_i_reg_1655;
wire   [0:0] or_cond2_i_i_fu_1164_p2;
wire   [0:0] tmp_15_fu_1190_p2;
reg    ap_predicate_op161_read_state4;
reg    ap_block_state4_pp0_stage1_iter0;
reg    ap_predicate_op234_write_state12;
reg    ap_block_state12_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
wire   [0:0] or_cond2_1_i_i_fu_1196_p2;
reg    ap_predicate_op174_read_state5;
reg    ap_block_state5_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_11001;
wire   [13:0] x_2_fu_1206_p2;
reg   [13:0] x_2_reg_1698;
wire   [0:0] or_cond2_2_i_i_fu_1212_p2;
reg    ap_predicate_op182_read_state6;
reg    ap_block_state6_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
wire   [0:0] or_cond2_3_i_i_fu_1216_p2;
reg    ap_predicate_op190_read_state7;
reg    ap_block_state7_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
wire   [0:0] or_cond2_4_i_i_fu_1220_p2;
reg    ap_predicate_op198_read_state8;
reg    ap_block_state8_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
wire   [0:0] or_cond2_5_i_i_fu_1224_p2;
wire   [0:0] or_cond2_6_i_i_fu_1228_p2;
wire   [0:0] or_cond2_7_i_i_fu_1232_p2;
reg    ap_predicate_op208_read_state9;
reg    ap_block_state9_pp0_stage6_iter0;
reg    ap_block_pp0_stage6_11001;
reg    ap_predicate_op215_read_state10;
reg    ap_block_state10_pp0_stage7_iter0;
reg    ap_block_pp0_stage7_11001;
wire   [0:0] exitcond1_fu_1288_p2;
wire    ap_block_state14_pp1_stage0_iter0;
reg    ap_predicate_op276_read_state18;
reg    ap_block_state18_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [0:0] tmp_21_i_i_fu_1297_p2;
reg   [0:0] tmp_21_i_i_reg_1801;
wire   [0:0] or_cond1_i_i_fu_1302_p2;
reg    ap_predicate_op247_read_state15;
reg    ap_block_state15_pp1_stage1_iter0;
reg    ap_block_state19_pp1_stage1_iter1;
reg    ap_block_pp1_stage1_11001;
wire   [0:0] or_cond1_1_i_i_fu_1307_p2;
reg    ap_predicate_op260_read_state16;
reg    ap_block_state16_pp1_stage2_iter0;
reg    ap_block_pp1_stage2_11001;
wire   [13:0] x_1_fu_1317_p2;
reg   [13:0] x_1_reg_1836;
wire   [0:0] or_cond1_2_i_i_fu_1323_p2;
wire   [0:0] or_cond1_3_i_i_fu_1327_p2;
reg    ap_predicate_op269_read_state17;
reg    ap_block_state17_pp1_stage3_iter0;
reg    ap_block_pp1_stage3_11001;
wire   [0:0] exitcond2_fu_1362_p2;
wire    ap_block_state21_pp2_stage0_iter0;
reg    ap_predicate_op327_read_state25;
reg    ap_block_state25_pp2_stage0_iter1;
reg    ap_block_pp2_stage0_11001;
wire   [0:0] tmp_17_i_i_fu_1371_p2;
reg   [0:0] tmp_17_i_i_reg_1883;
wire   [0:0] or_cond_i_i_fu_1376_p2;
reg    ap_predicate_op298_read_state22;
reg    ap_block_state22_pp2_stage1_iter0;
reg    ap_block_state26_pp2_stage1_iter1;
reg    ap_block_pp2_stage1_11001;
wire   [0:0] or_cond_1_i_i_fu_1381_p2;
reg    ap_predicate_op311_read_state23;
reg    ap_block_state23_pp2_stage2_iter0;
reg    ap_block_pp2_stage2_11001;
wire   [13:0] x_fu_1391_p2;
reg   [13:0] x_reg_1918;
wire   [0:0] or_cond_2_i_i_fu_1397_p2;
wire   [0:0] or_cond_3_i_i_fu_1401_p2;
reg    ap_predicate_op320_read_state24;
reg    ap_block_state24_pp2_stage3_iter0;
reg    ap_block_pp2_stage3_11001;
reg    ap_block_pp0_stage2_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp1_stage2_subdone;
reg    ap_condition_pp1_exit_iter0_state16;
reg    ap_block_pp1_stage3_subdone;
reg    ap_block_pp2_stage2_subdone;
reg    ap_condition_pp2_exit_iter0_state23;
reg    ap_block_pp2_stage3_subdone;
reg   [15:0] y1_i_i_reg_348;
wire    ap_CS_fsm_state13;
reg   [15:0] y6_i_i_reg_359;
wire    ap_CS_fsm_state20;
reg   [15:0] y_i_i_reg_370;
wire    ap_CS_fsm_state27;
reg   [13:0] ap_phi_mux_x1_i_i_phi_fu_385_p4;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_1_13_i_i_reg_393;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_13_i_i_reg_403;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_1_14_i_i_reg_413;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_14_i_i_reg_424;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_1_15_i_i_reg_435;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_15_i_i_reg_446;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_1_16_i_i_reg_457;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_16_i_i_reg_468;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_1_17_i_i_reg_479;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_17_i_i_reg_490;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_1_18_i_i_reg_501;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_1_18_i_i_reg_501;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_18_i_i_reg_512;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_0_18_i_i_reg_512;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_1_19_i_i_reg_523;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_1_19_i_i_reg_523;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_19_i_i_reg_533;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_0_19_i_i_reg_533;
reg   [7:0] ap_phi_mux_pix_val_V_1_20_i_i_phi_fu_546_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_1_20_i_i_reg_543;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_1_20_i_i_reg_543;
reg   [7:0] ap_phi_mux_pix_val_V_0_20_i_i_phi_fu_556_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_20_i_i_reg_553;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_0_20_i_i_reg_553;
reg   [13:0] ap_phi_mux_x7_i_i_phi_fu_567_p4;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_1_8_i_i_reg_575;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_0_8_i_i_reg_585;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_1_9_i_i_reg_595;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_1_9_i_i_reg_595;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_0_9_i_i_reg_606;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_0_9_i_i_reg_606;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_1_10_i_i_reg_617;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_1_10_i_i_reg_617;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_0_10_i_i_reg_627;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_0_10_i_i_reg_627;
reg   [7:0] ap_phi_mux_pix_val_V_1_11_i_i_phi_fu_640_p4;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_1_11_i_i_reg_637;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_1_11_i_i_reg_637;
reg   [7:0] ap_phi_mux_pix_val_V_0_11_i_i_phi_fu_650_p4;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_0_11_i_i_reg_647;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_0_11_i_i_reg_647;
reg   [13:0] ap_phi_mux_x_i_i_phi_fu_661_p4;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_1_2_i_i_reg_669;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_0_2_i_i_reg_679;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_1_3_i_i_reg_689;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_1_3_i_i_reg_689;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_0_3_i_i_reg_700;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_0_3_i_i_reg_700;
wire   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_1_4_i_i_reg_711;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_1_4_i_i_reg_711;
wire   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_0_4_i_i_reg_721;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_0_4_i_i_reg_721;
reg   [7:0] ap_phi_mux_pix_val_V_1_5_i_i_phi_fu_734_p4;
wire   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_1_5_i_i_reg_731;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_1_5_i_i_reg_731;
reg   [7:0] ap_phi_mux_pix_val_V_0_5_i_i_phi_fu_744_p4;
wire   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_0_5_i_i_reg_741;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_0_5_i_i_reg_741;
reg    StrmMPix_V_val_0_V0_update;
wire   [63:0] tmp_V_2_fu_1236_p9;
reg    ap_block_pp0_stage1_01001;
wire   [63:0] tmp_V_1_fu_1331_p9;
reg    ap_block_pp1_stage1_01001;
wire   [63:0] tmp_V_fu_1405_p9;
reg    ap_block_pp2_stage1_01001;
reg   [7:0] tmp_val_0_V_2_fu_266;
reg   [7:0] tmp_val_1_V_2_fu_270;
reg   [7:0] tmp_val_0_V_1_fu_274;
reg   [7:0] tmp_val_1_V_1_fu_278;
reg   [7:0] tmp_val_0_V_fu_282;
reg   [7:0] tmp_val_1_V_fu_286;
wire   [1:0] grp_fu_751_p4;
wire   [7:0] VideoFormat_off_i_i_fu_775_p2;
wire   [6:0] tmp_fu_781_p4;
wire   [7:0] VideoFormat_off1_i_i_fu_803_p2;
wire   [6:0] tmp_3_fu_809_p4;
wire   [7:0] VideoFormat_off2_i_i_fu_837_p2;
wire   [6:0] tmp_6_fu_843_p4;
wire   [16:0] widthInPix_2_cast35_s_fu_859_p1;
wire   [16:0] tmp_12_i_i_fu_867_p2;
wire   [2:0] remainPix_4_fu_863_p1;
wire   [3:0] remainPix_4_cast_i_i_fu_883_p1;
wire   [13:0] tmp_15_i_i_fu_901_p2;
wire   [3:0] remainPix_5_fu_893_p3;
wire   [2:0] tmp_8_fu_917_p4;
wire   [1:0] tmp_9_fu_939_p4;
wire   [16:0] tmp_7_cast37_i_i_fu_973_p1;
wire   [16:0] tmp_8_i_i_fu_977_p2;
wire   [2:0] remainPix_2_cast_i_i_fu_993_p1;
wire   [13:0] tmp_11_i_i_fu_1005_p2;
wire   [2:0] remainPix_3_fu_997_p3;
wire   [1:0] tmp_5_fu_1021_p4;
wire   [16:0] tmp_1_cast39_i_i_fu_1043_p1;
wire   [16:0] tmp_2_i_i_fu_1047_p2;
wire   [2:0] remainPix_cast_i_i_fu_1063_p1;
wire   [13:0] tmp_5_i_i_fu_1075_p2;
wire   [2:0] remainPix_1_fu_1067_p3;
wire   [1:0] tmp_4_fu_1091_p4;
wire   [14:0] x1_cast_i_i_fu_1155_p1;
wire   [0:0] tmp_12_fu_1174_p2;
wire   [0:0] tmp_11_fu_1169_p2;
wire   [0:0] tmp_14_fu_1185_p2;
wire   [0:0] tmp_13_fu_1179_p2;
wire   [14:0] x7_cast_i_i_fu_1293_p1;
wire   [14:0] x_cast_i_i_fu_1367_p1;
reg   [20:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp1_stage0_subdone;
reg    ap_block_pp1_stage1_subdone;
reg    ap_block_pp2_stage0_subdone;
reg    ap_block_pp2_stage1_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_condition_1732;
reg    ap_condition_1735;
reg    ap_condition_1739;
reg    ap_condition_1742;
reg    ap_condition_1746;
reg    ap_condition_1749;
reg    ap_condition_1753;
reg    ap_condition_1756;
reg    ap_condition_1760;
reg    ap_condition_1764;
reg    ap_condition_715;
reg    ap_condition_1771;
reg    ap_condition_1774;
reg    ap_condition_791;
reg    ap_condition_1781;
reg    ap_condition_1784;
reg    ap_condition_867;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 21'd1;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & ((icmp1_reg_1458 == 1'd1) | (tmp_i_i_reg_1454 == 1'd1) | (icmp_reg_1450 == 1'd1) | ((exitcond1_i_i_fu_1139_p2 == 1'd1) & (tmp_i_i_78_reg_1462 == 1'd1)) | ((exitcond2_i_i_fu_1128_p2 == 1'd1) & (tmp_6_i_i_reg_1466 == 1'd1) & (tmp_i_i_78_reg_1462 == 1'd0)) | ((exitcond3_i_i_fu_1117_p2 == 1'd1) & (tmp_6_i_i_reg_1466 == 1'd0) & (tmp_i_i_78_reg_1462 == 1'd0)) | ((icmp4_reg_1470 == 1'd0) & (tmp_6_i_i_reg_1466 == 1'd0) & (tmp_i_i_78_reg_1462 == 1'd0))))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp4_reg_1470 == 1'd1) & (exitcond3_i_i_fu_1117_p2 == 1'd0) & (tmp_6_i_i_reg_1466 == 1'd0) & (tmp_i_i_78_reg_1462 == 1'd0) & (icmp1_reg_1458 == 1'd0) & (tmp_i_i_reg_1454 == 1'd0) & (icmp_reg_1450 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state5) & (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state5);
        end else if ((((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((icmp4_reg_1470 == 1'd1) & (exitcond3_i_i_fu_1117_p2 == 1'd0) & (tmp_6_i_i_reg_1466 == 1'd0) & (tmp_i_i_78_reg_1462 == 1'd0) & (icmp1_reg_1458 == 1'd0) & (tmp_i_i_reg_1454 == 1'd0) & (icmp_reg_1450 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage2_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state16) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((tmp_6_i_i_reg_1466 == 1'd1) & (exitcond2_i_i_fu_1128_p2 == 1'd0) & (tmp_i_i_78_reg_1462 == 1'd0) & (icmp1_reg_1458 == 1'd0) & (tmp_i_i_reg_1454 == 1'd0) & (icmp_reg_1450 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp1_exit_iter0_state16) & (((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_subdone) & (1'b1 == ap_CS_fsm_pp1_stage2))))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state16);
        end else if ((((1'b0 == ap_block_pp1_stage3_subdone) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2_subdone) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((tmp_6_i_i_reg_1466 == 1'd1) & (exitcond2_i_i_fu_1128_p2 == 1'd0) & (tmp_i_i_78_reg_1462 == 1'd0) & (icmp1_reg_1458 == 1'd0) & (tmp_i_i_reg_1454 == 1'd0) & (icmp_reg_1450 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage2_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state23) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((tmp_i_i_78_reg_1462 == 1'd1) & (exitcond1_i_i_fu_1139_p2 == 1'd0) & (icmp1_reg_1458 == 1'd0) & (tmp_i_i_reg_1454 == 1'd0) & (icmp_reg_1450 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp2_exit_iter0_state23) & (((1'b0 == ap_block_pp2_stage3_subdone) & (1'b1 == ap_CS_fsm_pp2_stage3)) | ((1'b0 == ap_block_pp2_stage2_subdone) & (1'b1 == ap_CS_fsm_pp2_stage2))))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state23);
        end else if ((((1'b0 == ap_block_pp2_stage3_subdone) & (1'b1 == ap_CS_fsm_pp2_stage3)) | ((1'b0 == ap_block_pp2_stage2_subdone) & (1'b1 == ap_CS_fsm_pp2_stage2)))) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if (((tmp_i_i_78_reg_1462 == 1'd1) & (exitcond1_i_i_fu_1139_p2 == 1'd0) & (icmp1_reg_1458 == 1'd0) & (tmp_i_i_reg_1454 == 1'd0) & (icmp_reg_1450 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1651 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_1735)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_13_i_i_reg_403 <= tmp_val_0_V_2_fu_266;
        end else if ((1'b1 == ap_condition_1732)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_13_i_i_reg_403 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1651 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_1742)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_14_i_i_reg_424 <= ap_phi_reg_pp0_iter0_pix_val_V_0_13_i_i_reg_403;
        end else if ((1'b1 == ap_condition_1739)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_14_i_i_reg_424 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1651 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_1749)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_15_i_i_reg_446 <= ap_phi_reg_pp0_iter0_pix_val_V_0_14_i_i_reg_424;
        end else if ((1'b1 == ap_condition_1746)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_15_i_i_reg_446 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1651 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_1756)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_16_i_i_reg_468 <= ap_phi_reg_pp0_iter0_pix_val_V_0_15_i_i_reg_446;
        end else if ((1'b1 == ap_condition_1753)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_16_i_i_reg_468 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1651 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_1764)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_17_i_i_reg_490 <= ap_phi_reg_pp0_iter0_pix_val_V_0_16_i_i_reg_468;
        end else if ((1'b1 == ap_condition_1760)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_17_i_i_reg_490 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1651 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_1735)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_13_i_i_reg_393 <= tmp_val_1_V_2_fu_270;
        end else if ((1'b1 == ap_condition_1732)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_13_i_i_reg_393 <= StrmMPix_V_val_1_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1651 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_1742)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_14_i_i_reg_413 <= ap_phi_reg_pp0_iter0_pix_val_V_1_13_i_i_reg_393;
        end else if ((1'b1 == ap_condition_1739)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_14_i_i_reg_413 <= StrmMPix_V_val_1_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1651 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_1749)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_15_i_i_reg_435 <= ap_phi_reg_pp0_iter0_pix_val_V_1_14_i_i_reg_413;
        end else if ((1'b1 == ap_condition_1746)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_15_i_i_reg_435 <= StrmMPix_V_val_1_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1651 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_1756)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_16_i_i_reg_457 <= ap_phi_reg_pp0_iter0_pix_val_V_1_15_i_i_reg_435;
        end else if ((1'b1 == ap_condition_1753)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_16_i_i_reg_457 <= StrmMPix_V_val_1_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1651 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_1764)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_17_i_i_reg_479 <= ap_phi_reg_pp0_iter0_pix_val_V_1_16_i_i_reg_457;
        end else if ((1'b1 == ap_condition_1760)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_17_i_i_reg_479 <= StrmMPix_V_val_1_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_715)) begin
        if (((or_cond2_5_i_i_reg_1755 == 1'd0) & (exitcond_reg_1651 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_0_18_i_i_reg_512 <= ap_phi_reg_pp0_iter0_pix_val_V_0_17_i_i_reg_490;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_0_18_i_i_reg_512 <= ap_phi_reg_pp0_iter0_pix_val_V_0_18_i_i_reg_512;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond2_6_i_i_reg_1759 == 1'd0) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_19_i_i_reg_533 <= ap_phi_reg_pp0_iter1_pix_val_V_0_18_i_i_reg_512;
    end else if (((or_cond2_6_i_i_reg_1759 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_19_i_i_reg_533 <= StrmMPix_V_val_0_V_dout;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_19_i_i_reg_533 <= ap_phi_reg_pp0_iter0_pix_val_V_0_19_i_i_reg_533;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond2_7_i_i_reg_1763 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_20_i_i_reg_553 <= StrmMPix_V_val_0_V_dout;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_20_i_i_reg_553 <= ap_phi_reg_pp0_iter0_pix_val_V_0_20_i_i_reg_553;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_715)) begin
        if (((or_cond2_5_i_i_reg_1755 == 1'd0) & (exitcond_reg_1651 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_1_18_i_i_reg_501 <= ap_phi_reg_pp0_iter0_pix_val_V_1_17_i_i_reg_479;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_1_18_i_i_reg_501 <= ap_phi_reg_pp0_iter0_pix_val_V_1_18_i_i_reg_501;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond2_6_i_i_reg_1759 == 1'd0) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_1_19_i_i_reg_523 <= ap_phi_reg_pp0_iter1_pix_val_V_1_18_i_i_reg_501;
    end else if (((or_cond2_6_i_i_reg_1759 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_1_19_i_i_reg_523 <= StrmMPix_V_val_1_V_dout;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_1_19_i_i_reg_523 <= ap_phi_reg_pp0_iter0_pix_val_V_1_19_i_i_reg_523;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond2_7_i_i_reg_1763 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_1_20_i_i_reg_543 <= StrmMPix_V_val_1_V_dout;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_1_20_i_i_reg_543 <= ap_phi_reg_pp0_iter0_pix_val_V_1_20_i_i_reg_543;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_1797 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_1774)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_8_i_i_reg_585 <= tmp_val_0_V_1_fu_274;
        end else if ((1'b1 == ap_condition_1771)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_8_i_i_reg_585 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_1797 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_1774)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_1_8_i_i_reg_575 <= tmp_val_1_V_1_fu_278;
        end else if ((1'b1 == ap_condition_1771)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_1_8_i_i_reg_575 <= StrmMPix_V_val_1_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond1_2_i_i_reg_1851 == 1'd0) & (exitcond1_reg_1797 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_10_i_i_reg_627 <= ap_phi_reg_pp1_iter1_pix_val_V_0_9_i_i_reg_606;
    end else if (((or_cond1_2_i_i_reg_1851 == 1'd1) & (exitcond1_reg_1797 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_10_i_i_reg_627 <= StrmMPix_V_val_0_V_dout;
    end else if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_10_i_i_reg_627 <= ap_phi_reg_pp1_iter0_pix_val_V_0_10_i_i_reg_627;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond1_3_i_i_reg_1855 == 1'd1) & (exitcond1_reg_1797 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_11_i_i_reg_647 <= StrmMPix_V_val_0_V_dout;
    end else if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_11_i_i_reg_647 <= ap_phi_reg_pp1_iter0_pix_val_V_0_11_i_i_reg_647;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_791)) begin
        if (((or_cond1_1_i_i_reg_1822 == 1'd0) & (exitcond1_reg_1797 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_pix_val_V_0_9_i_i_reg_606 <= ap_phi_reg_pp1_iter0_pix_val_V_0_8_i_i_reg_585;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_pix_val_V_0_9_i_i_reg_606 <= ap_phi_reg_pp1_iter0_pix_val_V_0_9_i_i_reg_606;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond1_2_i_i_reg_1851 == 1'd0) & (exitcond1_reg_1797 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_1_10_i_i_reg_617 <= ap_phi_reg_pp1_iter1_pix_val_V_1_9_i_i_reg_595;
    end else if (((or_cond1_2_i_i_reg_1851 == 1'd1) & (exitcond1_reg_1797 == 1'd0) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_1_10_i_i_reg_617 <= StrmMPix_V_val_1_V_dout;
    end else if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_1_10_i_i_reg_617 <= ap_phi_reg_pp1_iter0_pix_val_V_1_10_i_i_reg_617;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond1_3_i_i_reg_1855 == 1'd1) & (exitcond1_reg_1797 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_1_11_i_i_reg_637 <= StrmMPix_V_val_1_V_dout;
    end else if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_1_11_i_i_reg_637 <= ap_phi_reg_pp1_iter0_pix_val_V_1_11_i_i_reg_637;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_791)) begin
        if (((or_cond1_1_i_i_reg_1822 == 1'd0) & (exitcond1_reg_1797 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_pix_val_V_1_9_i_i_reg_595 <= ap_phi_reg_pp1_iter0_pix_val_V_1_8_i_i_reg_575;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_pix_val_V_1_9_i_i_reg_595 <= ap_phi_reg_pp1_iter0_pix_val_V_1_9_i_i_reg_595;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_1879 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_1784)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_0_2_i_i_reg_679 <= tmp_val_0_V_fu_282;
        end else if ((1'b1 == ap_condition_1781)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_0_2_i_i_reg_679 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_1879 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_1784)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_1_2_i_i_reg_669 <= tmp_val_1_V_fu_286;
        end else if ((1'b1 == ap_condition_1781)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_1_2_i_i_reg_669 <= StrmMPix_V_val_1_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_867)) begin
        if (((or_cond_1_i_i_reg_1904 == 1'd0) & (exitcond2_reg_1879 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_pix_val_V_0_3_i_i_reg_700 <= ap_phi_reg_pp2_iter0_pix_val_V_0_2_i_i_reg_679;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_pix_val_V_0_3_i_i_reg_700 <= ap_phi_reg_pp2_iter0_pix_val_V_0_3_i_i_reg_700;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_2_i_i_reg_1933 == 1'd0) & (exitcond2_reg_1879 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_0_4_i_i_reg_721 <= ap_phi_reg_pp2_iter1_pix_val_V_0_3_i_i_reg_700;
    end else if (((or_cond_2_i_i_reg_1933 == 1'd1) & (exitcond2_reg_1879 == 1'd0) & (1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_0_4_i_i_reg_721 <= StrmMPix_V_val_0_V_dout;
    end else if (((1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_0_4_i_i_reg_721 <= ap_phi_reg_pp2_iter0_pix_val_V_0_4_i_i_reg_721;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_3_i_i_reg_1937 == 1'd1) & (exitcond2_reg_1879 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_0_5_i_i_reg_741 <= StrmMPix_V_val_0_V_dout;
    end else if (((1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_0_5_i_i_reg_741 <= ap_phi_reg_pp2_iter0_pix_val_V_0_5_i_i_reg_741;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_867)) begin
        if (((or_cond_1_i_i_reg_1904 == 1'd0) & (exitcond2_reg_1879 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_pix_val_V_1_3_i_i_reg_689 <= ap_phi_reg_pp2_iter0_pix_val_V_1_2_i_i_reg_669;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_pix_val_V_1_3_i_i_reg_689 <= ap_phi_reg_pp2_iter0_pix_val_V_1_3_i_i_reg_689;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_2_i_i_reg_1933 == 1'd0) & (exitcond2_reg_1879 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_1_4_i_i_reg_711 <= ap_phi_reg_pp2_iter1_pix_val_V_1_3_i_i_reg_689;
    end else if (((or_cond_2_i_i_reg_1933 == 1'd1) & (exitcond2_reg_1879 == 1'd0) & (1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_1_4_i_i_reg_711 <= StrmMPix_V_val_1_V_dout;
    end else if (((1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_1_4_i_i_reg_711 <= ap_phi_reg_pp2_iter0_pix_val_V_1_4_i_i_reg_711;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_3_i_i_reg_1937 == 1'd1) & (exitcond2_reg_1879 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_1_5_i_i_reg_731 <= StrmMPix_V_val_1_V_dout;
    end else if (((1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_1_5_i_i_reg_731 <= ap_phi_reg_pp2_iter0_pix_val_V_1_5_i_i_reg_731;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x1_i_i_reg_381 <= x_2_reg_1698;
    end else if (((icmp4_reg_1470 == 1'd1) & (exitcond3_i_i_fu_1117_p2 == 1'd0) & (tmp_6_i_i_reg_1466 == 1'd0) & (tmp_i_i_78_reg_1462 == 1'd0) & (icmp1_reg_1458 == 1'd0) & (tmp_i_i_reg_1454 == 1'd0) & (icmp_reg_1450 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        x1_i_i_reg_381 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_1797 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        x7_i_i_reg_563 <= x_1_reg_1836;
    end else if (((tmp_6_i_i_reg_1466 == 1'd1) & (exitcond2_i_i_fu_1128_p2 == 1'd0) & (tmp_i_i_78_reg_1462 == 1'd0) & (icmp1_reg_1458 == 1'd0) & (tmp_i_i_reg_1454 == 1'd0) & (icmp_reg_1450 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        x7_i_i_reg_563 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_1879 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        x_i_i_reg_657 <= x_reg_1918;
    end else if (((tmp_i_i_78_reg_1462 == 1'd1) & (exitcond1_i_i_fu_1139_p2 == 1'd0) & (icmp1_reg_1458 == 1'd0) & (tmp_i_i_reg_1454 == 1'd0) & (icmp_reg_1450 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        x_i_i_reg_657 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        y1_i_i_reg_348 <= y_2_reg_1628;
    end else if ((~((ap_done_reg == 1'b1) | (tmp_9_loc_out_full_n == 1'b0) | (tmp_8_loc_out_full_n == 1'b0) | (tmp_9_loc_empty_n == 1'b0) | (tmp_8_loc_empty_n == 1'b0) | (ap_start == 1'b0)) & (icmp4_fu_853_p2 == 1'd1) & (tmp_6_i_i_fu_831_p2 == 1'd0) & (tmp_i_i_78_fu_825_p2 == 1'd0) & (icmp1_fu_819_p2 == 1'd0) & (tmp_i_i_fu_797_p2 == 1'd0) & (icmp_fu_791_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        y1_i_i_reg_348 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        y6_i_i_reg_359 <= y_1_reg_1637;
    end else if ((~((ap_done_reg == 1'b1) | (tmp_9_loc_out_full_n == 1'b0) | (tmp_8_loc_out_full_n == 1'b0) | (tmp_9_loc_empty_n == 1'b0) | (tmp_8_loc_empty_n == 1'b0) | (ap_start == 1'b0)) & (tmp_6_i_i_fu_831_p2 == 1'd1) & (tmp_i_i_78_fu_825_p2 == 1'd0) & (icmp1_fu_819_p2 == 1'd0) & (tmp_i_i_fu_797_p2 == 1'd0) & (icmp_fu_791_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        y6_i_i_reg_359 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        y_i_i_reg_370 <= y_reg_1646;
    end else if ((~((ap_done_reg == 1'b1) | (tmp_9_loc_out_full_n == 1'b0) | (tmp_8_loc_out_full_n == 1'b0) | (tmp_9_loc_empty_n == 1'b0) | (tmp_8_loc_empty_n == 1'b0) | (ap_start == 1'b0)) & (tmp_i_i_78_fu_825_p2 == 1'd1) & (icmp1_fu_819_p2 == 1'd0) & (tmp_i_i_fu_797_p2 == 1'd0) & (icmp_fu_791_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        y_i_i_reg_370 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond2_5_i_i_reg_1755 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter0_pix_val_V_0_18_i_i_reg_512 <= StrmMPix_V_val_0_V_dout;
        ap_phi_reg_pp0_iter0_pix_val_V_1_18_i_i_reg_501 <= StrmMPix_V_val_1_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond1_1_i_i_reg_1822 == 1'd1) & (exitcond1_reg_1797 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        ap_phi_reg_pp1_iter0_pix_val_V_0_9_i_i_reg_606 <= StrmMPix_V_val_0_V_dout;
        ap_phi_reg_pp1_iter0_pix_val_V_1_9_i_i_reg_595 <= StrmMPix_V_val_1_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_1_i_i_reg_1904 == 1'd1) & (exitcond2_reg_1879 == 1'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        ap_phi_reg_pp2_iter0_pix_val_V_0_3_i_i_reg_700 <= StrmMPix_V_val_0_V_dout;
        ap_phi_reg_pp2_iter0_pix_val_V_1_3_i_i_reg_689 <= StrmMPix_V_val_1_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        exitcond1_reg_1797 <= exitcond1_fu_1288_p2;
        exitcond1_reg_1797_pp1_iter1_reg <= exitcond1_reg_1797;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        exitcond2_reg_1879 <= exitcond2_fu_1362_p2;
        exitcond2_reg_1879_pp2_iter1_reg <= exitcond2_reg_1879;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_reg_1651 <= exitcond_fu_1150_p2;
        exitcond_reg_1651_pp0_iter1_reg <= exitcond_reg_1651;
        tmp_15_reg_1670_pp0_iter1_reg <= tmp_15_reg_1670;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (tmp_9_loc_out_full_n == 1'b0) | (tmp_8_loc_out_full_n == 1'b0) | (tmp_9_loc_empty_n == 1'b0) | (tmp_8_loc_empty_n == 1'b0) | (ap_start == 1'b0)) & (tmp_i_i_fu_797_p2 == 1'd0) & (icmp_fu_791_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp1_reg_1458 <= icmp1_fu_819_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (tmp_9_loc_out_full_n == 1'b0) | (tmp_8_loc_out_full_n == 1'b0) | (tmp_9_loc_empty_n == 1'b0) | (tmp_8_loc_empty_n == 1'b0) | (ap_start == 1'b0)) & (tmp_i_i_78_fu_825_p2 == 1'd1) & (icmp1_fu_819_p2 == 1'd0) & (tmp_i_i_fu_797_p2 == 1'd0) & (icmp_fu_791_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp2_reg_1610 <= icmp2_fu_1101_p2;
        loopWidth_cast38_i_i_reg_1590 <= {{tmp_2_i_i_fu_1047_p2[16:3]}};
        tmp_231_i_i_reg_1605 <= tmp_231_i_i_fu_1085_p2;
        tmp_23_2_i_i_reg_1615 <= tmp_23_2_i_i_fu_1107_p2;
        tmp_3_i_i_reg_1595 <= grp_fu_761_p2;
        tmp_5_cast_i_i_reg_1600 <= tmp_5_cast_i_i_fu_1081_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (tmp_9_loc_out_full_n == 1'b0) | (tmp_8_loc_out_full_n == 1'b0) | (tmp_9_loc_empty_n == 1'b0) | (tmp_8_loc_empty_n == 1'b0) | (ap_start == 1'b0)) & (tmp_6_i_i_fu_831_p2 == 1'd1) & (tmp_i_i_78_fu_825_p2 == 1'd0) & (icmp1_fu_819_p2 == 1'd0) & (tmp_i_i_fu_797_p2 == 1'd0) & (icmp_fu_791_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp3_reg_1568 <= icmp3_fu_1031_p2;
        loopWidth_1_cast36_i_reg_1548 <= {{tmp_8_i_i_fu_977_p2[16:3]}};
        tmp_11_cast_i_i_reg_1558 <= tmp_11_cast_i_i_fu_1011_p1;
        tmp_251_i_i_reg_1563 <= tmp_251_i_i_fu_1015_p2;
        tmp_25_2_i_i_reg_1573 <= tmp_25_2_i_i_fu_1037_p2;
        tmp_9_i_i_reg_1553 <= grp_fu_761_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (tmp_9_loc_out_full_n == 1'b0) | (tmp_8_loc_out_full_n == 1'b0) | (tmp_9_loc_empty_n == 1'b0) | (tmp_8_loc_empty_n == 1'b0) | (ap_start == 1'b0)) & (tmp_6_i_i_fu_831_p2 == 1'd0) & (tmp_i_i_78_fu_825_p2 == 1'd0) & (icmp1_fu_819_p2 == 1'd0) & (tmp_i_i_fu_797_p2 == 1'd0) & (icmp_fu_791_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp4_reg_1470 <= icmp4_fu_853_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (tmp_9_loc_out_full_n == 1'b0) | (tmp_8_loc_out_full_n == 1'b0) | (tmp_9_loc_empty_n == 1'b0) | (tmp_8_loc_empty_n == 1'b0) | (ap_start == 1'b0)) & (icmp4_fu_853_p2 == 1'd1) & (tmp_6_i_i_fu_831_p2 == 1'd0) & (tmp_i_i_78_fu_825_p2 == 1'd0) & (icmp1_fu_819_p2 == 1'd0) & (tmp_i_i_fu_797_p2 == 1'd0) & (icmp_fu_791_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp5_reg_1506 <= icmp5_fu_927_p2;
        icmp6_reg_1516 <= icmp6_fu_949_p2;
        loopWidth_2_cast34_i_reg_1486 <= {{tmp_12_i_i_fu_867_p2[16:3]}};
        tmp_13_i_i_reg_1491 <= tmp_13_i_i_fu_887_p2;
        tmp_15_cast_i_i_reg_1496 <= tmp_15_cast_i_i_fu_907_p1;
        tmp_271_i_i_reg_1501 <= tmp_271_i_i_fu_911_p2;
        tmp_27_2_i_i_reg_1511 <= tmp_27_2_i_i_fu_933_p2;
        tmp_27_4_i_i_reg_1521 <= tmp_27_4_i_i_fu_955_p2;
        tmp_27_5_i_i_reg_1526 <= tmp_27_5_i_i_fu_961_p2;
        tmp_27_6_i_i_reg_1531 <= tmp_27_6_i_i_fu_967_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (tmp_9_loc_out_full_n == 1'b0) | (tmp_8_loc_out_full_n == 1'b0) | (tmp_9_loc_empty_n == 1'b0) | (tmp_8_loc_empty_n == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp_reg_1450 <= icmp_fu_791_p2;
        tmp_9_loc_read_reg_1443 <= tmp_9_loc_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_1797 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        or_cond1_1_i_i_reg_1822 <= or_cond1_1_i_i_fu_1307_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_1797 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        or_cond1_2_i_i_reg_1851 <= or_cond1_2_i_i_fu_1323_p2;
        or_cond1_3_i_i_reg_1855 <= or_cond1_3_i_i_fu_1327_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_1288_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        or_cond1_i_i_reg_1808 <= or_cond1_i_i_fu_1302_p2;
        tmp_21_i_i_reg_1801 <= tmp_21_i_i_fu_1297_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        or_cond2_1_i_i_reg_1684 <= or_cond2_1_i_i_fu_1196_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        or_cond2_2_i_i_reg_1713 <= or_cond2_2_i_i_fu_1212_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        or_cond2_3_i_i_reg_1727 <= or_cond2_3_i_i_fu_1216_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        or_cond2_4_i_i_reg_1741 <= or_cond2_4_i_i_fu_1220_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        or_cond2_5_i_i_reg_1755 <= or_cond2_5_i_i_fu_1224_p2;
        or_cond2_6_i_i_reg_1759 <= or_cond2_6_i_i_fu_1228_p2;
        or_cond2_7_i_i_reg_1763 <= or_cond2_7_i_i_fu_1232_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_fu_1150_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        or_cond2_i_i_reg_1666 <= or_cond2_i_i_fu_1164_p2;
        tmp_24_i_i_reg_1655 <= tmp_24_i_i_fu_1159_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_1879 == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        or_cond_1_i_i_reg_1904 <= or_cond_1_i_i_fu_1381_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_1879 == 1'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        or_cond_2_i_i_reg_1933 <= or_cond_2_i_i_fu_1397_p2;
        or_cond_3_i_i_reg_1937 <= or_cond_3_i_i_fu_1401_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_1362_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        or_cond_i_i_reg_1890 <= or_cond_i_i_fu_1376_p2;
        tmp_17_i_i_reg_1883 <= tmp_17_i_i_fu_1371_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pix_val_V_0_13_i_i_reg_403 <= ap_phi_reg_pp0_iter0_pix_val_V_0_13_i_i_reg_403;
        pix_val_V_1_13_i_i_reg_393 <= ap_phi_reg_pp0_iter0_pix_val_V_1_13_i_i_reg_393;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pix_val_V_0_14_i_i_reg_424 <= ap_phi_reg_pp0_iter0_pix_val_V_0_14_i_i_reg_424;
        pix_val_V_1_14_i_i_reg_413 <= ap_phi_reg_pp0_iter0_pix_val_V_1_14_i_i_reg_413;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pix_val_V_0_15_i_i_reg_446 <= ap_phi_reg_pp0_iter0_pix_val_V_0_15_i_i_reg_446;
        pix_val_V_1_15_i_i_reg_435 <= ap_phi_reg_pp0_iter0_pix_val_V_1_15_i_i_reg_435;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pix_val_V_0_16_i_i_reg_468 <= ap_phi_reg_pp0_iter0_pix_val_V_0_16_i_i_reg_468;
        pix_val_V_1_16_i_i_reg_457 <= ap_phi_reg_pp0_iter0_pix_val_V_1_16_i_i_reg_457;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pix_val_V_0_17_i_i_reg_490 <= ap_phi_reg_pp0_iter0_pix_val_V_0_17_i_i_reg_490;
        pix_val_V_1_17_i_i_reg_479 <= ap_phi_reg_pp0_iter0_pix_val_V_1_17_i_i_reg_479;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pix_val_V_0_18_i_i_reg_512 <= ap_phi_reg_pp0_iter1_pix_val_V_0_18_i_i_reg_512;
        pix_val_V_1_18_i_i_reg_501 <= ap_phi_reg_pp0_iter1_pix_val_V_1_18_i_i_reg_501;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        pix_val_V_0_2_i_i_reg_679 <= ap_phi_reg_pp2_iter0_pix_val_V_0_2_i_i_reg_679;
        pix_val_V_1_2_i_i_reg_669 <= ap_phi_reg_pp2_iter0_pix_val_V_1_2_i_i_reg_669;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        pix_val_V_0_3_i_i_reg_700 <= ap_phi_reg_pp2_iter1_pix_val_V_0_3_i_i_reg_700;
        pix_val_V_1_3_i_i_reg_689 <= ap_phi_reg_pp2_iter1_pix_val_V_1_3_i_i_reg_689;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        pix_val_V_0_8_i_i_reg_585 <= ap_phi_reg_pp1_iter0_pix_val_V_0_8_i_i_reg_585;
        pix_val_V_1_8_i_i_reg_575 <= ap_phi_reg_pp1_iter0_pix_val_V_1_8_i_i_reg_575;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pix_val_V_0_9_i_i_reg_606 <= ap_phi_reg_pp1_iter1_pix_val_V_0_9_i_i_reg_606;
        pix_val_V_1_9_i_i_reg_595 <= ap_phi_reg_pp1_iter1_pix_val_V_1_9_i_i_reg_595;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp4_reg_1470 == 1'd1) & (tmp_6_i_i_reg_1466 == 1'd0) & (tmp_i_i_78_reg_1462 == 1'd0) & (icmp1_reg_1458 == 1'd0) & (tmp_i_i_reg_1454 == 1'd0) & (icmp_reg_1450 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_10_reg_1620 <= tmp_10_fu_1113_p1;
        y_2_reg_1628 <= y_2_fu_1122_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_10_reg_1620 == 1'd1) & (exitcond_fu_1150_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_15_reg_1670 <= tmp_15_fu_1190_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (tmp_9_loc_out_full_n == 1'b0) | (tmp_8_loc_out_full_n == 1'b0) | (tmp_9_loc_empty_n == 1'b0) | (tmp_8_loc_empty_n == 1'b0) | (ap_start == 1'b0)) & (tmp_i_i_78_fu_825_p2 == 1'd0) & (icmp1_fu_819_p2 == 1'd0) & (tmp_i_i_fu_797_p2 == 1'd0) & (icmp_fu_791_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_6_i_i_reg_1466 <= tmp_6_i_i_fu_831_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (tmp_9_loc_out_full_n == 1'b0) | (tmp_8_loc_out_full_n == 1'b0) | (tmp_9_loc_empty_n == 1'b0) | (tmp_8_loc_empty_n == 1'b0) | (ap_start == 1'b0)) & (icmp1_fu_819_p2 == 1'd0) & (tmp_i_i_fu_797_p2 == 1'd0) & (icmp_fu_791_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_i_i_78_reg_1462 <= tmp_i_i_78_fu_825_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (tmp_9_loc_out_full_n == 1'b0) | (tmp_8_loc_out_full_n == 1'b0) | (tmp_9_loc_empty_n == 1'b0) | (tmp_8_loc_empty_n == 1'b0) | (ap_start == 1'b0)) & (icmp_fu_791_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_i_i_reg_1454 <= tmp_i_i_fu_797_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_1797_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        tmp_val_0_V_1_fu_274 <= ap_phi_mux_pix_val_V_0_11_i_i_phi_fu_650_p4;
        tmp_val_1_V_1_fu_278 <= ap_phi_mux_pix_val_V_1_11_i_i_phi_fu_640_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_1651_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_val_0_V_2_fu_266 <= ap_phi_mux_pix_val_V_0_20_i_i_phi_fu_556_p4;
        tmp_val_1_V_2_fu_270 <= ap_phi_mux_pix_val_V_1_20_i_i_phi_fu_546_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_1879_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        tmp_val_0_V_fu_282 <= ap_phi_mux_pix_val_V_0_5_i_i_phi_fu_744_p4;
        tmp_val_1_V_fu_286 <= ap_phi_mux_pix_val_V_1_5_i_i_phi_fu_734_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        x_1_reg_1836 <= x_1_fu_1317_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        x_2_reg_1698 <= x_2_fu_1206_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2))) begin
        x_reg_1918 <= x_fu_1391_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_i_i_reg_1466 == 1'd1) & (tmp_i_i_78_reg_1462 == 1'd0) & (icmp1_reg_1458 == 1'd0) & (tmp_i_i_reg_1454 == 1'd0) & (icmp_reg_1450 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        y_1_reg_1637 <= y_1_fu_1133_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_i_78_reg_1462 == 1'd1) & (icmp1_reg_1458 == 1'd0) & (tmp_i_i_reg_1454 == 1'd0) & (icmp_reg_1450 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        y_reg_1646 <= y_fu_1144_p2;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage3_11001) & (ap_predicate_op320_read_state24 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_predicate_op311_read_state23 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((1'b0 == ap_block_pp2_stage1_11001) & (ap_predicate_op298_read_state22 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op222_read_state11 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_predicate_op215_read_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op208_read_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op198_read_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_predicate_op190_read_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op182_read_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_predicate_op174_read_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op161_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op276_read_state18 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_predicate_op269_read_state17 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_predicate_op260_read_state16 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_predicate_op247_read_state15 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_predicate_op327_read_state25 == 1'b1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        StrmMPix_V_val_0_V0_update = 1'b1;
    end else begin
        StrmMPix_V_val_0_V0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_3_i_i_reg_1937 == 1'd1) & (exitcond2_reg_1879 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0)) | ((or_cond_2_i_i_reg_1933 == 1'd1) & (exitcond2_reg_1879 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3)) | ((or_cond_1_i_i_reg_1904 == 1'd1) & (exitcond2_reg_1879 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2)) | ((or_cond_i_i_reg_1890 == 1'd1) & (exitcond2_reg_1879 == 1'd0) & (1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((or_cond2_7_i_i_reg_1763 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_cond2_6_i_i_reg_1759 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((or_cond2_5_i_i_reg_1755 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((or_cond2_4_i_i_reg_1741 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((or_cond2_3_i_i_reg_1727 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((or_cond2_2_i_i_reg_1713 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((or_cond2_1_i_i_reg_1684 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((or_cond2_i_i_reg_1666 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_cond1_3_i_i_reg_1855 == 1'd1) & (exitcond1_reg_1797 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((or_cond1_2_i_i_reg_1851 == 1'd1) & (exitcond1_reg_1797 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3)) | ((or_cond1_1_i_i_reg_1822 == 1'd1) & (exitcond1_reg_1797 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2)) | ((or_cond1_i_i_reg_1808 == 1'd1) & (exitcond1_reg_1797 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)))) begin
        StrmMPix_V_val_0_V_blk_n = StrmMPix_V_val_0_V_empty_n;
    end else begin
        StrmMPix_V_val_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((or_cond_3_i_i_reg_1937 == 1'd1) & (exitcond2_reg_1879 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0)) | ((or_cond_2_i_i_reg_1933 == 1'd1) & (exitcond2_reg_1879 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3)) | ((or_cond_1_i_i_reg_1904 == 1'd1) & (exitcond2_reg_1879 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2)) | ((or_cond_i_i_reg_1890 == 1'd1) & (exitcond2_reg_1879 == 1'd0) & (1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((or_cond2_7_i_i_reg_1763 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_cond2_6_i_i_reg_1759 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((or_cond2_5_i_i_reg_1755 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((or_cond2_4_i_i_reg_1741 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((or_cond2_3_i_i_reg_1727 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((or_cond2_2_i_i_reg_1713 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((or_cond2_1_i_i_reg_1684 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((or_cond2_i_i_reg_1666 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_cond1_3_i_i_reg_1855 == 1'd1) & (exitcond1_reg_1797 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((or_cond1_2_i_i_reg_1851 == 1'd1) & (exitcond1_reg_1797 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3)) | ((or_cond1_1_i_i_reg_1822 == 1'd1) & (exitcond1_reg_1797 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2)) | ((or_cond1_i_i_reg_1808 == 1'd1) & (exitcond1_reg_1797 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)))) begin
        StrmMPix_V_val_1_V_blk_n = StrmMPix_V_val_1_V_empty_n;
    end else begin
        StrmMPix_V_val_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((or_cond_3_i_i_reg_1937 == 1'd1) & (exitcond2_reg_1879 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0)) | ((or_cond_2_i_i_reg_1933 == 1'd1) & (exitcond2_reg_1879 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (1'b0 == ap_block_pp2_stage3)) | ((or_cond_1_i_i_reg_1904 == 1'd1) & (exitcond2_reg_1879 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2)) | ((or_cond_i_i_reg_1890 == 1'd1) & (exitcond2_reg_1879 == 1'd0) & (1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((or_cond2_7_i_i_reg_1763 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_cond2_6_i_i_reg_1759 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((or_cond2_5_i_i_reg_1755 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((or_cond2_4_i_i_reg_1741 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((or_cond2_3_i_i_reg_1727 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((or_cond2_2_i_i_reg_1713 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((or_cond2_1_i_i_reg_1684 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((or_cond2_i_i_reg_1666 == 1'd1) & (exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((or_cond1_3_i_i_reg_1855 == 1'd1) & (exitcond1_reg_1797 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((or_cond1_2_i_i_reg_1851 == 1'd1) & (exitcond1_reg_1797 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3)) | ((or_cond1_1_i_i_reg_1822 == 1'd1) & (exitcond1_reg_1797 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2)) | ((or_cond1_i_i_reg_1808 == 1'd1) & (exitcond1_reg_1797 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)))) begin
        StrmMPix_V_val_2_V_blk_n = StrmMPix_V_val_2_V_empty_n;
    end else begin
        StrmMPix_V_val_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((exitcond_reg_1651 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond1_reg_1797 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state16 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state16 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond2_reg_1879 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state23 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state23 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & ((icmp1_reg_1458 == 1'd1) | (tmp_i_i_reg_1454 == 1'd1) | (icmp_reg_1450 == 1'd1) | ((exitcond1_i_i_fu_1139_p2 == 1'd1) & (tmp_i_i_78_reg_1462 == 1'd1)) | ((exitcond2_i_i_fu_1128_p2 == 1'd1) & (tmp_6_i_i_reg_1466 == 1'd1) & (tmp_i_i_78_reg_1462 == 1'd0)) | ((exitcond3_i_i_fu_1117_p2 == 1'd1) & (tmp_6_i_i_reg_1466 == 1'd0) & (tmp_i_i_78_reg_1462 == 1'd0)) | ((icmp4_reg_1470 == 1'd0) & (tmp_6_i_i_reg_1466 == 1'd0) & (tmp_i_i_78_reg_1462 == 1'd0))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond1_reg_1797_pp1_iter1_reg == 1'd0) & (or_cond1_3_i_i_reg_1855 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        ap_phi_mux_pix_val_V_0_11_i_i_phi_fu_650_p4 = ap_phi_reg_pp1_iter1_pix_val_V_0_10_i_i_reg_627;
    end else begin
        ap_phi_mux_pix_val_V_0_11_i_i_phi_fu_650_p4 = ap_phi_reg_pp1_iter1_pix_val_V_0_11_i_i_reg_647;
    end
end

always @ (*) begin
    if (((exitcond_reg_1651_pp0_iter1_reg == 1'd0) & (or_cond2_7_i_i_reg_1763 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_pix_val_V_0_20_i_i_phi_fu_556_p4 = ap_phi_reg_pp0_iter1_pix_val_V_0_19_i_i_reg_533;
    end else begin
        ap_phi_mux_pix_val_V_0_20_i_i_phi_fu_556_p4 = ap_phi_reg_pp0_iter1_pix_val_V_0_20_i_i_reg_553;
    end
end

always @ (*) begin
    if (((exitcond2_reg_1879_pp2_iter1_reg == 1'd0) & (or_cond_3_i_i_reg_1937 == 1'd0) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        ap_phi_mux_pix_val_V_0_5_i_i_phi_fu_744_p4 = ap_phi_reg_pp2_iter1_pix_val_V_0_4_i_i_reg_721;
    end else begin
        ap_phi_mux_pix_val_V_0_5_i_i_phi_fu_744_p4 = ap_phi_reg_pp2_iter1_pix_val_V_0_5_i_i_reg_741;
    end
end

always @ (*) begin
    if (((exitcond1_reg_1797_pp1_iter1_reg == 1'd0) & (or_cond1_3_i_i_reg_1855 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        ap_phi_mux_pix_val_V_1_11_i_i_phi_fu_640_p4 = ap_phi_reg_pp1_iter1_pix_val_V_1_10_i_i_reg_617;
    end else begin
        ap_phi_mux_pix_val_V_1_11_i_i_phi_fu_640_p4 = ap_phi_reg_pp1_iter1_pix_val_V_1_11_i_i_reg_637;
    end
end

always @ (*) begin
    if (((exitcond_reg_1651_pp0_iter1_reg == 1'd0) & (or_cond2_7_i_i_reg_1763 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_pix_val_V_1_20_i_i_phi_fu_546_p4 = ap_phi_reg_pp0_iter1_pix_val_V_1_19_i_i_reg_523;
    end else begin
        ap_phi_mux_pix_val_V_1_20_i_i_phi_fu_546_p4 = ap_phi_reg_pp0_iter1_pix_val_V_1_20_i_i_reg_543;
    end
end

always @ (*) begin
    if (((exitcond2_reg_1879_pp2_iter1_reg == 1'd0) & (or_cond_3_i_i_reg_1937 == 1'd0) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        ap_phi_mux_pix_val_V_1_5_i_i_phi_fu_734_p4 = ap_phi_reg_pp2_iter1_pix_val_V_1_4_i_i_reg_711;
    end else begin
        ap_phi_mux_pix_val_V_1_5_i_i_phi_fu_734_p4 = ap_phi_reg_pp2_iter1_pix_val_V_1_5_i_i_reg_731;
    end
end

always @ (*) begin
    if (((exitcond_reg_1651 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_x1_i_i_phi_fu_385_p4 = x_2_reg_1698;
    end else begin
        ap_phi_mux_x1_i_i_phi_fu_385_p4 = x1_i_i_reg_381;
    end
end

always @ (*) begin
    if (((exitcond1_reg_1797 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_x7_i_i_phi_fu_567_p4 = x_1_reg_1836;
    end else begin
        ap_phi_mux_x7_i_i_phi_fu_567_p4 = x7_i_i_reg_563;
    end
end

always @ (*) begin
    if (((exitcond2_reg_1879 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_x_i_i_phi_fu_661_p4 = x_reg_1918;
    end else begin
        ap_phi_mux_x_i_i_phi_fu_661_p4 = x_i_i_reg_657;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & ((icmp1_reg_1458 == 1'd1) | (tmp_i_i_reg_1454 == 1'd1) | (icmp_reg_1450 == 1'd1) | ((exitcond1_i_i_fu_1139_p2 == 1'd1) & (tmp_i_i_78_reg_1462 == 1'd1)) | ((exitcond2_i_i_fu_1128_p2 == 1'd1) & (tmp_6_i_i_reg_1466 == 1'd1) & (tmp_i_i_78_reg_1462 == 1'd0)) | ((exitcond3_i_i_fu_1117_p2 == 1'd1) & (tmp_6_i_i_reg_1466 == 1'd0) & (tmp_i_i_78_reg_1462 == 1'd0)) | ((icmp4_reg_1470 == 1'd0) & (tmp_6_i_i_reg_1466 == 1'd0) & (tmp_i_i_78_reg_1462 == 1'd0))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond2_reg_1879_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((exitcond1_reg_1797_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)))) begin
        bytes_plane0_V_V_blk_n = bytes_plane0_V_V_full_n;
    end else begin
        bytes_plane0_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond2_reg_1879_pp2_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage1_01001))) begin
        bytes_plane0_V_V_din = tmp_V_fu_1405_p9;
    end else if (((exitcond1_reg_1797_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_01001))) begin
        bytes_plane0_V_V_din = tmp_V_1_fu_1331_p9;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001))) begin
        bytes_plane0_V_V_din = tmp_V_2_fu_1236_p9;
    end else begin
        bytes_plane0_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((exitcond2_reg_1879_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((exitcond1_reg_1797_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        bytes_plane0_V_V_write = 1'b1;
    end else begin
        bytes_plane0_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & ((tmp_15_reg_1670_pp0_iter1_reg == 1'd0) | (tmp_10_reg_1620 == 1'd0)))) begin
        bytes_plane1_V_V_blk_n = bytes_plane1_V_V_full_n;
    end else begin
        bytes_plane1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op234_write_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        bytes_plane1_V_V_write = 1'b1;
    end else begin
        bytes_plane1_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_8_loc_blk_n = tmp_8_loc_empty_n;
    end else begin
        tmp_8_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_8_loc_out_blk_n = tmp_8_loc_out_full_n;
    end else begin
        tmp_8_loc_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (tmp_9_loc_out_full_n == 1'b0) | (tmp_8_loc_out_full_n == 1'b0) | (tmp_9_loc_empty_n == 1'b0) | (tmp_8_loc_empty_n == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_8_loc_out_write = 1'b1;
    end else begin
        tmp_8_loc_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (tmp_9_loc_out_full_n == 1'b0) | (tmp_8_loc_out_full_n == 1'b0) | (tmp_9_loc_empty_n == 1'b0) | (tmp_8_loc_empty_n == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_8_loc_read = 1'b1;
    end else begin
        tmp_8_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_9_loc_blk_n = tmp_9_loc_empty_n;
    end else begin
        tmp_9_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_9_loc_out_blk_n = tmp_9_loc_out_full_n;
    end else begin
        tmp_9_loc_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (tmp_9_loc_out_full_n == 1'b0) | (tmp_8_loc_out_full_n == 1'b0) | (tmp_9_loc_empty_n == 1'b0) | (tmp_8_loc_empty_n == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_9_loc_out_write = 1'b1;
    end else begin
        tmp_9_loc_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (tmp_9_loc_out_full_n == 1'b0) | (tmp_8_loc_out_full_n == 1'b0) | (tmp_9_loc_empty_n == 1'b0) | (tmp_8_loc_empty_n == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_9_loc_read = 1'b1;
    end else begin
        tmp_9_loc_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (tmp_9_loc_out_full_n == 1'b0) | (tmp_8_loc_out_full_n == 1'b0) | (tmp_9_loc_empty_n == 1'b0) | (tmp_8_loc_empty_n == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & ((icmp1_reg_1458 == 1'd1) | (tmp_i_i_reg_1454 == 1'd1) | (icmp_reg_1450 == 1'd1) | ((exitcond1_i_i_fu_1139_p2 == 1'd1) & (tmp_i_i_78_reg_1462 == 1'd1)) | ((exitcond2_i_i_fu_1128_p2 == 1'd1) & (tmp_6_i_i_reg_1466 == 1'd1) & (tmp_i_i_78_reg_1462 == 1'd0)) | ((exitcond3_i_i_fu_1117_p2 == 1'd1) & (tmp_6_i_i_reg_1466 == 1'd0) & (tmp_i_i_78_reg_1462 == 1'd0)) | ((icmp4_reg_1470 == 1'd0) & (tmp_6_i_i_reg_1466 == 1'd0) & (tmp_i_i_78_reg_1462 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((tmp_i_i_78_reg_1462 == 1'd1) & (exitcond1_i_i_fu_1139_p2 == 1'd0) & (icmp1_reg_1458 == 1'd0) & (tmp_i_i_reg_1454 == 1'd0) & (icmp_reg_1450 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((tmp_6_i_i_reg_1466 == 1'd1) & (exitcond2_i_i_fu_1128_p2 == 1'd0) & (tmp_i_i_78_reg_1462 == 1'd0) & (icmp1_reg_1458 == 1'd0) & (tmp_i_i_reg_1454 == 1'd0) & (icmp_reg_1450 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((~((exitcond_reg_1651 == 1'd1) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else if (((exitcond_reg_1651 == 1'd1) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((~((exitcond1_reg_1797 == 1'd1) & (1'b0 == ap_block_pp1_stage2_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1)) & (1'b0 == ap_block_pp1_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else if (((exitcond1_reg_1797 == 1'd1) & (1'b0 == ap_block_pp1_stage2_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((1'b0 == ap_block_pp1_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((1'b0 == ap_block_pp2_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_pp2_stage2 : begin
            if ((~((exitcond2_reg_1879 == 1'd1) & (1'b0 == ap_block_pp2_stage2_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1)) & (1'b0 == ap_block_pp2_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end else if (((exitcond2_reg_1879 == 1'd1) & (1'b0 == ap_block_pp2_stage2_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end
        end
        ap_ST_fsm_pp2_stage3 : begin
            if ((1'b0 == ap_block_pp2_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign StrmMPix_V_val_0_V0_status = (StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign StrmMPix_V_val_0_V_read = StrmMPix_V_val_0_V0_update;

assign StrmMPix_V_val_1_V_read = StrmMPix_V_val_0_V0_update;

assign StrmMPix_V_val_2_V_read = StrmMPix_V_val_0_V0_update;

assign VideoFormat_off1_i_i_fu_803_p2 = ($signed(tmp_9_loc_dout) + $signed(8'd241));

assign VideoFormat_off2_i_i_fu_837_p2 = ($signed(tmp_9_loc_dout) + $signed(8'd238));

assign VideoFormat_off_i_i_fu_775_p2 = ($signed(tmp_9_loc_dout) + $signed(8'd246));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp1_stage3 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp2_stage2 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp2_stage3 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd20];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_predicate_op222_read_state11 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_predicate_op222_read_state11 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((bytes_plane0_V_V_full_n == 1'b0) | ((ap_predicate_op234_write_state12 == 1'b1) & (bytes_plane1_V_V_full_n == 1'b0)))) | ((ap_predicate_op161_read_state4 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((bytes_plane0_V_V_full_n == 1'b0) | ((ap_predicate_op234_write_state12 == 1'b1) & (bytes_plane1_V_V_full_n == 1'b0)))) | ((ap_predicate_op161_read_state4 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((bytes_plane0_V_V_full_n == 1'b0) | ((ap_predicate_op234_write_state12 == 1'b1) & (bytes_plane1_V_V_full_n == 1'b0)))) | ((ap_predicate_op161_read_state4 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_predicate_op174_read_state5 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_predicate_op174_read_state5 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_predicate_op182_read_state6 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_predicate_op182_read_state6 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_predicate_op190_read_state7 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_predicate_op190_read_state7 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_predicate_op198_read_state8 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_predicate_op198_read_state8 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((ap_predicate_op208_read_state9 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((ap_predicate_op208_read_state9 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((ap_predicate_op215_read_state10 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((ap_predicate_op215_read_state10 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((ap_predicate_op276_read_state18 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((ap_predicate_op276_read_state18 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage1_01001 = (((exitcond1_reg_1797_pp1_iter1_reg == 1'd0) & (bytes_plane0_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((ap_predicate_op247_read_state15 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_11001 = (((exitcond1_reg_1797_pp1_iter1_reg == 1'd0) & (bytes_plane0_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((ap_predicate_op247_read_state15 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_subdone = (((exitcond1_reg_1797_pp1_iter1_reg == 1'd0) & (bytes_plane0_V_V_full_n == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((ap_predicate_op247_read_state15 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage2_11001 = ((ap_predicate_op260_read_state16 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage2_subdone = ((ap_predicate_op260_read_state16 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp1_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage3_11001 = ((ap_predicate_op269_read_state17 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage3_subdone = ((ap_predicate_op269_read_state17 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((ap_predicate_op327_read_state25 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((ap_predicate_op327_read_state25 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage1_01001 = (((ap_predicate_op298_read_state22 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((exitcond2_reg_1879_pp2_iter1_reg == 1'd0) & (bytes_plane0_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage1_11001 = (((ap_predicate_op298_read_state22 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((exitcond2_reg_1879_pp2_iter1_reg == 1'd0) & (bytes_plane0_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage1_subdone = (((ap_predicate_op298_read_state22 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((exitcond2_reg_1879_pp2_iter1_reg == 1'd0) & (bytes_plane0_V_V_full_n == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b1)));
end

assign ap_block_pp2_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage2_11001 = ((ap_predicate_op311_read_state23 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage2_subdone = ((ap_predicate_op311_read_state23 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

assign ap_block_pp2_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage3_11001 = ((ap_predicate_op320_read_state24 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage3_subdone = ((ap_predicate_op320_read_state24 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (tmp_9_loc_out_full_n == 1'b0) | (tmp_8_loc_out_full_n == 1'b0) | (tmp_9_loc_empty_n == 1'b0) | (tmp_8_loc_empty_n == 1'b0) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage7_iter0 = ((ap_predicate_op215_read_state10 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state11_pp0_stage0_iter1 = ((ap_predicate_op222_read_state11 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state12_pp0_stage1_iter1 = ((bytes_plane0_V_V_full_n == 1'b0) | ((ap_predicate_op234_write_state12 == 1'b1) & (bytes_plane1_V_V_full_n == 1'b0)));
end

assign ap_block_state14_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_pp1_stage1_iter0 = ((ap_predicate_op247_read_state15 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state16_pp1_stage2_iter0 = ((ap_predicate_op260_read_state16 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state17_pp1_stage3_iter0 = ((ap_predicate_op269_read_state17 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state18_pp1_stage0_iter1 = ((ap_predicate_op276_read_state18 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state19_pp1_stage1_iter1 = ((exitcond1_reg_1797_pp1_iter1_reg == 1'd0) & (bytes_plane0_V_V_full_n == 1'b0));
end

assign ap_block_state21_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state22_pp2_stage1_iter0 = ((ap_predicate_op298_read_state22 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state23_pp2_stage2_iter0 = ((ap_predicate_op311_read_state23 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state24_pp2_stage3_iter0 = ((ap_predicate_op320_read_state24 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state25_pp2_stage0_iter1 = ((ap_predicate_op327_read_state25 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state26_pp2_stage1_iter1 = ((exitcond2_reg_1879_pp2_iter1_reg == 1'd0) & (bytes_plane0_V_V_full_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage1_iter0 = ((ap_predicate_op161_read_state4 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state5_pp0_stage2_iter0 = ((ap_predicate_op174_read_state5 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state6_pp0_stage3_iter0 = ((ap_predicate_op182_read_state6 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state7_pp0_stage4_iter0 = ((ap_predicate_op190_read_state7 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state8_pp0_stage5_iter0 = ((ap_predicate_op198_read_state8 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state9_pp0_stage6_iter0 = ((ap_predicate_op208_read_state9 == 1'b1) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_condition_1732 = ((or_cond2_i_i_reg_1666 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1735 = ((or_cond2_i_i_reg_1666 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1739 = ((or_cond2_1_i_i_reg_1684 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1742 = ((or_cond2_1_i_i_reg_1684 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_1746 = ((or_cond2_2_i_i_reg_1713 == 1'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_1749 = ((or_cond2_2_i_i_reg_1713 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_1753 = ((or_cond2_3_i_i_reg_1727 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_1756 = ((or_cond2_3_i_i_reg_1727 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_1760 = ((or_cond2_4_i_i_reg_1741 == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_1764 = ((or_cond2_4_i_i_reg_1741 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_1771 = ((or_cond1_i_i_reg_1808 == 1'd1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1));
end

always @ (*) begin
    ap_condition_1774 = ((or_cond1_i_i_reg_1808 == 1'd0) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2));
end

always @ (*) begin
    ap_condition_1781 = ((or_cond_i_i_reg_1890 == 1'd1) & (1'b0 == ap_block_pp2_stage1_11001) & (1'b1 == ap_CS_fsm_pp2_stage1));
end

always @ (*) begin
    ap_condition_1784 = ((or_cond_i_i_reg_1890 == 1'd0) & (1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2));
end

always @ (*) begin
    ap_condition_715 = ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_791 = ((1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_867 = ((1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_pix_val_V_0_19_i_i_reg_533 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_0_20_i_i_reg_553 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_1_19_i_i_reg_523 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_1_20_i_i_reg_543 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_0_10_i_i_reg_627 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_0_11_i_i_reg_647 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_1_10_i_i_reg_617 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_1_11_i_i_reg_637 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_0_4_i_i_reg_721 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_0_5_i_i_reg_741 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_1_4_i_i_reg_711 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_1_5_i_i_reg_731 = 'bx;

always @ (*) begin
    ap_predicate_op161_read_state4 = ((or_cond2_i_i_reg_1666 == 1'd1) & (exitcond_reg_1651 == 1'd0));
end

always @ (*) begin
    ap_predicate_op174_read_state5 = ((or_cond2_1_i_i_reg_1684 == 1'd1) & (exitcond_reg_1651 == 1'd0));
end

always @ (*) begin
    ap_predicate_op182_read_state6 = ((or_cond2_2_i_i_reg_1713 == 1'd1) & (exitcond_reg_1651 == 1'd0));
end

always @ (*) begin
    ap_predicate_op190_read_state7 = ((or_cond2_3_i_i_reg_1727 == 1'd1) & (exitcond_reg_1651 == 1'd0));
end

always @ (*) begin
    ap_predicate_op198_read_state8 = ((or_cond2_4_i_i_reg_1741 == 1'd1) & (exitcond_reg_1651 == 1'd0));
end

always @ (*) begin
    ap_predicate_op208_read_state9 = ((or_cond2_5_i_i_reg_1755 == 1'd1) & (exitcond_reg_1651 == 1'd0));
end

always @ (*) begin
    ap_predicate_op215_read_state10 = ((or_cond2_6_i_i_reg_1759 == 1'd1) & (exitcond_reg_1651 == 1'd0));
end

always @ (*) begin
    ap_predicate_op222_read_state11 = ((or_cond2_7_i_i_reg_1763 == 1'd1) & (exitcond_reg_1651 == 1'd0));
end

always @ (*) begin
    ap_predicate_op234_write_state12 = ((tmp_15_reg_1670_pp0_iter1_reg == 1'd0) | (tmp_10_reg_1620 == 1'd0));
end

always @ (*) begin
    ap_predicate_op247_read_state15 = ((or_cond1_i_i_reg_1808 == 1'd1) & (exitcond1_reg_1797 == 1'd0));
end

always @ (*) begin
    ap_predicate_op260_read_state16 = ((or_cond1_1_i_i_reg_1822 == 1'd1) & (exitcond1_reg_1797 == 1'd0));
end

always @ (*) begin
    ap_predicate_op269_read_state17 = ((or_cond1_2_i_i_reg_1851 == 1'd1) & (exitcond1_reg_1797 == 1'd0));
end

always @ (*) begin
    ap_predicate_op276_read_state18 = ((or_cond1_3_i_i_reg_1855 == 1'd1) & (exitcond1_reg_1797 == 1'd0));
end

always @ (*) begin
    ap_predicate_op298_read_state22 = ((or_cond_i_i_reg_1890 == 1'd1) & (exitcond2_reg_1879 == 1'd0));
end

always @ (*) begin
    ap_predicate_op311_read_state23 = ((or_cond_1_i_i_reg_1904 == 1'd1) & (exitcond2_reg_1879 == 1'd0));
end

always @ (*) begin
    ap_predicate_op320_read_state24 = ((or_cond_2_i_i_reg_1933 == 1'd1) & (exitcond2_reg_1879 == 1'd0));
end

always @ (*) begin
    ap_predicate_op327_read_state25 = ((or_cond_3_i_i_reg_1937 == 1'd1) & (exitcond2_reg_1879 == 1'd0));
end

assign bytes_plane1_V_V_din = {{{{{{{{ap_phi_mux_pix_val_V_1_20_i_i_phi_fu_546_p4}, {ap_phi_reg_pp0_iter1_pix_val_V_1_19_i_i_reg_523}}, {pix_val_V_1_18_i_i_reg_501}}, {pix_val_V_1_17_i_i_reg_479}}, {pix_val_V_1_16_i_i_reg_457}}, {pix_val_V_1_15_i_i_reg_435}}, {pix_val_V_1_14_i_i_reg_413}}, {pix_val_V_1_13_i_i_reg_393}};

assign exitcond1_fu_1288_p2 = ((ap_phi_mux_x7_i_i_phi_fu_567_p4 == loopWidth_1_cast36_i_reg_1548) ? 1'b1 : 1'b0);

assign exitcond1_i_i_fu_1139_p2 = ((y_i_i_reg_370 == Height) ? 1'b1 : 1'b0);

assign exitcond2_fu_1362_p2 = ((ap_phi_mux_x_i_i_phi_fu_661_p4 == loopWidth_cast38_i_i_reg_1590) ? 1'b1 : 1'b0);

assign exitcond2_i_i_fu_1128_p2 = ((y6_i_i_reg_359 == Height) ? 1'b1 : 1'b0);

assign exitcond3_i_i_fu_1117_p2 = ((y1_i_i_reg_348 == Height) ? 1'b1 : 1'b0);

assign exitcond_fu_1150_p2 = ((ap_phi_mux_x1_i_i_phi_fu_385_p4 == loopWidth_2_cast34_i_reg_1486) ? 1'b1 : 1'b0);

assign grp_fu_751_p4 = {{tmp_8_loc_dout[2:1]}};

assign grp_fu_761_p2 = ((grp_fu_751_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp1_fu_819_p2 = ((tmp_3_fu_809_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp2_fu_1101_p2 = ((tmp_4_fu_1091_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp3_fu_1031_p2 = ((tmp_5_fu_1021_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp4_fu_853_p2 = ((tmp_6_fu_843_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp5_fu_927_p2 = ((tmp_8_fu_917_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp6_fu_949_p2 = ((tmp_9_fu_939_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_fu_791_p2 = ((tmp_fu_781_p4 == 7'd0) ? 1'b1 : 1'b0);

assign loopWidth_1_cast36_i_fu_983_p4 = {{tmp_8_i_i_fu_977_p2[16:3]}};

assign loopWidth_2_cast34_i_fu_873_p4 = {{tmp_12_i_i_fu_867_p2[16:3]}};

assign loopWidth_cast38_i_i_fu_1053_p4 = {{tmp_2_i_i_fu_1047_p2[16:3]}};

assign or_cond1_1_i_i_fu_1307_p2 = (tmp_21_i_i_reg_1801 | icmp3_reg_1568);

assign or_cond1_2_i_i_fu_1323_p2 = (tmp_25_2_i_i_reg_1573 | tmp_21_i_i_reg_1801);

assign or_cond1_3_i_i_fu_1327_p2 = (tmp_9_i_i_reg_1553 | tmp_21_i_i_reg_1801);

assign or_cond1_i_i_fu_1302_p2 = (tmp_251_i_i_reg_1563 | tmp_21_i_i_fu_1297_p2);

assign or_cond2_1_i_i_fu_1196_p2 = (tmp_24_i_i_reg_1655 | icmp5_reg_1506);

assign or_cond2_2_i_i_fu_1212_p2 = (tmp_27_2_i_i_reg_1511 | tmp_24_i_i_reg_1655);

assign or_cond2_3_i_i_fu_1216_p2 = (tmp_24_i_i_reg_1655 | icmp6_reg_1516);

assign or_cond2_4_i_i_fu_1220_p2 = (tmp_27_4_i_i_reg_1521 | tmp_24_i_i_reg_1655);

assign or_cond2_5_i_i_fu_1224_p2 = (tmp_27_5_i_i_reg_1526 | tmp_24_i_i_reg_1655);

assign or_cond2_6_i_i_fu_1228_p2 = (tmp_27_6_i_i_reg_1531 | tmp_24_i_i_reg_1655);

assign or_cond2_7_i_i_fu_1232_p2 = (tmp_24_i_i_reg_1655 | tmp_13_i_i_reg_1491);

assign or_cond2_i_i_fu_1164_p2 = (tmp_271_i_i_reg_1501 | tmp_24_i_i_fu_1159_p2);

assign or_cond_1_i_i_fu_1381_p2 = (tmp_17_i_i_reg_1883 | icmp2_reg_1610);

assign or_cond_2_i_i_fu_1397_p2 = (tmp_23_2_i_i_reg_1615 | tmp_17_i_i_reg_1883);

assign or_cond_3_i_i_fu_1401_p2 = (tmp_3_i_i_reg_1595 | tmp_17_i_i_reg_1883);

assign or_cond_i_i_fu_1376_p2 = (tmp_231_i_i_reg_1605 | tmp_17_i_i_fu_1371_p2);

assign remainPix_1_fu_1067_p3 = ((grp_fu_761_p2[0:0] === 1'b1) ? 3'd4 : remainPix_cast_i_i_fu_1063_p1);

assign remainPix_2_cast_i_i_fu_993_p1 = grp_fu_751_p4;

assign remainPix_3_fu_997_p3 = ((grp_fu_761_p2[0:0] === 1'b1) ? 3'd4 : remainPix_2_cast_i_i_fu_993_p1);

assign remainPix_4_cast_i_i_fu_883_p1 = remainPix_4_fu_863_p1;

assign remainPix_4_fu_863_p1 = tmp_8_loc_dout[2:0];

assign remainPix_5_fu_893_p3 = ((tmp_13_i_i_fu_887_p2[0:0] === 1'b1) ? 4'd8 : remainPix_4_cast_i_i_fu_883_p1);

assign remainPix_cast_i_i_fu_1063_p1 = grp_fu_751_p4;

assign tmp_10_fu_1113_p1 = y1_i_i_reg_348[0:0];

assign tmp_11_cast_i_i_fu_1011_p1 = $signed(tmp_11_i_i_fu_1005_p2);

assign tmp_11_fu_1169_p2 = ((tmp_9_loc_read_reg_1443 == 8'd23) ? 1'b1 : 1'b0);

assign tmp_11_i_i_fu_1005_p2 = ($signed(loopWidth_1_cast36_i_fu_983_p4) + $signed(14'd16383));

assign tmp_12_fu_1174_p2 = ((tmp_9_loc_read_reg_1443 == 8'd19) ? 1'b1 : 1'b0);

assign tmp_12_i_i_fu_867_p2 = (17'd7 + widthInPix_2_cast35_s_fu_859_p1);

assign tmp_13_fu_1179_p2 = (tmp_12_fu_1174_p2 | tmp_11_fu_1169_p2);

assign tmp_13_i_i_fu_887_p2 = ((remainPix_4_fu_863_p1 == 3'd0) ? 1'b1 : 1'b0);

assign tmp_14_fu_1185_p2 = ((tmp_9_loc_read_reg_1443 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_15_cast_i_i_fu_907_p1 = $signed(tmp_15_i_i_fu_901_p2);

assign tmp_15_fu_1190_p2 = (tmp_14_fu_1185_p2 | tmp_13_fu_1179_p2);

assign tmp_15_i_i_fu_901_p2 = ($signed(14'd16383) + $signed(loopWidth_2_cast34_i_fu_873_p4));

assign tmp_17_i_i_fu_1371_p2 = (($signed(x_cast_i_i_fu_1367_p1) < $signed(tmp_5_cast_i_i_reg_1600)) ? 1'b1 : 1'b0);

assign tmp_1_cast39_i_i_fu_1043_p1 = tmp_8_loc_dout;

assign tmp_21_i_i_fu_1297_p2 = (($signed(x7_cast_i_i_fu_1293_p1) < $signed(tmp_11_cast_i_i_reg_1558)) ? 1'b1 : 1'b0);

assign tmp_231_i_i_fu_1085_p2 = ((remainPix_1_fu_1067_p3 != 3'd0) ? 1'b1 : 1'b0);

assign tmp_23_2_i_i_fu_1107_p2 = ((remainPix_1_fu_1067_p3 > 3'd2) ? 1'b1 : 1'b0);

assign tmp_24_i_i_fu_1159_p2 = (($signed(x1_cast_i_i_fu_1155_p1) < $signed(tmp_15_cast_i_i_reg_1496)) ? 1'b1 : 1'b0);

assign tmp_251_i_i_fu_1015_p2 = ((remainPix_3_fu_997_p3 != 3'd0) ? 1'b1 : 1'b0);

assign tmp_25_2_i_i_fu_1037_p2 = ((remainPix_3_fu_997_p3 > 3'd2) ? 1'b1 : 1'b0);

assign tmp_271_i_i_fu_911_p2 = ((remainPix_5_fu_893_p3 != 4'd0) ? 1'b1 : 1'b0);

assign tmp_27_2_i_i_fu_933_p2 = ((remainPix_5_fu_893_p3 > 4'd2) ? 1'b1 : 1'b0);

assign tmp_27_4_i_i_fu_955_p2 = ((remainPix_5_fu_893_p3 > 4'd4) ? 1'b1 : 1'b0);

assign tmp_27_5_i_i_fu_961_p2 = ((remainPix_5_fu_893_p3 > 4'd5) ? 1'b1 : 1'b0);

assign tmp_27_6_i_i_fu_967_p2 = ((remainPix_5_fu_893_p3 > 4'd6) ? 1'b1 : 1'b0);

assign tmp_2_i_i_fu_1047_p2 = (tmp_1_cast39_i_i_fu_1043_p1 + 17'd7);

assign tmp_3_fu_809_p4 = {{VideoFormat_off1_i_i_fu_803_p2[7:1]}};

assign tmp_4_fu_1091_p4 = {{remainPix_1_fu_1067_p3[2:1]}};

assign tmp_5_cast_i_i_fu_1081_p1 = $signed(tmp_5_i_i_fu_1075_p2);

assign tmp_5_fu_1021_p4 = {{remainPix_3_fu_997_p3[2:1]}};

assign tmp_5_i_i_fu_1075_p2 = ($signed(loopWidth_cast38_i_i_fu_1053_p4) + $signed(14'd16383));

assign tmp_6_fu_843_p4 = {{VideoFormat_off2_i_i_fu_837_p2[7:1]}};

assign tmp_6_i_i_fu_831_p2 = ((tmp_9_loc_dout == 8'd28) ? 1'b1 : 1'b0);

assign tmp_7_cast37_i_i_fu_973_p1 = tmp_8_loc_dout;

assign tmp_8_fu_917_p4 = {{remainPix_5_fu_893_p3[3:1]}};

assign tmp_8_i_i_fu_977_p2 = (tmp_7_cast37_i_i_fu_973_p1 + 17'd7);

assign tmp_8_loc_out_din = tmp_8_loc_dout;

assign tmp_9_fu_939_p4 = {{remainPix_5_fu_893_p3[3:2]}};

assign tmp_9_loc_out_din = tmp_9_loc_dout;

assign tmp_V_1_fu_1331_p9 = {{{{{{{{ap_phi_mux_pix_val_V_0_11_i_i_phi_fu_650_p4}, {ap_phi_mux_pix_val_V_1_11_i_i_phi_fu_640_p4}}, {ap_phi_reg_pp1_iter1_pix_val_V_0_10_i_i_reg_627}}, {ap_phi_reg_pp1_iter1_pix_val_V_1_10_i_i_reg_617}}, {pix_val_V_0_9_i_i_reg_606}}, {pix_val_V_1_9_i_i_reg_595}}, {pix_val_V_0_8_i_i_reg_585}}, {pix_val_V_1_8_i_i_reg_575}};

assign tmp_V_2_fu_1236_p9 = {{{{{{{{ap_phi_mux_pix_val_V_0_20_i_i_phi_fu_556_p4}, {ap_phi_reg_pp0_iter1_pix_val_V_0_19_i_i_reg_533}}, {pix_val_V_0_18_i_i_reg_512}}, {pix_val_V_0_17_i_i_reg_490}}, {pix_val_V_0_16_i_i_reg_468}}, {pix_val_V_0_15_i_i_reg_446}}, {pix_val_V_0_14_i_i_reg_424}}, {pix_val_V_0_13_i_i_reg_403}};

assign tmp_V_fu_1405_p9 = {{{{{{{{ap_phi_mux_pix_val_V_1_5_i_i_phi_fu_734_p4}, {ap_phi_mux_pix_val_V_0_5_i_i_phi_fu_744_p4}}, {ap_phi_reg_pp2_iter1_pix_val_V_1_4_i_i_reg_711}}, {ap_phi_reg_pp2_iter1_pix_val_V_0_4_i_i_reg_721}}, {pix_val_V_1_3_i_i_reg_689}}, {pix_val_V_0_3_i_i_reg_700}}, {pix_val_V_1_2_i_i_reg_669}}, {pix_val_V_0_2_i_i_reg_679}};

assign tmp_fu_781_p4 = {{VideoFormat_off_i_i_fu_775_p2[7:1]}};

assign tmp_i_i_78_fu_825_p2 = ((tmp_9_loc_dout == 8'd12) ? 1'b1 : 1'b0);

assign tmp_i_i_fu_797_p2 = ((tmp_9_loc_dout == 8'd27) ? 1'b1 : 1'b0);

assign widthInPix_2_cast35_s_fu_859_p1 = tmp_8_loc_dout;

assign x1_cast_i_i_fu_1155_p1 = ap_phi_mux_x1_i_i_phi_fu_385_p4;

assign x7_cast_i_i_fu_1293_p1 = ap_phi_mux_x7_i_i_phi_fu_567_p4;

assign x_1_fu_1317_p2 = (x7_i_i_reg_563 + 14'd1);

assign x_2_fu_1206_p2 = (x1_i_i_reg_381 + 14'd1);

assign x_cast_i_i_fu_1367_p1 = ap_phi_mux_x_i_i_phi_fu_661_p4;

assign x_fu_1391_p2 = (x_i_i_reg_657 + 14'd1);

assign y_1_fu_1133_p2 = (y6_i_i_reg_359 + 16'd1);

assign y_2_fu_1122_p2 = (16'd1 + y1_i_i_reg_348);

assign y_fu_1144_p2 = (y_i_i_reg_370 + 16'd1);

endmodule //system_v_frmbuf_wr_0_1_MultiPixStream2Bytes
