
Assignment2-AY2526S1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a520  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d94  0800a6e0  0800a6e0  0000b6e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b474  0800b474  0000d2a4  2**0
                  CONTENTS
  4 .ARM          00000008  0800b474  0800b474  0000c474  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b47c  0800b47c  0000d2a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b47c  0800b47c  0000c47c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b480  0800b480  0000c480  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002a4  20000000  0800b484  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000082c  200002a4  0800b728  0000d2a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ad0  0800b728  0000dad0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d2a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001896c  00000000  00000000  0000d2d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b02  00000000  00000000  00025c40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015f0  00000000  00000000  00029748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010da  00000000  00000000  0002ad38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002fc4b  00000000  00000000  0002be12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001edf8  00000000  00000000  0005ba5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011963d  00000000  00000000  0007a855  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00193e92  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e80  00000000  00000000  00193ed8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  0019ad58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200002a4 	.word	0x200002a4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800a6c8 	.word	0x0800a6c8

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200002a8 	.word	0x200002a8
 80001fc:	0800a6c8 	.word	0x0800a6c8

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b988 	b.w	8000fa0 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	468e      	mov	lr, r1
 8000cb0:	4604      	mov	r4, r0
 8000cb2:	4688      	mov	r8, r1
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d14a      	bne.n	8000d4e <__udivmoddi4+0xa6>
 8000cb8:	428a      	cmp	r2, r1
 8000cba:	4617      	mov	r7, r2
 8000cbc:	d962      	bls.n	8000d84 <__udivmoddi4+0xdc>
 8000cbe:	fab2 f682 	clz	r6, r2
 8000cc2:	b14e      	cbz	r6, 8000cd8 <__udivmoddi4+0x30>
 8000cc4:	f1c6 0320 	rsb	r3, r6, #32
 8000cc8:	fa01 f806 	lsl.w	r8, r1, r6
 8000ccc:	fa20 f303 	lsr.w	r3, r0, r3
 8000cd0:	40b7      	lsls	r7, r6
 8000cd2:	ea43 0808 	orr.w	r8, r3, r8
 8000cd6:	40b4      	lsls	r4, r6
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	fa1f fc87 	uxth.w	ip, r7
 8000ce0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ce4:	0c23      	lsrs	r3, r4, #16
 8000ce6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cee:	fb01 f20c 	mul.w	r2, r1, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d909      	bls.n	8000d0a <__udivmoddi4+0x62>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cfc:	f080 80ea 	bcs.w	8000ed4 <__udivmoddi4+0x22c>
 8000d00:	429a      	cmp	r2, r3
 8000d02:	f240 80e7 	bls.w	8000ed4 <__udivmoddi4+0x22c>
 8000d06:	3902      	subs	r1, #2
 8000d08:	443b      	add	r3, r7
 8000d0a:	1a9a      	subs	r2, r3, r2
 8000d0c:	b2a3      	uxth	r3, r4
 8000d0e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d12:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d1e:	459c      	cmp	ip, r3
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0x8e>
 8000d22:	18fb      	adds	r3, r7, r3
 8000d24:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d28:	f080 80d6 	bcs.w	8000ed8 <__udivmoddi4+0x230>
 8000d2c:	459c      	cmp	ip, r3
 8000d2e:	f240 80d3 	bls.w	8000ed8 <__udivmoddi4+0x230>
 8000d32:	443b      	add	r3, r7
 8000d34:	3802      	subs	r0, #2
 8000d36:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d3a:	eba3 030c 	sub.w	r3, r3, ip
 8000d3e:	2100      	movs	r1, #0
 8000d40:	b11d      	cbz	r5, 8000d4a <__udivmoddi4+0xa2>
 8000d42:	40f3      	lsrs	r3, r6
 8000d44:	2200      	movs	r2, #0
 8000d46:	e9c5 3200 	strd	r3, r2, [r5]
 8000d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d905      	bls.n	8000d5e <__udivmoddi4+0xb6>
 8000d52:	b10d      	cbz	r5, 8000d58 <__udivmoddi4+0xb0>
 8000d54:	e9c5 0100 	strd	r0, r1, [r5]
 8000d58:	2100      	movs	r1, #0
 8000d5a:	4608      	mov	r0, r1
 8000d5c:	e7f5      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000d5e:	fab3 f183 	clz	r1, r3
 8000d62:	2900      	cmp	r1, #0
 8000d64:	d146      	bne.n	8000df4 <__udivmoddi4+0x14c>
 8000d66:	4573      	cmp	r3, lr
 8000d68:	d302      	bcc.n	8000d70 <__udivmoddi4+0xc8>
 8000d6a:	4282      	cmp	r2, r0
 8000d6c:	f200 8105 	bhi.w	8000f7a <__udivmoddi4+0x2d2>
 8000d70:	1a84      	subs	r4, r0, r2
 8000d72:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d76:	2001      	movs	r0, #1
 8000d78:	4690      	mov	r8, r2
 8000d7a:	2d00      	cmp	r5, #0
 8000d7c:	d0e5      	beq.n	8000d4a <__udivmoddi4+0xa2>
 8000d7e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d82:	e7e2      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000d84:	2a00      	cmp	r2, #0
 8000d86:	f000 8090 	beq.w	8000eaa <__udivmoddi4+0x202>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	f040 80a4 	bne.w	8000edc <__udivmoddi4+0x234>
 8000d94:	1a8a      	subs	r2, r1, r2
 8000d96:	0c03      	lsrs	r3, r0, #16
 8000d98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d9c:	b280      	uxth	r0, r0
 8000d9e:	b2bc      	uxth	r4, r7
 8000da0:	2101      	movs	r1, #1
 8000da2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000da6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000daa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dae:	fb04 f20c 	mul.w	r2, r4, ip
 8000db2:	429a      	cmp	r2, r3
 8000db4:	d907      	bls.n	8000dc6 <__udivmoddi4+0x11e>
 8000db6:	18fb      	adds	r3, r7, r3
 8000db8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x11c>
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	f200 80e0 	bhi.w	8000f84 <__udivmoddi4+0x2dc>
 8000dc4:	46c4      	mov	ip, r8
 8000dc6:	1a9b      	subs	r3, r3, r2
 8000dc8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dcc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000dd0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000dd4:	fb02 f404 	mul.w	r4, r2, r4
 8000dd8:	429c      	cmp	r4, r3
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x144>
 8000ddc:	18fb      	adds	r3, r7, r3
 8000dde:	f102 30ff 	add.w	r0, r2, #4294967295
 8000de2:	d202      	bcs.n	8000dea <__udivmoddi4+0x142>
 8000de4:	429c      	cmp	r4, r3
 8000de6:	f200 80ca 	bhi.w	8000f7e <__udivmoddi4+0x2d6>
 8000dea:	4602      	mov	r2, r0
 8000dec:	1b1b      	subs	r3, r3, r4
 8000dee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000df2:	e7a5      	b.n	8000d40 <__udivmoddi4+0x98>
 8000df4:	f1c1 0620 	rsb	r6, r1, #32
 8000df8:	408b      	lsls	r3, r1
 8000dfa:	fa22 f706 	lsr.w	r7, r2, r6
 8000dfe:	431f      	orrs	r7, r3
 8000e00:	fa0e f401 	lsl.w	r4, lr, r1
 8000e04:	fa20 f306 	lsr.w	r3, r0, r6
 8000e08:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e0c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e10:	4323      	orrs	r3, r4
 8000e12:	fa00 f801 	lsl.w	r8, r0, r1
 8000e16:	fa1f fc87 	uxth.w	ip, r7
 8000e1a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e1e:	0c1c      	lsrs	r4, r3, #16
 8000e20:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e24:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e28:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e2c:	45a6      	cmp	lr, r4
 8000e2e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e32:	d909      	bls.n	8000e48 <__udivmoddi4+0x1a0>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e3a:	f080 809c 	bcs.w	8000f76 <__udivmoddi4+0x2ce>
 8000e3e:	45a6      	cmp	lr, r4
 8000e40:	f240 8099 	bls.w	8000f76 <__udivmoddi4+0x2ce>
 8000e44:	3802      	subs	r0, #2
 8000e46:	443c      	add	r4, r7
 8000e48:	eba4 040e 	sub.w	r4, r4, lr
 8000e4c:	fa1f fe83 	uxth.w	lr, r3
 8000e50:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e54:	fb09 4413 	mls	r4, r9, r3, r4
 8000e58:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e5c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e60:	45a4      	cmp	ip, r4
 8000e62:	d908      	bls.n	8000e76 <__udivmoddi4+0x1ce>
 8000e64:	193c      	adds	r4, r7, r4
 8000e66:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e6a:	f080 8082 	bcs.w	8000f72 <__udivmoddi4+0x2ca>
 8000e6e:	45a4      	cmp	ip, r4
 8000e70:	d97f      	bls.n	8000f72 <__udivmoddi4+0x2ca>
 8000e72:	3b02      	subs	r3, #2
 8000e74:	443c      	add	r4, r7
 8000e76:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e7a:	eba4 040c 	sub.w	r4, r4, ip
 8000e7e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e82:	4564      	cmp	r4, ip
 8000e84:	4673      	mov	r3, lr
 8000e86:	46e1      	mov	r9, ip
 8000e88:	d362      	bcc.n	8000f50 <__udivmoddi4+0x2a8>
 8000e8a:	d05f      	beq.n	8000f4c <__udivmoddi4+0x2a4>
 8000e8c:	b15d      	cbz	r5, 8000ea6 <__udivmoddi4+0x1fe>
 8000e8e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e92:	eb64 0409 	sbc.w	r4, r4, r9
 8000e96:	fa04 f606 	lsl.w	r6, r4, r6
 8000e9a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e9e:	431e      	orrs	r6, r3
 8000ea0:	40cc      	lsrs	r4, r1
 8000ea2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	e74f      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000eaa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000eae:	0c01      	lsrs	r1, r0, #16
 8000eb0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000eb4:	b280      	uxth	r0, r0
 8000eb6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eba:	463b      	mov	r3, r7
 8000ebc:	4638      	mov	r0, r7
 8000ebe:	463c      	mov	r4, r7
 8000ec0:	46b8      	mov	r8, r7
 8000ec2:	46be      	mov	lr, r7
 8000ec4:	2620      	movs	r6, #32
 8000ec6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eca:	eba2 0208 	sub.w	r2, r2, r8
 8000ece:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ed2:	e766      	b.n	8000da2 <__udivmoddi4+0xfa>
 8000ed4:	4601      	mov	r1, r0
 8000ed6:	e718      	b.n	8000d0a <__udivmoddi4+0x62>
 8000ed8:	4610      	mov	r0, r2
 8000eda:	e72c      	b.n	8000d36 <__udivmoddi4+0x8e>
 8000edc:	f1c6 0220 	rsb	r2, r6, #32
 8000ee0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ee4:	40b7      	lsls	r7, r6
 8000ee6:	40b1      	lsls	r1, r6
 8000ee8:	fa20 f202 	lsr.w	r2, r0, r2
 8000eec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ef0:	430a      	orrs	r2, r1
 8000ef2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ef6:	b2bc      	uxth	r4, r7
 8000ef8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000efc:	0c11      	lsrs	r1, r2, #16
 8000efe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f02:	fb08 f904 	mul.w	r9, r8, r4
 8000f06:	40b0      	lsls	r0, r6
 8000f08:	4589      	cmp	r9, r1
 8000f0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f0e:	b280      	uxth	r0, r0
 8000f10:	d93e      	bls.n	8000f90 <__udivmoddi4+0x2e8>
 8000f12:	1879      	adds	r1, r7, r1
 8000f14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f18:	d201      	bcs.n	8000f1e <__udivmoddi4+0x276>
 8000f1a:	4589      	cmp	r9, r1
 8000f1c:	d81f      	bhi.n	8000f5e <__udivmoddi4+0x2b6>
 8000f1e:	eba1 0109 	sub.w	r1, r1, r9
 8000f22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f26:	fb09 f804 	mul.w	r8, r9, r4
 8000f2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f2e:	b292      	uxth	r2, r2
 8000f30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f34:	4542      	cmp	r2, r8
 8000f36:	d229      	bcs.n	8000f8c <__udivmoddi4+0x2e4>
 8000f38:	18ba      	adds	r2, r7, r2
 8000f3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f3e:	d2c4      	bcs.n	8000eca <__udivmoddi4+0x222>
 8000f40:	4542      	cmp	r2, r8
 8000f42:	d2c2      	bcs.n	8000eca <__udivmoddi4+0x222>
 8000f44:	f1a9 0102 	sub.w	r1, r9, #2
 8000f48:	443a      	add	r2, r7
 8000f4a:	e7be      	b.n	8000eca <__udivmoddi4+0x222>
 8000f4c:	45f0      	cmp	r8, lr
 8000f4e:	d29d      	bcs.n	8000e8c <__udivmoddi4+0x1e4>
 8000f50:	ebbe 0302 	subs.w	r3, lr, r2
 8000f54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f58:	3801      	subs	r0, #1
 8000f5a:	46e1      	mov	r9, ip
 8000f5c:	e796      	b.n	8000e8c <__udivmoddi4+0x1e4>
 8000f5e:	eba7 0909 	sub.w	r9, r7, r9
 8000f62:	4449      	add	r1, r9
 8000f64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6c:	fb09 f804 	mul.w	r8, r9, r4
 8000f70:	e7db      	b.n	8000f2a <__udivmoddi4+0x282>
 8000f72:	4673      	mov	r3, lr
 8000f74:	e77f      	b.n	8000e76 <__udivmoddi4+0x1ce>
 8000f76:	4650      	mov	r0, sl
 8000f78:	e766      	b.n	8000e48 <__udivmoddi4+0x1a0>
 8000f7a:	4608      	mov	r0, r1
 8000f7c:	e6fd      	b.n	8000d7a <__udivmoddi4+0xd2>
 8000f7e:	443b      	add	r3, r7
 8000f80:	3a02      	subs	r2, #2
 8000f82:	e733      	b.n	8000dec <__udivmoddi4+0x144>
 8000f84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f88:	443b      	add	r3, r7
 8000f8a:	e71c      	b.n	8000dc6 <__udivmoddi4+0x11e>
 8000f8c:	4649      	mov	r1, r9
 8000f8e:	e79c      	b.n	8000eca <__udivmoddi4+0x222>
 8000f90:	eba1 0109 	sub.w	r1, r1, r9
 8000f94:	46c4      	mov	ip, r8
 8000f96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f9a:	fb09 f804 	mul.w	r8, r9, r4
 8000f9e:	e7c4      	b.n	8000f2a <__udivmoddi4+0x282>

08000fa0 <__aeabi_idiv0>:
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop

08000fa4 <Switch_GetDir>:
#include <stdio.h>

extern I2C_HandleTypeDef hi2c1;
S_Direction current_dir = NONE;

S_Direction Switch_GetDir(void){
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b088      	sub	sp, #32
 8000fa8:	af04      	add	r7, sp, #16
	uint8_t buffer[9];

	HAL_StatusTypeDef result = HAL_I2C_Mem_Read(&hi2c1, Switch_addr, 0x01, I2C_MEMADD_SIZE_8BIT, buffer, 9, HAL_MAX_DELAY);
 8000faa:	f04f 33ff 	mov.w	r3, #4294967295
 8000fae:	9302      	str	r3, [sp, #8]
 8000fb0:	2309      	movs	r3, #9
 8000fb2:	9301      	str	r3, [sp, #4]
 8000fb4:	1d3b      	adds	r3, r7, #4
 8000fb6:	9300      	str	r3, [sp, #0]
 8000fb8:	2301      	movs	r3, #1
 8000fba:	2201      	movs	r2, #1
 8000fbc:	2106      	movs	r1, #6
 8000fbe:	4819      	ldr	r0, [pc, #100]	@ (8001024 <Switch_GetDir+0x80>)
 8000fc0:	f003 fa72 	bl	80044a8 <HAL_I2C_Mem_Read>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	73fb      	strb	r3, [r7, #15]

	if (result != HAL_OK){
 8000fc8:	7bfb      	ldrb	r3, [r7, #15]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <Switch_GetDir+0x2e>
		return NONE;
 8000fce:	2305      	movs	r3, #5
 8000fd0:	e023      	b.n	800101a <Switch_GetDir+0x76>
	}

	if ((buffer[4] & 0x01) == 0) return TOP;
 8000fd2:	7a3b      	ldrb	r3, [r7, #8]
 8000fd4:	f003 0301 	and.w	r3, r3, #1
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d101      	bne.n	8000fe0 <Switch_GetDir+0x3c>
 8000fdc:	2300      	movs	r3, #0
 8000fde:	e01c      	b.n	800101a <Switch_GetDir+0x76>
	if ((buffer[5] & 0x01) == 0) return LEFT;
 8000fe0:	7a7b      	ldrb	r3, [r7, #9]
 8000fe2:	f003 0301 	and.w	r3, r3, #1
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d101      	bne.n	8000fee <Switch_GetDir+0x4a>
 8000fea:	2301      	movs	r3, #1
 8000fec:	e015      	b.n	800101a <Switch_GetDir+0x76>
	if ((buffer[6] & 0x01) == 0) return BOTTOM;
 8000fee:	7abb      	ldrb	r3, [r7, #10]
 8000ff0:	f003 0301 	and.w	r3, r3, #1
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d101      	bne.n	8000ffc <Switch_GetDir+0x58>
 8000ff8:	2303      	movs	r3, #3
 8000ffa:	e00e      	b.n	800101a <Switch_GetDir+0x76>
	if ((buffer[7] & 0x01) == 0) return RIGHT;
 8000ffc:	7afb      	ldrb	r3, [r7, #11]
 8000ffe:	f003 0301 	and.w	r3, r3, #1
 8001002:	2b00      	cmp	r3, #0
 8001004:	d101      	bne.n	800100a <Switch_GetDir+0x66>
 8001006:	2302      	movs	r3, #2
 8001008:	e007      	b.n	800101a <Switch_GetDir+0x76>
	if ((buffer[8] & 0x01) == 0) return CENTER;
 800100a:	7b3b      	ldrb	r3, [r7, #12]
 800100c:	f003 0301 	and.w	r3, r3, #1
 8001010:	2b00      	cmp	r3, #0
 8001012:	d101      	bne.n	8001018 <Switch_GetDir+0x74>
 8001014:	2304      	movs	r3, #4
 8001016:	e000      	b.n	800101a <Switch_GetDir+0x76>

	return NONE;
 8001018:	2305      	movs	r3, #5
}
 800101a:	4618      	mov	r0, r3
 800101c:	3710      	adds	r7, #16
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	20000340 	.word	0x20000340

08001028 <motionlite_init>:

// Keep last computed metrics for optional inspection (file-scope static)
static float s_last_acc_delta_g = 0.0f;
static float s_last_gyro_mag_dps = 0.0f;

void motionlite_init(MotionLite* m) {
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
    if (!m) return;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d031      	beq.n	800109a <motionlite_init+0x72>
    m->acc_delta_th_g   = MOTIONLITE_DEFAULT_ACC_DELTA_TH_G;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	4a1a      	ldr	r2, [pc, #104]	@ (80010a4 <motionlite_init+0x7c>)
 800103a:	601a      	str	r2, [r3, #0]
    m->gyro_mag_th_dps  = MOTIONLITE_DEFAULT_GYRO_MAG_TH_DPS;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	4a1a      	ldr	r2, [pc, #104]	@ (80010a8 <motionlite_init+0x80>)
 8001040:	605a      	str	r2, [r3, #4]
    m->prev_ax = m->prev_ay = m->prev_az = 0.0f;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	f04f 0200 	mov.w	r2, #0
 8001048:	611a      	str	r2, [r3, #16]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	691a      	ldr	r2, [r3, #16]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	60da      	str	r2, [r3, #12]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	68da      	ldr	r2, [r3, #12]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	609a      	str	r2, [r3, #8]
    m->have_prev = false;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	2200      	movs	r2, #0
 800105e:	751a      	strb	r2, [r3, #20]
    s_last_acc_delta_g = 0.0f;
 8001060:	4b12      	ldr	r3, [pc, #72]	@ (80010ac <motionlite_init+0x84>)
 8001062:	f04f 0200 	mov.w	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
    s_last_gyro_mag_dps = 0.0f;
 8001068:	4b11      	ldr	r3, [pc, #68]	@ (80010b0 <motionlite_init+0x88>)
 800106a:	f04f 0200 	mov.w	r2, #0
 800106e:	601a      	str	r2, [r3, #0]
    printf("%.2f", m -> acc_delta_th_g);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff fa7f 	bl	8000578 <__aeabi_f2d>
 800107a:	4602      	mov	r2, r0
 800107c:	460b      	mov	r3, r1
 800107e:	480d      	ldr	r0, [pc, #52]	@ (80010b4 <motionlite_init+0x8c>)
 8001080:	f007 f9b0 	bl	80083e4 <iprintf>
    printf("%.2f", m -> gyro_mag_th_dps);
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff fa75 	bl	8000578 <__aeabi_f2d>
 800108e:	4602      	mov	r2, r0
 8001090:	460b      	mov	r3, r1
 8001092:	4808      	ldr	r0, [pc, #32]	@ (80010b4 <motionlite_init+0x8c>)
 8001094:	f007 f9a6 	bl	80083e4 <iprintf>
 8001098:	e000      	b.n	800109c <motionlite_init+0x74>
    if (!m) return;
 800109a:	bf00      	nop
}
 800109c:	3708      	adds	r7, #8
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	402ae148 	.word	0x402ae148
 80010a8:	43270000 	.word	0x43270000
 80010ac:	200002c0 	.word	0x200002c0
 80010b0:	200002c4 	.word	0x200002c4
 80010b4:	0800a6e0 	.word	0x0800a6e0

080010b8 <Buzzer_Init>:

static TIM_HandleTypeDef htim_buzz;
static uint32_t start_tick = 0;
static uint32_t stop_tick = 0;
void Buzzer_Init(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b08e      	sub	sp, #56	@ 0x38
 80010bc:	af00      	add	r7, sp, #0
    // GPIO AF for timer channel
    BUZZER_GPIO_CLK_ENABLE();
 80010be:	4b33      	ldr	r3, [pc, #204]	@ (800118c <Buzzer_Init+0xd4>)
 80010c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010c2:	4a32      	ldr	r2, [pc, #200]	@ (800118c <Buzzer_Init+0xd4>)
 80010c4:	f043 0302 	orr.w	r3, r3, #2
 80010c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010ca:	4b30      	ldr	r3, [pc, #192]	@ (800118c <Buzzer_Init+0xd4>)
 80010cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ce:	f003 0302 	and.w	r3, r3, #2
 80010d2:	607b      	str	r3, [r7, #4]
 80010d4:	687b      	ldr	r3, [r7, #4]
    GPIO_InitTypeDef g = {0};
 80010d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
 80010de:	605a      	str	r2, [r3, #4]
 80010e0:	609a      	str	r2, [r3, #8]
 80010e2:	60da      	str	r2, [r3, #12]
 80010e4:	611a      	str	r2, [r3, #16]
    g.Pin       = BUZZER_Pin;
 80010e6:	2301      	movs	r3, #1
 80010e8:	627b      	str	r3, [r7, #36]	@ 0x24
    g.Mode      = GPIO_MODE_AF_PP;
 80010ea:	2302      	movs	r3, #2
 80010ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    g.Pull      = GPIO_NOPULL;
 80010ee:	2300      	movs	r3, #0
 80010f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    g.Speed     = GPIO_SPEED_FREQ_LOW;
 80010f2:	2300      	movs	r3, #0
 80010f4:	633b      	str	r3, [r7, #48]	@ 0x30
    g.Alternate = BUZZER_AF;
 80010f6:	2302      	movs	r3, #2
 80010f8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(BUZZER_GPIO_Port, &g);
 80010fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010fe:	4619      	mov	r1, r3
 8001100:	4823      	ldr	r0, [pc, #140]	@ (8001190 <Buzzer_Init+0xd8>)
 8001102:	f002 fe03 	bl	8003d0c <HAL_GPIO_Init>

    // Timer base: 1 MHz tick for easy math (assumes core clocks ~80 MHz)
    BUZZER_TIM_CLK_ENABLE();
 8001106:	4b21      	ldr	r3, [pc, #132]	@ (800118c <Buzzer_Init+0xd4>)
 8001108:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800110a:	4a20      	ldr	r2, [pc, #128]	@ (800118c <Buzzer_Init+0xd4>)
 800110c:	f043 0302 	orr.w	r3, r3, #2
 8001110:	6593      	str	r3, [r2, #88]	@ 0x58
 8001112:	4b1e      	ldr	r3, [pc, #120]	@ (800118c <Buzzer_Init+0xd4>)
 8001114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001116:	f003 0302 	and.w	r3, r3, #2
 800111a:	603b      	str	r3, [r7, #0]
 800111c:	683b      	ldr	r3, [r7, #0]
    htim_buzz.Instance           = BUZZER_TIMER;
 800111e:	4b1d      	ldr	r3, [pc, #116]	@ (8001194 <Buzzer_Init+0xdc>)
 8001120:	4a1d      	ldr	r2, [pc, #116]	@ (8001198 <Buzzer_Init+0xe0>)
 8001122:	601a      	str	r2, [r3, #0]
    htim_buzz.Init.Prescaler     = 79;                 // 80 MHz / (79+1) = 1 MHz
 8001124:	4b1b      	ldr	r3, [pc, #108]	@ (8001194 <Buzzer_Init+0xdc>)
 8001126:	224f      	movs	r2, #79	@ 0x4f
 8001128:	605a      	str	r2, [r3, #4]
    htim_buzz.Init.CounterMode   = TIM_COUNTERMODE_UP;
 800112a:	4b1a      	ldr	r3, [pc, #104]	@ (8001194 <Buzzer_Init+0xdc>)
 800112c:	2200      	movs	r2, #0
 800112e:	609a      	str	r2, [r3, #8]
    htim_buzz.Init.Period        = 1000 - 1;          // default 1 kHz
 8001130:	4b18      	ldr	r3, [pc, #96]	@ (8001194 <Buzzer_Init+0xdc>)
 8001132:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001136:	60da      	str	r2, [r3, #12]
    htim_buzz.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001138:	4b16      	ldr	r3, [pc, #88]	@ (8001194 <Buzzer_Init+0xdc>)
 800113a:	2200      	movs	r2, #0
 800113c:	611a      	str	r2, [r3, #16]
    htim_buzz.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800113e:	4b15      	ldr	r3, [pc, #84]	@ (8001194 <Buzzer_Init+0xdc>)
 8001140:	2200      	movs	r2, #0
 8001142:	619a      	str	r2, [r3, #24]
    HAL_TIM_PWM_Init(&htim_buzz);
 8001144:	4813      	ldr	r0, [pc, #76]	@ (8001194 <Buzzer_Init+0xdc>)
 8001146:	f004 fd89 	bl	8005c5c <HAL_TIM_PWM_Init>

    TIM_OC_InitTypeDef sOC = {0};
 800114a:	f107 0308 	add.w	r3, r7, #8
 800114e:	2200      	movs	r2, #0
 8001150:	601a      	str	r2, [r3, #0]
 8001152:	605a      	str	r2, [r3, #4]
 8001154:	609a      	str	r2, [r3, #8]
 8001156:	60da      	str	r2, [r3, #12]
 8001158:	611a      	str	r2, [r3, #16]
 800115a:	615a      	str	r2, [r3, #20]
 800115c:	619a      	str	r2, [r3, #24]
    sOC.OCMode       = TIM_OCMODE_PWM1;
 800115e:	2360      	movs	r3, #96	@ 0x60
 8001160:	60bb      	str	r3, [r7, #8]
    sOC.Pulse        = 0;                             // start silent
 8001162:	2300      	movs	r3, #0
 8001164:	60fb      	str	r3, [r7, #12]
    sOC.OCPolarity   = TIM_OCPOLARITY_HIGH;
 8001166:	2300      	movs	r3, #0
 8001168:	613b      	str	r3, [r7, #16]
    sOC.OCFastMode   = TIM_OCFAST_DISABLE;
 800116a:	2300      	movs	r3, #0
 800116c:	61bb      	str	r3, [r7, #24]
    HAL_TIM_PWM_ConfigChannel(&htim_buzz, &sOC, BUZZER_CHANNEL);
 800116e:	f107 0308 	add.w	r3, r7, #8
 8001172:	2208      	movs	r2, #8
 8001174:	4619      	mov	r1, r3
 8001176:	4807      	ldr	r0, [pc, #28]	@ (8001194 <Buzzer_Init+0xdc>)
 8001178:	f004 fed8 	bl	8005f2c <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_Start(&htim_buzz, BUZZER_CHANNEL);
 800117c:	2108      	movs	r1, #8
 800117e:	4805      	ldr	r0, [pc, #20]	@ (8001194 <Buzzer_Init+0xdc>)
 8001180:	f004 fdce 	bl	8005d20 <HAL_TIM_PWM_Start>
}
 8001184:	bf00      	nop
 8001186:	3738      	adds	r7, #56	@ 0x38
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	40021000 	.word	0x40021000
 8001190:	48000400 	.word	0x48000400
 8001194:	200002c8 	.word	0x200002c8
 8001198:	40000400 	.word	0x40000400

0800119c <Buzzer_Tone>:
//974
//
void Buzzer_Tone(uint32_t hz)
{
 800119c:	b480      	push	{r7}
 800119e:	b085      	sub	sp, #20
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
    if (hz == 0) {
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d104      	bne.n	80011b4 <Buzzer_Tone+0x18>
        __HAL_TIM_SET_COMPARE(&htim_buzz, BUZZER_CHANNEL, 0);
 80011aa:	4b14      	ldr	r3, [pc, #80]	@ (80011fc <Buzzer_Tone+0x60>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	2200      	movs	r2, #0
 80011b0:	63da      	str	r2, [r3, #60]	@ 0x3c
        return;
 80011b2:	e01d      	b.n	80011f0 <Buzzer_Tone+0x54>
    }
    uint32_t arr = (1000000UL / hz);
 80011b4:	4a12      	ldr	r2, [pc, #72]	@ (8001200 <Buzzer_Tone+0x64>)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80011bc:	60fb      	str	r3, [r7, #12]
    if (arr < 2) arr = 2;        // limit
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	d801      	bhi.n	80011c8 <Buzzer_Tone+0x2c>
 80011c4:	2302      	movs	r3, #2
 80011c6:	60fb      	str	r3, [r7, #12]
    arr -= 1;
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	3b01      	subs	r3, #1
 80011cc:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_SET_AUTORELOAD(&htim_buzz, arr);
 80011ce:	4b0b      	ldr	r3, [pc, #44]	@ (80011fc <Buzzer_Tone+0x60>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	68fa      	ldr	r2, [r7, #12]
 80011d4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80011d6:	4a09      	ldr	r2, [pc, #36]	@ (80011fc <Buzzer_Tone+0x60>)
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim_buzz, BUZZER_CHANNEL, (arr + 1) / 2); // 50% duty
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	1c5a      	adds	r2, r3, #1
 80011e0:	4b06      	ldr	r3, [pc, #24]	@ (80011fc <Buzzer_Tone+0x60>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	0852      	lsrs	r2, r2, #1
 80011e6:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COUNTER(&htim_buzz, 0);
 80011e8:	4b04      	ldr	r3, [pc, #16]	@ (80011fc <Buzzer_Tone+0x60>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	2200      	movs	r2, #0
 80011ee:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80011f0:	3714      	adds	r7, #20
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	200002c8 	.word	0x200002c8
 8001200:	000f4240 	.word	0x000f4240

08001204 <Buzzer_Stop>:
    __HAL_TIM_SET_COMPARE(&htim_buzz, BUZZER_CHANNEL, ccr);
    __HAL_TIM_SET_COUNTER(&htim_buzz, 0);
}

void Buzzer_Stop(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim_buzz, BUZZER_CHANNEL, 0);
 8001208:	4b04      	ldr	r3, [pc, #16]	@ (800121c <Buzzer_Stop+0x18>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	2200      	movs	r2, #0
 800120e:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001210:	bf00      	nop
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	200002c8 	.word	0x200002c8

08001220 <Buzzer_Beep>:

void Buzzer_Beep(uint32_t hz, uint32_t start, uint32_t ms)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b084      	sub	sp, #16
 8001224:	af00      	add	r7, sp, #0
 8001226:	60f8      	str	r0, [r7, #12]
 8001228:	60b9      	str	r1, [r7, #8]
 800122a:	607a      	str	r2, [r7, #4]
    Buzzer_Tone(hz);
 800122c:	68f8      	ldr	r0, [r7, #12]
 800122e:	f7ff ffb5 	bl	800119c <Buzzer_Tone>
    start_tick = start;
 8001232:	4a06      	ldr	r2, [pc, #24]	@ (800124c <Buzzer_Beep+0x2c>)
 8001234:	68bb      	ldr	r3, [r7, #8]
 8001236:	6013      	str	r3, [r2, #0]
    stop_tick = start + ms;
 8001238:	68ba      	ldr	r2, [r7, #8]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	4413      	add	r3, r2
 800123e:	4a04      	ldr	r2, [pc, #16]	@ (8001250 <Buzzer_Beep+0x30>)
 8001240:	6013      	str	r3, [r2, #0]
}
 8001242:	bf00      	nop
 8001244:	3710      	adds	r7, #16
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	20000314 	.word	0x20000314
 8001250:	20000318 	.word	0x20000318

08001254 <CheckBuzzer>:

void CheckBuzzer(uint32_t now){
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
	if (now  > stop_tick) {
 800125c:	4b05      	ldr	r3, [pc, #20]	@ (8001274 <CheckBuzzer+0x20>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	687a      	ldr	r2, [r7, #4]
 8001262:	429a      	cmp	r2, r3
 8001264:	d901      	bls.n	800126a <CheckBuzzer+0x16>
		Buzzer_Stop();
 8001266:	f7ff ffcd 	bl	8001204 <Buzzer_Stop>
	}
}
 800126a:	bf00      	nop
 800126c:	3708      	adds	r7, #8
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	20000318 	.word	0x20000318

08001278 <get_imu_readings>:
UART_HandleTypeDef huart1;
float gyro_data[3], accel_data[3], mag_data[3];

int16_t accel_data_i16[3] = {0};
int16_t mag_data_i16[3] = {0};
void get_imu_readings(void) {
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
	// imu readings
	BSP_GYRO_GetXYZ(gyro_data);	// units of deg/sec
 800127e:	4824      	ldr	r0, [pc, #144]	@ (8001310 <get_imu_readings+0x98>)
 8001280:	f001 fb06 	bl	8002890 <BSP_GYRO_GetXYZ>
	BSP_ACCELERO_AccGetXYZ(accel_data_i16);	//units of g
 8001284:	4823      	ldr	r0, [pc, #140]	@ (8001314 <get_imu_readings+0x9c>)
 8001286:	f001 faa7 	bl	80027d8 <BSP_ACCELERO_AccGetXYZ>
	BSP_MAGNETO_GetXYZ(mag_data_i16);	//units of uT (micro Tesla)
 800128a:	4823      	ldr	r0, [pc, #140]	@ (8001318 <get_imu_readings+0xa0>)
 800128c:	f001 fb72 	bl	8002974 <BSP_MAGNETO_GetXYZ>
	for (int a = 0; a < 3; a++) { //anything done in post
 8001290:	2300      	movs	r3, #0
 8001292:	607b      	str	r3, [r7, #4]
 8001294:	e02d      	b.n	80012f2 <get_imu_readings+0x7a>
		accel_data[a] = (float)accel_data_i16[a] * (9.8/1000.0f);
 8001296:	4a1f      	ldr	r2, [pc, #124]	@ (8001314 <get_imu_readings+0x9c>)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800129e:	ee07 3a90 	vmov	s15, r3
 80012a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012a6:	ee17 0a90 	vmov	r0, s15
 80012aa:	f7ff f965 	bl	8000578 <__aeabi_f2d>
 80012ae:	a316      	add	r3, pc, #88	@ (adr r3, 8001308 <get_imu_readings+0x90>)
 80012b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b4:	f7ff f9b8 	bl	8000628 <__aeabi_dmul>
 80012b8:	4602      	mov	r2, r0
 80012ba:	460b      	mov	r3, r1
 80012bc:	4610      	mov	r0, r2
 80012be:	4619      	mov	r1, r3
 80012c0:	f7ff fc8a 	bl	8000bd8 <__aeabi_d2f>
 80012c4:	4602      	mov	r2, r0
 80012c6:	4915      	ldr	r1, [pc, #84]	@ (800131c <get_imu_readings+0xa4>)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	440b      	add	r3, r1
 80012ce:	601a      	str	r2, [r3, #0]
		mag_data[a] = (float) mag_data_i16[a];
 80012d0:	4a11      	ldr	r2, [pc, #68]	@ (8001318 <get_imu_readings+0xa0>)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 80012d8:	ee07 3a90 	vmov	s15, r3
 80012dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012e0:	4a0f      	ldr	r2, [pc, #60]	@ (8001320 <get_imu_readings+0xa8>)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	4413      	add	r3, r2
 80012e8:	edc3 7a00 	vstr	s15, [r3]
	for (int a = 0; a < 3; a++) { //anything done in post
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	3301      	adds	r3, #1
 80012f0:	607b      	str	r3, [r7, #4]
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	2b02      	cmp	r3, #2
 80012f6:	ddce      	ble.n	8001296 <get_imu_readings+0x1e>
//	sprintf(welcome_print, "Maggots: %d %d %d \r\n", accel_data[0], accel_data[1], accel_data[2]);
//	HAL_UART_Transmit(&huart1, (uint8_t*)welcome_print, strlen(welcome_print), 0xFFBF);
//	printf("Accel Data: X = %.2f, Y = %.2f, Z = %.2f\r\n", accel_data[0], accel_data[1], accel_data[2]);
//	printf("Gyro Data: X = %.2f, Y = %.2f, Z = %.2f\r\n", gyro_data[0], gyro_data[1], gyro_data[2]);
//	printf("Mag Data: X = %.2f, Y = %.2f, Z = %.2f\r\n", mag_data[0], mag_data[1], mag_data[2]);
}
 80012f8:	bf00      	nop
 80012fa:	bf00      	nop
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	f3af 8000 	nop.w
 8001308:	bc01a36f 	.word	0xbc01a36f
 800130c:	3f841205 	.word	0x3f841205
 8001310:	20000428 	.word	0x20000428
 8001314:	2000044c 	.word	0x2000044c
 8001318:	20000454 	.word	0x20000454
 800131c:	20000434 	.word	0x20000434
 8001320:	20000440 	.word	0x20000440

08001324 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	4603      	mov	r3, r0
 800132c:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == BUTTON_EXTI13_Pin)
 800132e:	88fb      	ldrh	r3, [r7, #6]
 8001330:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001334:	d12b      	bne.n	800138e <HAL_GPIO_EXTI_Callback+0x6a>
	{
		uint32_t nowTick = HAL_GetTick();
 8001336:	f002 fba7 	bl	8003a88 <HAL_GetTick>
 800133a:	60f8      	str	r0, [r7, #12]

		if (lastPressed > 0 && (nowTick - lastPressed) <= 1000) {
 800133c:	4b16      	ldr	r3, [pc, #88]	@ (8001398 <HAL_GPIO_EXTI_Callback+0x74>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d021      	beq.n	8001388 <HAL_GPIO_EXTI_Callback+0x64>
 8001344:	4b14      	ldr	r3, [pc, #80]	@ (8001398 <HAL_GPIO_EXTI_Callback+0x74>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	68fa      	ldr	r2, [r7, #12]
 800134a:	1ad3      	subs	r3, r2, r3
 800134c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001350:	d81a      	bhi.n	8001388 <HAL_GPIO_EXTI_Callback+0x64>
//			sprintf(welcome_print, "Expecting change \r\n");
//			HAL_UART_Transmit(&huart1, (uint8_t*)welcome_print, strlen(welcome_print), 0xFFBF);
			welcomed = 0;
 8001352:	4b12      	ldr	r3, [pc, #72]	@ (800139c <HAL_GPIO_EXTI_Callback+0x78>)
 8001354:	2200      	movs	r2, #0
 8001356:	701a      	strb	r2, [r3, #0]
			if (mode >= 0) { //filter out stop mode
 8001358:	4b11      	ldr	r3, [pc, #68]	@ (80013a0 <HAL_GPIO_EXTI_Callback+0x7c>)
 800135a:	f993 3000 	ldrsb.w	r3, [r3]
 800135e:	2b00      	cmp	r3, #0
 8001360:	db08      	blt.n	8001374 <HAL_GPIO_EXTI_Callback+0x50>
				mode++;
 8001362:	4b0f      	ldr	r3, [pc, #60]	@ (80013a0 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001364:	f993 3000 	ldrsb.w	r3, [r3]
 8001368:	b2db      	uxtb	r3, r3
 800136a:	3301      	adds	r3, #1
 800136c:	b2db      	uxtb	r3, r3
 800136e:	b25a      	sxtb	r2, r3
 8001370:	4b0b      	ldr	r3, [pc, #44]	@ (80013a0 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001372:	701a      	strb	r2, [r3, #0]

			}
			if (mode >= w) {
 8001374:	4b0a      	ldr	r3, [pc, #40]	@ (80013a0 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001376:	f993 3000 	ldrsb.w	r3, [r3]
 800137a:	461a      	mov	r2, r3
 800137c:	2302      	movs	r3, #2
 800137e:	429a      	cmp	r2, r3
 8001380:	db02      	blt.n	8001388 <HAL_GPIO_EXTI_Callback+0x64>
				mode = 0;
 8001382:	4b07      	ldr	r3, [pc, #28]	@ (80013a0 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001384:	2200      	movs	r2, #0
 8001386:	701a      	strb	r2, [r3, #0]
			}

		}

		lastPressed = nowTick;
 8001388:	4a03      	ldr	r2, [pc, #12]	@ (8001398 <HAL_GPIO_EXTI_Callback+0x74>)
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	6013      	str	r3, [r2, #0]

	}
}
 800138e:	bf00      	nop
 8001390:	3710      	adds	r7, #16
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	20000338 	.word	0x20000338
 800139c:	20000334 	.word	0x20000334
 80013a0:	2000033c 	.word	0x2000033c

080013a4 <Calculate_Magnetic_Magnitude>:
#define ACCELERO_THRESHOLD 15.0



static float Calculate_Magnetic_Magnitude(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
        float magnitude = sqrtf((float)(mag_data[0]*mag_data[0]) +
 80013aa:	4b15      	ldr	r3, [pc, #84]	@ (8001400 <Calculate_Magnetic_Magnitude+0x5c>)
 80013ac:	ed93 7a00 	vldr	s14, [r3]
 80013b0:	4b13      	ldr	r3, [pc, #76]	@ (8001400 <Calculate_Magnetic_Magnitude+0x5c>)
 80013b2:	edd3 7a00 	vldr	s15, [r3]
 80013b6:	ee27 7a27 	vmul.f32	s14, s14, s15
                                (float)(mag_data[1]*mag_data[1]) +
 80013ba:	4b11      	ldr	r3, [pc, #68]	@ (8001400 <Calculate_Magnetic_Magnitude+0x5c>)
 80013bc:	edd3 6a01 	vldr	s13, [r3, #4]
 80013c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001400 <Calculate_Magnetic_Magnitude+0x5c>)
 80013c2:	edd3 7a01 	vldr	s15, [r3, #4]
 80013c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
        float magnitude = sqrtf((float)(mag_data[0]*mag_data[0]) +
 80013ca:	ee37 7a27 	vadd.f32	s14, s14, s15
                                (float)(mag_data[2]*mag_data[2]));
 80013ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001400 <Calculate_Magnetic_Magnitude+0x5c>)
 80013d0:	edd3 6a02 	vldr	s13, [r3, #8]
 80013d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001400 <Calculate_Magnetic_Magnitude+0x5c>)
 80013d6:	edd3 7a02 	vldr	s15, [r3, #8]
 80013da:	ee66 7aa7 	vmul.f32	s15, s13, s15
        float magnitude = sqrtf((float)(mag_data[0]*mag_data[0]) +
 80013de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013e2:	eeb0 0a67 	vmov.f32	s0, s15
 80013e6:	f009 f943 	bl	800a670 <sqrtf>
 80013ea:	ed87 0a01 	vstr	s0, [r7, #4]
        return magnitude;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	ee07 3a90 	vmov	s15, r3
}
 80013f4:	eeb0 0a67 	vmov.f32	s0, s15
 80013f8:	3708      	adds	r7, #8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	20000440 	.word	0x20000440

08001404 <checkMovement>:
static int checkMovement(void) {
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
    float magnitude = sqrtf((float)(accel_data[0]*accel_data[0]) +
 800140a:	4b2f      	ldr	r3, [pc, #188]	@ (80014c8 <checkMovement+0xc4>)
 800140c:	ed93 7a00 	vldr	s14, [r3]
 8001410:	4b2d      	ldr	r3, [pc, #180]	@ (80014c8 <checkMovement+0xc4>)
 8001412:	edd3 7a00 	vldr	s15, [r3]
 8001416:	ee27 7a27 	vmul.f32	s14, s14, s15
                            (float)(accel_data[1]*accel_data[1]) +
 800141a:	4b2b      	ldr	r3, [pc, #172]	@ (80014c8 <checkMovement+0xc4>)
 800141c:	edd3 6a01 	vldr	s13, [r3, #4]
 8001420:	4b29      	ldr	r3, [pc, #164]	@ (80014c8 <checkMovement+0xc4>)
 8001422:	edd3 7a01 	vldr	s15, [r3, #4]
 8001426:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float magnitude = sqrtf((float)(accel_data[0]*accel_data[0]) +
 800142a:	ee37 7a27 	vadd.f32	s14, s14, s15
                            (float)(accel_data[2]*accel_data[2]));
 800142e:	4b26      	ldr	r3, [pc, #152]	@ (80014c8 <checkMovement+0xc4>)
 8001430:	edd3 6a02 	vldr	s13, [r3, #8]
 8001434:	4b24      	ldr	r3, [pc, #144]	@ (80014c8 <checkMovement+0xc4>)
 8001436:	edd3 7a02 	vldr	s15, [r3, #8]
 800143a:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float magnitude = sqrtf((float)(accel_data[0]*accel_data[0]) +
 800143e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001442:	eeb0 0a67 	vmov.f32	s0, s15
 8001446:	f009 f913 	bl	800a670 <sqrtf>
 800144a:	ed87 0a01 	vstr	s0, [r7, #4]
    if (magnitude > ACCELERO_THRESHOLD) {
 800144e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001452:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8001456:	eef4 7ac7 	vcmpe.f32	s15, s14
 800145a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800145e:	dd01      	ble.n	8001464 <checkMovement+0x60>
    	return 1;
 8001460:	2301      	movs	r3, #1
 8001462:	e02d      	b.n	80014c0 <checkMovement+0xbc>
    }
    magnitude = sqrtf((float)(gyro_data[0]*gyro_data[0]) +
 8001464:	4b19      	ldr	r3, [pc, #100]	@ (80014cc <checkMovement+0xc8>)
 8001466:	ed93 7a00 	vldr	s14, [r3]
 800146a:	4b18      	ldr	r3, [pc, #96]	@ (80014cc <checkMovement+0xc8>)
 800146c:	edd3 7a00 	vldr	s15, [r3]
 8001470:	ee27 7a27 	vmul.f32	s14, s14, s15
					  (float)(gyro_data[1]*gyro_data[1]) +
 8001474:	4b15      	ldr	r3, [pc, #84]	@ (80014cc <checkMovement+0xc8>)
 8001476:	edd3 6a01 	vldr	s13, [r3, #4]
 800147a:	4b14      	ldr	r3, [pc, #80]	@ (80014cc <checkMovement+0xc8>)
 800147c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001480:	ee66 7aa7 	vmul.f32	s15, s13, s15
    magnitude = sqrtf((float)(gyro_data[0]*gyro_data[0]) +
 8001484:	ee37 7a27 	vadd.f32	s14, s14, s15
					  (float)(gyro_data[2]*gyro_data[2]));
 8001488:	4b10      	ldr	r3, [pc, #64]	@ (80014cc <checkMovement+0xc8>)
 800148a:	edd3 6a02 	vldr	s13, [r3, #8]
 800148e:	4b0f      	ldr	r3, [pc, #60]	@ (80014cc <checkMovement+0xc8>)
 8001490:	edd3 7a02 	vldr	s15, [r3, #8]
 8001494:	ee66 7aa7 	vmul.f32	s15, s13, s15
    magnitude = sqrtf((float)(gyro_data[0]*gyro_data[0]) +
 8001498:	ee77 7a27 	vadd.f32	s15, s14, s15
 800149c:	eeb0 0a67 	vmov.f32	s0, s15
 80014a0:	f009 f8e6 	bl	800a670 <sqrtf>
 80014a4:	ed87 0a01 	vstr	s0, [r7, #4]
    return magnitude > GYROTHRESH;
 80014a8:	edd7 7a01 	vldr	s15, [r7, #4]
 80014ac:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80014d0 <checkMovement+0xcc>
 80014b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b8:	bfcc      	ite	gt
 80014ba:	2301      	movgt	r3, #1
 80014bc:	2300      	movle	r3, #0
 80014be:	b2db      	uxtb	r3, r3

}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3708      	adds	r7, #8
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	20000434 	.word	0x20000434
 80014cc:	20000428 	.word	0x20000428
 80014d0:	47c35000 	.word	0x47c35000

080014d4 <main>:


int main(void)
{
 80014d4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80014d8:	b0cc      	sub	sp, #304	@ 0x130
 80014da:	af04      	add	r7, sp, #16
	initialise_monitor_handles(); // for semi-hosting support (printf) // used if and only if for testing
 80014dc:	f006 f9ee 	bl	80078bc <initialise_monitor_handles>

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80014e0:	f002 fa6a 	bl	80039b8 <HAL_Init>
	SystemClock_Config();
 80014e4:	f000 fd84 	bl	8001ff0 <SystemClock_Config>
	Buzzer_Init();
 80014e8:	f7ff fde6 	bl	80010b8 <Buzzer_Init>
	UART1_Init();
 80014ec:	f000 fd1a 	bl	8001f24 <UART1_Init>

	BSP_LED_Init(LED2);
 80014f0:	2000      	movs	r0, #0
 80014f2:	f000 ff6f 	bl	80023d4 <BSP_LED_Init>
	BSP_HSENSOR_Init();
 80014f6:	f001 f9e3 	bl	80028c0 <BSP_HSENSOR_Init>
	BSP_MAGNETO_Init();
 80014fa:	f001 fa0f 	bl	800291c <BSP_MAGNETO_Init>
	BSP_GYRO_Init();
 80014fe:	f001 f983 	bl	8002808 <BSP_GYRO_Init>
	BSP_ACCELERO_Init();
 8001502:	f001 f929 	bl	8002758 <BSP_ACCELERO_Init>
	BSP_TSENSOR_Init();
 8001506:	f001 fa7b 	bl	8002a00 <BSP_TSENSOR_Init>
	BSP_PSENSOR_Init();
 800150a:	f001 fa4b 	bl	80029a4 <BSP_PSENSOR_Init>
	get_imu_readings();
 800150e:	f7ff feb3 	bl	8001278 <get_imu_readings>

	MX_GPIO_Init();
 8001512:	f000 fdcf 	bl	80020b4 <MX_GPIO_Init>
	MX_I2C1_Init();
 8001516:	f000 fdfb 	bl	8002110 <MX_I2C1_Init>
	ssd1306_Init(); //All ze initializations
 800151a:	f002 f84d 	bl	80035b8 <ssd1306_Init>
//	ssd1306_Fill(White);
//	ssd1306_UpdateScreen(); //Test if the OLED works

	//OLED Logic //setting up for Red Light Green lIght snice it's the default gamemdoe
	ssd1306_SetCursor(5,5);
 800151e:	2105      	movs	r1, #5
 8001520:	2005      	movs	r0, #5
 8001522:	f002 f9ff 	bl	8003924 <ssd1306_SetCursor>

	ssd1306_WriteString("Red Light", Font_7x10, White);
 8001526:	4bc8      	ldr	r3, [pc, #800]	@ (8001848 <main+0x374>)
 8001528:	2201      	movs	r2, #1
 800152a:	9200      	str	r2, [sp, #0]
 800152c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800152e:	48c7      	ldr	r0, [pc, #796]	@ (800184c <main+0x378>)
 8001530:	f002 f9d2 	bl	80038d8 <ssd1306_WriteString>
	ssd1306_SetCursor(5,15);
 8001534:	210f      	movs	r1, #15
 8001536:	2005      	movs	r0, #5
 8001538:	f002 f9f4 	bl	8003924 <ssd1306_SetCursor>
	ssd1306_WriteString("Green Light", Font_7x10, White);
 800153c:	4bc2      	ldr	r3, [pc, #776]	@ (8001848 <main+0x374>)
 800153e:	2201      	movs	r2, #1
 8001540:	9200      	str	r2, [sp, #0]
 8001542:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001544:	48c2      	ldr	r0, [pc, #776]	@ (8001850 <main+0x37c>)
 8001546:	f002 f9c7 	bl	80038d8 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 800154a:	f002 f8b7 	bl	80036bc <ssd1306_UpdateScreen>


	motionlite_init(&motion);
 800154e:	48c1      	ldr	r0, [pc, #772]	@ (8001854 <main+0x380>)
 8001550:	f7ff fd6a 	bl	8001028 <motionlite_init>
	uint32_t start_tick = HAL_GetTick();
 8001554:	f002 fa98 	bl	8003a88 <HAL_GetTick>
 8001558:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
	int seconds_count = 0;
 800155c:	2300      	movs	r3, #0
 800155e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
	float mag_mag = 0;
 8001562:	f04f 0300 	mov.w	r3, #0
 8001566:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
	uint8_t tick20 = 0;
 800156a:	2300      	movs	r3, #0
 800156c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
	int8_t green = 1;
 8001570:	2301      	movs	r3, #1
 8001572:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
	int recordTagTick = 0;
 8001576:	2300      	movs	r3, #0
 8001578:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
	int iframes = 0;
 800157c:	2300      	movs	r3, #0
 800157e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
	float accel_offset[3];
	float gyro_offset[3];
	int8_t count10 = 0;
 8001582:	2300      	movs	r3, #0
 8001584:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
	uint32_t stop_beep = 0;
 8001588:	2300      	movs	r3, #0
 800158a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

	while (1) {

		uint32_t current_tick = HAL_GetTick();
 800158e:	f002 fa7b 	bl	8003a88 <HAL_GetTick>
 8001592:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4

		CheckBuzzer(current_tick);
 8001596:	f8d7 00f4 	ldr.w	r0, [r7, #244]	@ 0xf4
 800159a:	f7ff fe5b 	bl	8001254 <CheckBuzzer>
		if ((current_tick - start_tick) >= 50) {
 800159e:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 80015a2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80015a6:	1ad3      	subs	r3, r2, r3
 80015a8:	2b31      	cmp	r3, #49	@ 0x31
 80015aa:	d9f0      	bls.n	800158e <main+0xba>
			//checks if a second has
			if (Switch_GetDir() == CENTER){
 80015ac:	f7ff fcfa 	bl	8000fa4 <Switch_GetDir>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b04      	cmp	r3, #4
 80015b4:	d114      	bne.n	80015e0 <main+0x10c>
				ssd1306_Fill(Black);
 80015b6:	2000      	movs	r0, #0
 80015b8:	f002 f868 	bl	800368c <ssd1306_Fill>
				ssd1306_UpdateScreen();
 80015bc:	f002 f87e 	bl	80036bc <ssd1306_UpdateScreen>
				ssd1306_SetCursor(5,5);
 80015c0:	2105      	movs	r1, #5
 80015c2:	2005      	movs	r0, #5
 80015c4:	f002 f9ae 	bl	8003924 <ssd1306_SetCursor>
				ssd1306_WriteString("Diagnostics", Font_7x10, White);
 80015c8:	4b9f      	ldr	r3, [pc, #636]	@ (8001848 <main+0x374>)
 80015ca:	2201      	movs	r2, #1
 80015cc:	9200      	str	r2, [sp, #0]
 80015ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015d0:	48a1      	ldr	r0, [pc, #644]	@ (8001858 <main+0x384>)
 80015d2:	f002 f981 	bl	80038d8 <ssd1306_WriteString>
				ssd1306_UpdateScreen();
 80015d6:	f002 f871 	bl	80036bc <ssd1306_UpdateScreen>
				mode = -2;
 80015da:	4ba0      	ldr	r3, [pc, #640]	@ (800185c <main+0x388>)
 80015dc:	22fe      	movs	r2, #254	@ 0xfe
 80015de:	701a      	strb	r2, [r3, #0]
			}

			tick20++;
 80015e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80015e4:	3301      	adds	r3, #1
 80015e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
			if (tick20 >= 20) {
 80015ea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80015ee:	2b13      	cmp	r3, #19
 80015f0:	d907      	bls.n	8001602 <main+0x12e>
				seconds_count++;
 80015f2:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80015f6:	3301      	adds	r3, #1
 80015f8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
				tick20 = 0;
 80015fc:	2300      	movs	r3, #0
 80015fe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

			}

			if (mode == 0) {
 8001602:	4b96      	ldr	r3, [pc, #600]	@ (800185c <main+0x388>)
 8001604:	f993 3000 	ldrsb.w	r3, [r3]
 8001608:	2b00      	cmp	r3, #0
 800160a:	f040 8175 	bne.w	80018f8 <main+0x424>
				if (welcomed == 0) { //default gamemode when on
 800160e:	4b94      	ldr	r3, [pc, #592]	@ (8001860 <main+0x38c>)
 8001610:	f993 3000 	ldrsb.w	r3, [r3]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d116      	bne.n	8001646 <main+0x172>
					char welcome_print[64];
					sprintf(welcome_print, "Entering Red Light Green Light! You are a Player \r\n");
 8001618:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800161c:	4991      	ldr	r1, [pc, #580]	@ (8001864 <main+0x390>)
 800161e:	4618      	mov	r0, r3
 8001620:	f006 fef2 	bl	8008408 <siprintf>
					HAL_UART_Transmit(&huart1, (uint8_t*)welcome_print, strlen(welcome_print), 0xFFBF);
 8001624:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001628:	4618      	mov	r0, r3
 800162a:	f7fe fe39 	bl	80002a0 <strlen>
 800162e:	4603      	mov	r3, r0
 8001630:	b29a      	uxth	r2, r3
 8001632:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8001636:	f64f 73bf 	movw	r3, #65471	@ 0xffbf
 800163a:	488b      	ldr	r0, [pc, #556]	@ (8001868 <main+0x394>)
 800163c:	f005 f979 	bl	8006932 <HAL_UART_Transmit>
					welcomed = 1;
 8001640:	4b87      	ldr	r3, [pc, #540]	@ (8001860 <main+0x38c>)
 8001642:	2201      	movs	r2, #1
 8001644:	701a      	strb	r2, [r3, #0]

				}

				if (seconds_count % 10 == 0 && tick20 == 0) { //10s logic
 8001646:	f8d7 1118 	ldr.w	r1, [r7, #280]	@ 0x118
 800164a:	4b88      	ldr	r3, [pc, #544]	@ (800186c <main+0x398>)
 800164c:	fb83 2301 	smull	r2, r3, r3, r1
 8001650:	109a      	asrs	r2, r3, #2
 8001652:	17cb      	asrs	r3, r1, #31
 8001654:	1ad2      	subs	r2, r2, r3
 8001656:	4613      	mov	r3, r2
 8001658:	009b      	lsls	r3, r3, #2
 800165a:	4413      	add	r3, r2
 800165c:	005b      	lsls	r3, r3, #1
 800165e:	1aca      	subs	r2, r1, r3
 8001660:	2a00      	cmp	r2, #0
 8001662:	d168      	bne.n	8001736 <main+0x262>
 8001664:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8001668:	2b00      	cmp	r3, #0
 800166a:	d164      	bne.n	8001736 <main+0x262>
					if (green) { //to Red Light
 800166c:	f997 3116 	ldrsb.w	r3, [r7, #278]	@ 0x116
 8001670:	2b00      	cmp	r3, #0
 8001672:	d01d      	beq.n	80016b0 <main+0x1dc>
						green = 0;
 8001674:	2300      	movs	r3, #0
 8001676:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
						ssd1306_Fill(Black);
 800167a:	2000      	movs	r0, #0
 800167c:	f002 f806 	bl	800368c <ssd1306_Fill>
						ssd1306_UpdateScreen();
 8001680:	f002 f81c 	bl	80036bc <ssd1306_UpdateScreen>
						ssd1306_SetCursor(5,5);
 8001684:	2105      	movs	r1, #5
 8001686:	2005      	movs	r0, #5
 8001688:	f002 f94c 	bl	8003924 <ssd1306_SetCursor>
						ssd1306_WriteString("Red Light", Font_7x10, White);
 800168c:	4b6e      	ldr	r3, [pc, #440]	@ (8001848 <main+0x374>)
 800168e:	2201      	movs	r2, #1
 8001690:	9200      	str	r2, [sp, #0]
 8001692:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001694:	486d      	ldr	r0, [pc, #436]	@ (800184c <main+0x378>)
 8001696:	f002 f91f 	bl	80038d8 <ssd1306_WriteString>
						ssd1306_UpdateScreen();
 800169a:	f002 f80f 	bl	80036bc <ssd1306_UpdateScreen>
						Buzzer_Beep(2103, current_tick, 500);
 800169e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80016a2:	f8d7 10f4 	ldr.w	r1, [r7, #244]	@ 0xf4
 80016a6:	f640 0037 	movw	r0, #2103	@ 0x837
 80016aa:	f7ff fdb9 	bl	8001220 <Buzzer_Beep>
 80016ae:	e027      	b.n	8001700 <main+0x22c>

					} else { // to Green Light
						ssd1306_Fill(Black);
 80016b0:	2000      	movs	r0, #0
 80016b2:	f001 ffeb 	bl	800368c <ssd1306_Fill>
						ssd1306_UpdateScreen();
 80016b6:	f002 f801 	bl	80036bc <ssd1306_UpdateScreen>
						BSP_LED_On(LED2);
 80016ba:	2000      	movs	r0, #0
 80016bc:	f000 feba 	bl	8002434 <BSP_LED_On>
						green = 1;
 80016c0:	2301      	movs	r3, #1
 80016c2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
						Buzzer_Beep(2255, current_tick, 500);
 80016c6:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80016ca:	f8d7 10f4 	ldr.w	r1, [r7, #244]	@ 0xf4
 80016ce:	f640 00cf 	movw	r0, #2255	@ 0x8cf
 80016d2:	f7ff fda5 	bl	8001220 <Buzzer_Beep>
						ssd1306_SetCursor(5,5);
 80016d6:	2105      	movs	r1, #5
 80016d8:	2005      	movs	r0, #5
 80016da:	f002 f923 	bl	8003924 <ssd1306_SetCursor>
						ssd1306_WriteString("Green Light", Font_7x10, White);
 80016de:	4b5a      	ldr	r3, [pc, #360]	@ (8001848 <main+0x374>)
 80016e0:	2201      	movs	r2, #1
 80016e2:	9200      	str	r2, [sp, #0]
 80016e4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016e6:	485a      	ldr	r0, [pc, #360]	@ (8001850 <main+0x37c>)
 80016e8:	f002 f8f6 	bl	80038d8 <ssd1306_WriteString>
						ssd1306_UpdateScreen();
 80016ec:	f001 ffe6 	bl	80036bc <ssd1306_UpdateScreen>
						Buzzer_Beep(2103, current_tick, 500);
 80016f0:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80016f4:	f8d7 10f4 	ldr.w	r1, [r7, #244]	@ 0xf4
 80016f8:	f640 0037 	movw	r0, #2103	@ 0x837
 80016fc:	f7ff fd90 	bl	8001220 <Buzzer_Beep>
					}

	//				char *lightMessage[] = ;
					char lightMessage_print[64];
					sprintf(lightMessage_print, green ? "Green Light\r\n" : "Red Light\r\n");
 8001700:	f997 3116 	ldrsb.w	r3, [r7, #278]	@ 0x116
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <main+0x238>
 8001708:	4a59      	ldr	r2, [pc, #356]	@ (8001870 <main+0x39c>)
 800170a:	e000      	b.n	800170e <main+0x23a>
 800170c:	4a59      	ldr	r2, [pc, #356]	@ (8001874 <main+0x3a0>)
 800170e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001712:	4611      	mov	r1, r2
 8001714:	4618      	mov	r0, r3
 8001716:	f006 fe77 	bl	8008408 <siprintf>
					HAL_UART_Transmit(&huart1, (uint8_t*)lightMessage_print, strlen(lightMessage_print), 0xFFBF);
 800171a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800171e:	4618      	mov	r0, r3
 8001720:	f7fe fdbe 	bl	80002a0 <strlen>
 8001724:	4603      	mov	r3, r0
 8001726:	b29a      	uxth	r2, r3
 8001728:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 800172c:	f64f 73bf 	movw	r3, #65471	@ 0xffbf
 8001730:	484d      	ldr	r0, [pc, #308]	@ (8001868 <main+0x394>)
 8001732:	f005 f8fe 	bl	8006932 <HAL_UART_Transmit>
				}
				if ((seconds_count + 3) % 10 == 0 && (tick20 == 0 || tick20 == 3)) {
 8001736:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800173a:	1cd9      	adds	r1, r3, #3
 800173c:	4b4b      	ldr	r3, [pc, #300]	@ (800186c <main+0x398>)
 800173e:	fb83 2301 	smull	r2, r3, r3, r1
 8001742:	109a      	asrs	r2, r3, #2
 8001744:	17cb      	asrs	r3, r1, #31
 8001746:	1ad2      	subs	r2, r2, r3
 8001748:	4613      	mov	r3, r2
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	4413      	add	r3, r2
 800174e:	005b      	lsls	r3, r3, #1
 8001750:	1aca      	subs	r2, r1, r3
 8001752:	2a00      	cmp	r2, #0
 8001754:	d112      	bne.n	800177c <main+0x2a8>
 8001756:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800175a:	2b00      	cmp	r3, #0
 800175c:	d003      	beq.n	8001766 <main+0x292>
 800175e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8001762:	2b03      	cmp	r3, #3
 8001764:	d10a      	bne.n	800177c <main+0x2a8>
					if (green) {
 8001766:	f997 3116 	ldrsb.w	r3, [r7, #278]	@ 0x116
 800176a:	2b00      	cmp	r3, #0
 800176c:	d006      	beq.n	800177c <main+0x2a8>
						Buzzer_Beep(2166, current_tick, 80); //beeps when
 800176e:	2250      	movs	r2, #80	@ 0x50
 8001770:	f8d7 10f4 	ldr.w	r1, [r7, #244]	@ 0xf4
 8001774:	f640 0076 	movw	r0, #2166	@ 0x876
 8001778:	f7ff fd52 	bl	8001220 <Buzzer_Beep>
					}
				}

				if (green) {
 800177c:	f997 3116 	ldrsb.w	r3, [r7, #278]	@ 0x116
 8001780:	2b00      	cmp	r3, #0
 8001782:	d07f      	beq.n	8001884 <main+0x3b0>
					if (seconds_count % 2 == 0 && tick20 == 0) { //When Green Light
 8001784:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001788:	f003 0301 	and.w	r3, r3, #1
 800178c:	2b00      	cmp	r3, #0
 800178e:	f040 839f 	bne.w	8001ed0 <main+0x9fc>
 8001792:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8001796:	2b00      	cmp	r3, #0
 8001798:	f040 839a 	bne.w	8001ed0 <main+0x9fc>
						//Temperature
						float temp_data;
						temp_data = BSP_TSENSOR_ReadTemp();
 800179c:	f001 f94c 	bl	8002a38 <BSP_TSENSOR_ReadTemp>
 80017a0:	ed87 0a39 	vstr	s0, [r7, #228]	@ 0xe4
						char tempMessage[32];
						sprintf(tempMessage, "Temp: %.2fC \r\n", temp_data);
 80017a4:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 80017a8:	f7fe fee6 	bl	8000578 <__aeabi_f2d>
 80017ac:	4602      	mov	r2, r0
 80017ae:	460b      	mov	r3, r1
 80017b0:	1d38      	adds	r0, r7, #4
 80017b2:	4931      	ldr	r1, [pc, #196]	@ (8001878 <main+0x3a4>)
 80017b4:	f006 fe28 	bl	8008408 <siprintf>
						HAL_UART_Transmit(&huart1, (uint8_t*)tempMessage, strlen(tempMessage), 0xFFBF);
 80017b8:	1d3b      	adds	r3, r7, #4
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7fe fd70 	bl	80002a0 <strlen>
 80017c0:	4603      	mov	r3, r0
 80017c2:	b29a      	uxth	r2, r3
 80017c4:	1d39      	adds	r1, r7, #4
 80017c6:	f64f 73bf 	movw	r3, #65471	@ 0xffbf
 80017ca:	4827      	ldr	r0, [pc, #156]	@ (8001868 <main+0x394>)
 80017cc:	f005 f8b1 	bl	8006932 <HAL_UART_Transmit>
						//993, 1493


						//Pressure
						float pres_data;
						pres_data = BSP_PSENSOR_ReadPressure();
 80017d0:	f001 f908 	bl	80029e4 <BSP_PSENSOR_ReadPressure>
 80017d4:	ed87 0a38 	vstr	s0, [r7, #224]	@ 0xe0
						char presMessage[32];
						sprintf(presMessage, "Pressure: %.2f \r\n", pres_data);
 80017d8:	f8d7 00e0 	ldr.w	r0, [r7, #224]	@ 0xe0
 80017dc:	f7fe fecc 	bl	8000578 <__aeabi_f2d>
 80017e0:	4602      	mov	r2, r0
 80017e2:	460b      	mov	r3, r1
 80017e4:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80017e8:	4924      	ldr	r1, [pc, #144]	@ (800187c <main+0x3a8>)
 80017ea:	f006 fe0d 	bl	8008408 <siprintf>
						HAL_UART_Transmit(&huart1, (uint8_t*)presMessage, strlen(presMessage), 0xFFBF);
 80017ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017f2:	4618      	mov	r0, r3
 80017f4:	f7fe fd54 	bl	80002a0 <strlen>
 80017f8:	4603      	mov	r3, r0
 80017fa:	b29a      	uxth	r2, r3
 80017fc:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001800:	f64f 73bf 	movw	r3, #65471	@ 0xffbf
 8001804:	4818      	ldr	r0, [pc, #96]	@ (8001868 <main+0x394>)
 8001806:	f005 f894 	bl	8006932 <HAL_UART_Transmit>

						//Humidity
						float humid_data;
						humid_data = BSP_HSENSOR_ReadHumidity();
 800180a:	f001 f879 	bl	8002900 <BSP_HSENSOR_ReadHumidity>
 800180e:	ed87 0a37 	vstr	s0, [r7, #220]	@ 0xdc
						char humidMessage[32];
						sprintf(humidMessage, "Humidity: %.2f \r\n", humid_data);
 8001812:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 8001816:	f7fe feaf 	bl	8000578 <__aeabi_f2d>
 800181a:	4602      	mov	r2, r0
 800181c:	460b      	mov	r3, r1
 800181e:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 8001822:	4917      	ldr	r1, [pc, #92]	@ (8001880 <main+0x3ac>)
 8001824:	f006 fdf0 	bl	8008408 <siprintf>
						HAL_UART_Transmit(&huart1, (uint8_t*)humidMessage, strlen(humidMessage), 0xFFBF);
 8001828:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800182c:	4618      	mov	r0, r3
 800182e:	f7fe fd37 	bl	80002a0 <strlen>
 8001832:	4603      	mov	r3, r0
 8001834:	b29a      	uxth	r2, r3
 8001836:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 800183a:	f64f 73bf 	movw	r3, #65471	@ 0xffbf
 800183e:	480a      	ldr	r0, [pc, #40]	@ (8001868 <main+0x394>)
 8001840:	f005 f877 	bl	8006932 <HAL_UART_Transmit>
 8001844:	e344      	b.n	8001ed0 <main+0x9fc>
 8001846:	bf00      	nop
 8001848:	0800b0c0 	.word	0x0800b0c0
 800184c:	0800a6e8 	.word	0x0800a6e8
 8001850:	0800a6f4 	.word	0x0800a6f4
 8001854:	2000031c 	.word	0x2000031c
 8001858:	0800a700 	.word	0x0800a700
 800185c:	2000033c 	.word	0x2000033c
 8001860:	20000334 	.word	0x20000334
 8001864:	0800a70c 	.word	0x0800a70c
 8001868:	20000394 	.word	0x20000394
 800186c:	66666667 	.word	0x66666667
 8001870:	0800a740 	.word	0x0800a740
 8001874:	0800a750 	.word	0x0800a750
 8001878:	0800a75c 	.word	0x0800a75c
 800187c:	0800a76c 	.word	0x0800a76c
 8001880:	0800a780 	.word	0x0800a780

					}
				} else { //When Red Light
					if (tick20 % 10 == 0) { //Logic for every 0.5s
 8001884:	f897 2117 	ldrb.w	r2, [r7, #279]	@ 0x117
 8001888:	4baa      	ldr	r3, [pc, #680]	@ (8001b34 <main+0x660>)
 800188a:	fba3 1302 	umull	r1, r3, r3, r2
 800188e:	08d9      	lsrs	r1, r3, #3
 8001890:	460b      	mov	r3, r1
 8001892:	009b      	lsls	r3, r3, #2
 8001894:	440b      	add	r3, r1
 8001896:	005b      	lsls	r3, r3, #1
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	b2db      	uxtb	r3, r3
 800189c:	2b00      	cmp	r3, #0
 800189e:	f040 8317 	bne.w	8001ed0 <main+0x9fc>
						BSP_LED_Toggle(LED2);
 80018a2:	2000      	movs	r0, #0
 80018a4:	f000 fdf2 	bl	800248c <BSP_LED_Toggle>
						get_imu_readings();
 80018a8:	f7ff fce6 	bl	8001278 <get_imu_readings>
						if (checkMovement()) {
 80018ac:	f7ff fdaa 	bl	8001404 <checkMovement>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	f000 830c 	beq.w	8001ed0 <main+0x9fc>
						        char print[64];
								sprintf(print, "You Moved! You Lose\r\n");
 80018b8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80018bc:	499e      	ldr	r1, [pc, #632]	@ (8001b38 <main+0x664>)
 80018be:	4618      	mov	r0, r3
 80018c0:	f006 fda2 	bl	8008408 <siprintf>
								HAL_UART_Transmit(&huart1, (uint8_t*)print, strlen(print), 0xFFBF);
 80018c4:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7fe fce9 	bl	80002a0 <strlen>
 80018ce:	4603      	mov	r3, r0
 80018d0:	b29a      	uxth	r2, r3
 80018d2:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 80018d6:	f64f 73bf 	movw	r3, #65471	@ 0xffbf
 80018da:	4898      	ldr	r0, [pc, #608]	@ (8001b3c <main+0x668>)
 80018dc:	f005 f829 	bl	8006932 <HAL_UART_Transmit>
								Buzzer_Beep(2255, current_tick, 4500);
 80018e0:	f241 1294 	movw	r2, #4500	@ 0x1194
 80018e4:	f8d7 10f4 	ldr.w	r1, [r7, #244]	@ 0xf4
 80018e8:	f640 00cf 	movw	r0, #2255	@ 0x8cf
 80018ec:	f7ff fc98 	bl	8001220 <Buzzer_Beep>
								mode = -1; //No game
 80018f0:	4b93      	ldr	r3, [pc, #588]	@ (8001b40 <main+0x66c>)
 80018f2:	22ff      	movs	r2, #255	@ 0xff
 80018f4:	701a      	strb	r2, [r3, #0]
 80018f6:	e2eb      	b.n	8001ed0 <main+0x9fc>

					}

				}

			} else if (mode == 1) { //Catch & run gamemode
 80018f8:	4b91      	ldr	r3, [pc, #580]	@ (8001b40 <main+0x66c>)
 80018fa:	f993 3000 	ldrsb.w	r3, [r3]
 80018fe:	2b01      	cmp	r3, #1
 8001900:	f040 81be 	bne.w	8001c80 <main+0x7ac>
				if (welcomed == 0) { //default gamemode when on
 8001904:	4b8f      	ldr	r3, [pc, #572]	@ (8001b44 <main+0x670>)
 8001906:	f993 3000 	ldrsb.w	r3, [r3]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d136      	bne.n	800197c <main+0x4a8>
					char welcome_print[64];
					sprintf(welcome_print, "Entering Catch & Run. Catch me if you can! \r\n");
 800190e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001912:	498d      	ldr	r1, [pc, #564]	@ (8001b48 <main+0x674>)
 8001914:	4618      	mov	r0, r3
 8001916:	f006 fd77 	bl	8008408 <siprintf>
					HAL_UART_Transmit(&huart1, (uint8_t*)welcome_print, strlen(welcome_print), 0xFFBF);
 800191a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800191e:	4618      	mov	r0, r3
 8001920:	f7fe fcbe 	bl	80002a0 <strlen>
 8001924:	4603      	mov	r3, r0
 8001926:	b29a      	uxth	r2, r3
 8001928:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 800192c:	f64f 73bf 	movw	r3, #65471	@ 0xffbf
 8001930:	4882      	ldr	r0, [pc, #520]	@ (8001b3c <main+0x668>)
 8001932:	f004 fffe 	bl	8006932 <HAL_UART_Transmit>
					welcomed = 1;
 8001936:	4b83      	ldr	r3, [pc, #524]	@ (8001b44 <main+0x670>)
 8001938:	2201      	movs	r2, #1
 800193a:	701a      	strb	r2, [r3, #0]
					get_imu_readings();
 800193c:	f7ff fc9c 	bl	8001278 <get_imu_readings>
					mag_mag = Calculate_Magnetic_Magnitude();
 8001940:	f7ff fd30 	bl	80013a4 <Calculate_Magnetic_Magnitude>
 8001944:	ed87 0a3e 	vstr	s0, [r7, #248]	@ 0xf8
					ssd1306_Fill(Black);
 8001948:	2000      	movs	r0, #0
 800194a:	f001 fe9f 	bl	800368c <ssd1306_Fill>
					ssd1306_UpdateScreen();
 800194e:	f001 feb5 	bl	80036bc <ssd1306_UpdateScreen>
					ssd1306_SetCursor(5,5);
 8001952:	2105      	movs	r1, #5
 8001954:	2005      	movs	r0, #5
 8001956:	f001 ffe5 	bl	8003924 <ssd1306_SetCursor>
					ssd1306_WriteString("Catch & Run", Font_7x10, White);
 800195a:	4b7c      	ldr	r3, [pc, #496]	@ (8001b4c <main+0x678>)
 800195c:	2201      	movs	r2, #1
 800195e:	9200      	str	r2, [sp, #0]
 8001960:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001962:	487b      	ldr	r0, [pc, #492]	@ (8001b50 <main+0x67c>)
 8001964:	f001 ffb8 	bl	80038d8 <ssd1306_WriteString>
					ssd1306_UpdateScreen();
 8001968:	f001 fea8 	bl	80036bc <ssd1306_UpdateScreen>
					Buzzer_Beep(2103, current_tick, 500);
 800196c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001970:	f8d7 10f4 	ldr.w	r1, [r7, #244]	@ 0xf4
 8001974:	f640 0037 	movw	r0, #2103	@ 0x837
 8001978:	f7ff fc52 	bl	8001220 <Buzzer_Beep>

				}
				char print[64];
				if (recordTagTick > 6) {
 800197c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001980:	2b06      	cmp	r3, #6
 8001982:	dd1e      	ble.n	80019c2 <main+0x4ee>

					sprintf(print, "You Got Caught! You Lose\r\n");
 8001984:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001988:	4972      	ldr	r1, [pc, #456]	@ (8001b54 <main+0x680>)
 800198a:	4618      	mov	r0, r3
 800198c:	f006 fd3c 	bl	8008408 <siprintf>
					HAL_UART_Transmit(&huart1, (uint8_t*)print, strlen(print), 0xFFBF);
 8001990:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001994:	4618      	mov	r0, r3
 8001996:	f7fe fc83 	bl	80002a0 <strlen>
 800199a:	4603      	mov	r3, r0
 800199c:	b29a      	uxth	r2, r3
 800199e:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 80019a2:	f64f 73bf 	movw	r3, #65471	@ 0xffbf
 80019a6:	4865      	ldr	r0, [pc, #404]	@ (8001b3c <main+0x668>)
 80019a8:	f004 ffc3 	bl	8006932 <HAL_UART_Transmit>
					Buzzer_Beep(2255, current_tick, 4500);
 80019ac:	f241 1294 	movw	r2, #4500	@ 0x1194
 80019b0:	f8d7 10f4 	ldr.w	r1, [r7, #244]	@ 0xf4
 80019b4:	f640 00cf 	movw	r0, #2255	@ 0x8cf
 80019b8:	f7ff fc32 	bl	8001220 <Buzzer_Beep>
					mode = -1; //No game
 80019bc:	4b60      	ldr	r3, [pc, #384]	@ (8001b40 <main+0x66c>)
 80019be:	22ff      	movs	r2, #255	@ 0xff
 80019c0:	701a      	strb	r2, [r3, #0]
				}
				if (current_tick - lastPressed < 51) {
 80019c2:	4b65      	ldr	r3, [pc, #404]	@ (8001b58 <main+0x684>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 80019ca:	1ad3      	subs	r3, r2, r3
 80019cc:	2b32      	cmp	r3, #50	@ 0x32
 80019ce:	d816      	bhi.n	80019fe <main+0x52a>
					//Escaped
					iframes = 10; //5 seconds to run again!
 80019d0:	230a      	movs	r3, #10
 80019d2:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
					sprintf(print, "You Escaped! Keep running\r\n");
 80019d6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80019da:	4960      	ldr	r1, [pc, #384]	@ (8001b5c <main+0x688>)
 80019dc:	4618      	mov	r0, r3
 80019de:	f006 fd13 	bl	8008408 <siprintf>
					HAL_UART_Transmit(&huart1, (uint8_t*)print, strlen(print), 0xFFBF);
 80019e2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80019e6:	4618      	mov	r0, r3
 80019e8:	f7fe fc5a 	bl	80002a0 <strlen>
 80019ec:	4603      	mov	r3, r0
 80019ee:	b29a      	uxth	r2, r3
 80019f0:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 80019f4:	f64f 73bf 	movw	r3, #65471	@ 0xffbf
 80019f8:	4850      	ldr	r0, [pc, #320]	@ (8001b3c <main+0x668>)
 80019fa:	f004 ff9a 	bl	8006932 <HAL_UART_Transmit>
				}


				if (tick20 % 10 == 0){
 80019fe:	f897 2117 	ldrb.w	r2, [r7, #279]	@ 0x117
 8001a02:	4b4c      	ldr	r3, [pc, #304]	@ (8001b34 <main+0x660>)
 8001a04:	fba3 1302 	umull	r1, r3, r3, r2
 8001a08:	08d9      	lsrs	r1, r3, #3
 8001a0a:	460b      	mov	r3, r1
 8001a0c:	009b      	lsls	r3, r3, #2
 8001a0e:	440b      	add	r3, r1
 8001a10:	005b      	lsls	r3, r3, #1
 8001a12:	1ad3      	subs	r3, r2, r3
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	f040 825a 	bne.w	8001ed0 <main+0x9fc>
//					sprintf(print, "Magneto: %f \r\n", mag_mag);
//					HAL_UART_Transmit(&huart1, (uint8_t*)print, strlen(print), 0xFFBF);
					if (iframes > 0){
 8001a1c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	dd04      	ble.n	8001a2e <main+0x55a>
						iframes --;
 8001a24:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001a28:	3b01      	subs	r3, #1
 8001a2a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
					}

					mag_mag = Calculate_Magnetic_Magnitude();
 8001a2e:	f7ff fcb9 	bl	80013a4 <Calculate_Magnetic_Magnitude>
 8001a32:	ed87 0a3e 	vstr	s0, [r7, #248]	@ 0xf8

					if(mag_mag >= MAGNETIC_THRESHOLD_HIGH) {
 8001a36:	edd7 7a3e 	vldr	s15, [r7, #248]	@ 0xf8
 8001a3a:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8001b60 <main+0x68c>
 8001a3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a46:	db3f      	blt.n	8001ac8 <main+0x5f4>
						sprintf(print, "Magneto: %f \r\n", mag_mag);
 8001a48:	f8d7 00f8 	ldr.w	r0, [r7, #248]	@ 0xf8
 8001a4c:	f7fe fd94 	bl	8000578 <__aeabi_f2d>
 8001a50:	4602      	mov	r2, r0
 8001a52:	460b      	mov	r3, r1
 8001a54:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 8001a58:	4942      	ldr	r1, [pc, #264]	@ (8001b64 <main+0x690>)
 8001a5a:	f006 fcd5 	bl	8008408 <siprintf>
						HAL_UART_Transmit(&huart1, (uint8_t*)print, strlen(print), 0xFFBF);
 8001a5e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001a62:	4618      	mov	r0, r3
 8001a64:	f7fe fc1c 	bl	80002a0 <strlen>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	b29a      	uxth	r2, r3
 8001a6c:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8001a70:	f64f 73bf 	movw	r3, #65471	@ 0xffbf
 8001a74:	4831      	ldr	r0, [pc, #196]	@ (8001b3c <main+0x668>)
 8001a76:	f004 ff5c 	bl	8006932 <HAL_UART_Transmit>
						if (recordTagTick == 0) {
 8001a7a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d119      	bne.n	8001ab6 <main+0x5e2>
							sprintf(print, "Enforcer is Nearby! Be careful. \r\n");
 8001a82:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001a86:	4938      	ldr	r1, [pc, #224]	@ (8001b68 <main+0x694>)
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f006 fcbd 	bl	8008408 <siprintf>
							HAL_UART_Transmit(&huart1, (uint8_t*)print, strlen(print), 0xFFBF);
 8001a8e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001a92:	4618      	mov	r0, r3
 8001a94:	f7fe fc04 	bl	80002a0 <strlen>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	b29a      	uxth	r2, r3
 8001a9c:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8001aa0:	f64f 73bf 	movw	r3, #65471	@ 0xffbf
 8001aa4:	4825      	ldr	r0, [pc, #148]	@ (8001b3c <main+0x668>)
 8001aa6:	f004 ff44 	bl	8006932 <HAL_UART_Transmit>
							recordTagTick ++;
 8001aaa:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001aae:	3301      	adds	r3, #1
 8001ab0:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8001ab4:	e004      	b.n	8001ac0 <main+0x5ec>
						}

						else{
							recordTagTick++;
 8001ab6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001aba:	3301      	adds	r3, #1
 8001abc:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
						}
						BSP_LED_Toggle(LED2);
 8001ac0:	2000      	movs	r0, #0
 8001ac2:	f000 fce3 	bl	800248c <BSP_LED_Toggle>
 8001ac6:	e05a      	b.n	8001b7e <main+0x6aa>

					} else if (mag_mag >= MAGNETIC_THRESHOLD_MED) {
 8001ac8:	edd7 7a3e 	vldr	s15, [r7, #248]	@ 0xf8
 8001acc:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8001b6c <main+0x698>
 8001ad0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ad8:	db0d      	blt.n	8001af6 <main+0x622>
						recordTagTick = 0;
 8001ada:	2300      	movs	r3, #0
 8001adc:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
//						sprintf(print, "Safe, Moderate");
//						HAL_UART_Transmit(&huart1, (uint8_t*)print, strlen(print), 0xFFBF);
						if(tick20 % 4 == 0) {
 8001ae0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8001ae4:	f003 0303 	and.w	r3, r3, #3
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d147      	bne.n	8001b7e <main+0x6aa>
							BSP_LED_Toggle(LED2);
 8001aee:	2000      	movs	r0, #0
 8001af0:	f000 fccc 	bl	800248c <BSP_LED_Toggle>
 8001af4:	e043      	b.n	8001b7e <main+0x6aa>
						}
					} else if (mag_mag >= MAGNETIC_THRESHOLD_LOW) {
 8001af6:	edd7 7a3e 	vldr	s15, [r7, #248]	@ 0xf8
 8001afa:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001b70 <main+0x69c>
 8001afe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b06:	db37      	blt.n	8001b78 <main+0x6a4>
//						sprintf(print, "Safe, Low");
//						HAL_UART_Transmit(&huart1, (uint8_t*)print, strlen(print), 0xFFBF);
						recordTagTick = 0;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
						if(tick20 % 10 == 0) {
 8001b0e:	f897 2117 	ldrb.w	r2, [r7, #279]	@ 0x117
 8001b12:	4b08      	ldr	r3, [pc, #32]	@ (8001b34 <main+0x660>)
 8001b14:	fba3 1302 	umull	r1, r3, r3, r2
 8001b18:	08d9      	lsrs	r1, r3, #3
 8001b1a:	460b      	mov	r3, r1
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	440b      	add	r3, r1
 8001b20:	005b      	lsls	r3, r3, #1
 8001b22:	1ad3      	subs	r3, r2, r3
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d129      	bne.n	8001b7e <main+0x6aa>
							BSP_LED_Toggle(LED2);
 8001b2a:	2000      	movs	r0, #0
 8001b2c:	f000 fcae 	bl	800248c <BSP_LED_Toggle>
 8001b30:	e025      	b.n	8001b7e <main+0x6aa>
 8001b32:	bf00      	nop
 8001b34:	cccccccd 	.word	0xcccccccd
 8001b38:	0800a794 	.word	0x0800a794
 8001b3c:	20000394 	.word	0x20000394
 8001b40:	2000033c 	.word	0x2000033c
 8001b44:	20000334 	.word	0x20000334
 8001b48:	0800a7ac 	.word	0x0800a7ac
 8001b4c:	0800b0c0 	.word	0x0800b0c0
 8001b50:	0800a7dc 	.word	0x0800a7dc
 8001b54:	0800a7e8 	.word	0x0800a7e8
 8001b58:	20000338 	.word	0x20000338
 8001b5c:	0800a804 	.word	0x0800a804
 8001b60:	459c4000 	.word	0x459c4000
 8001b64:	0800a820 	.word	0x0800a820
 8001b68:	0800a830 	.word	0x0800a830
 8001b6c:	453b8000 	.word	0x453b8000
 8001b70:	44bb8000 	.word	0x44bb8000
 8001b74:	420c0000 	.word	0x420c0000
						}
					} else {BSP_LED_Off(LED2);}
 8001b78:	2000      	movs	r0, #0
 8001b7a:	f000 fc71 	bl	8002460 <BSP_LED_Off>

					if (tick20 == 0){
 8001b7e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	f040 81a4 	bne.w	8001ed0 <main+0x9fc>
						float temp_data;
						temp_data = BSP_TSENSOR_ReadTemp();
 8001b88:	f000 ff56 	bl	8002a38 <BSP_TSENSOR_ReadTemp>
 8001b8c:	ed87 0a3c 	vstr	s0, [r7, #240]	@ 0xf0
						float pres_data;
						pres_data = BSP_PSENSOR_ReadPressure();
 8001b90:	f000 ff28 	bl	80029e4 <BSP_PSENSOR_ReadPressure>
 8001b94:	ed87 0a3b 	vstr	s0, [r7, #236]	@ 0xec
						get_imu_readings();
 8001b98:	f7ff fb6e 	bl	8001278 <get_imu_readings>
						float humid_data;
						humid_data = BSP_HSENSOR_ReadHumidity();
 8001b9c:	f000 feb0 	bl	8002900 <BSP_HSENSOR_ReadHumidity>
 8001ba0:	ed87 0a3a 	vstr	s0, [r7, #232]	@ 0xe8

						if (temp_data > TEMP_THRESHOLD) {
 8001ba4:	edd7 7a3c 	vldr	s15, [r7, #240]	@ 0xf0
 8001ba8:	ed1f 7a0e 	vldr	s14, [pc, #-56]	@ 8001b74 <main+0x6a0>
 8001bac:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bb4:	dd1a      	ble.n	8001bec <main+0x718>
							sprintf(print, "Warning! High Temperature\r\n");
 8001bb6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001bba:	49cc      	ldr	r1, [pc, #816]	@ (8001eec <main+0xa18>)
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f006 fc23 	bl	8008408 <siprintf>
							HAL_UART_Transmit(&huart1, (uint8_t*)print, strlen(print), 0xFFBF);
 8001bc2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7fe fb6a 	bl	80002a0 <strlen>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	b29a      	uxth	r2, r3
 8001bd0:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8001bd4:	f64f 73bf 	movw	r3, #65471	@ 0xffbf
 8001bd8:	48c5      	ldr	r0, [pc, #788]	@ (8001ef0 <main+0xa1c>)
 8001bda:	f004 feaa 	bl	8006932 <HAL_UART_Transmit>
							Buzzer_Beep(2255, current_tick, 100);
 8001bde:	2264      	movs	r2, #100	@ 0x64
 8001be0:	f8d7 10f4 	ldr.w	r1, [r7, #244]	@ 0xf4
 8001be4:	f640 00cf 	movw	r0, #2255	@ 0x8cf
 8001be8:	f7ff fb1a 	bl	8001220 <Buzzer_Beep>
						}

						if (pres_data > PRESSURE_THRESHOLD) {
 8001bec:	edd7 7a3b 	vldr	s15, [r7, #236]	@ 0xec
 8001bf0:	ed9f 7ac0 	vldr	s14, [pc, #768]	@ 8001ef4 <main+0xa20>
 8001bf4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bf8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bfc:	dd1a      	ble.n	8001c34 <main+0x760>
							sprintf(print, "Warning! High Pressure\r\n");
 8001bfe:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001c02:	49bd      	ldr	r1, [pc, #756]	@ (8001ef8 <main+0xa24>)
 8001c04:	4618      	mov	r0, r3
 8001c06:	f006 fbff 	bl	8008408 <siprintf>
							HAL_UART_Transmit(&huart1, (uint8_t*)print, strlen(print), 0xFFBF);
 8001c0a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7fe fb46 	bl	80002a0 <strlen>
 8001c14:	4603      	mov	r3, r0
 8001c16:	b29a      	uxth	r2, r3
 8001c18:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8001c1c:	f64f 73bf 	movw	r3, #65471	@ 0xffbf
 8001c20:	48b3      	ldr	r0, [pc, #716]	@ (8001ef0 <main+0xa1c>)
 8001c22:	f004 fe86 	bl	8006932 <HAL_UART_Transmit>
							Buzzer_Beep(2255, current_tick, 100);
 8001c26:	2264      	movs	r2, #100	@ 0x64
 8001c28:	f8d7 10f4 	ldr.w	r1, [r7, #244]	@ 0xf4
 8001c2c:	f640 00cf 	movw	r0, #2255	@ 0x8cf
 8001c30:	f7ff faf6 	bl	8001220 <Buzzer_Beep>
						}

						if (humid_data > HUMIDITY_THRESHOLD) {
 8001c34:	edd7 7a3a 	vldr	s15, [r7, #232]	@ 0xe8
 8001c38:	ed9f 7ab0 	vldr	s14, [pc, #704]	@ 8001efc <main+0xa28>
 8001c3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c44:	f340 8144 	ble.w	8001ed0 <main+0x9fc>
							sprintf(print, "Warning! High Humidity\r\n");
 8001c48:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001c4c:	49ac      	ldr	r1, [pc, #688]	@ (8001f00 <main+0xa2c>)
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f006 fbda 	bl	8008408 <siprintf>
							HAL_UART_Transmit(&huart1, (uint8_t*)print, strlen(print), 0xFFBF);
 8001c54:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7fe fb21 	bl	80002a0 <strlen>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	b29a      	uxth	r2, r3
 8001c62:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8001c66:	f64f 73bf 	movw	r3, #65471	@ 0xffbf
 8001c6a:	48a1      	ldr	r0, [pc, #644]	@ (8001ef0 <main+0xa1c>)
 8001c6c:	f004 fe61 	bl	8006932 <HAL_UART_Transmit>
							Buzzer_Beep(2255, current_tick, 100);
 8001c70:	2264      	movs	r2, #100	@ 0x64
 8001c72:	f8d7 10f4 	ldr.w	r1, [r7, #244]	@ 0xf4
 8001c76:	f640 00cf 	movw	r0, #2255	@ 0x8cf
 8001c7a:	f7ff fad1 	bl	8001220 <Buzzer_Beep>
 8001c7e:	e127      	b.n	8001ed0 <main+0x9fc>



			}

			else if(mode == -1) {
 8001c80:	4ba0      	ldr	r3, [pc, #640]	@ (8001f04 <main+0xa30>)
 8001c82:	f993 3000 	ldrsb.w	r3, [r3]
 8001c86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c8a:	d124      	bne.n	8001cd6 <main+0x802>
//				return; //Game Over
				if (stop_beep == 0){
 8001c8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d106      	bne.n	8001ca2 <main+0x7ce>
					stop_beep = current_tick + 5000;
 8001c94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001c98:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8001c9c:	3308      	adds	r3, #8
 8001c9e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
				}
				if (current_tick >= stop_beep){
 8001ca2:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8001ca6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001caa:	429a      	cmp	r2, r3
 8001cac:	f080 8116 	bcs.w	8001edc <main+0xa08>
					return;
				}
				ssd1306_Fill(Black);
 8001cb0:	2000      	movs	r0, #0
 8001cb2:	f001 fceb 	bl	800368c <ssd1306_Fill>
				ssd1306_UpdateScreen();
 8001cb6:	f001 fd01 	bl	80036bc <ssd1306_UpdateScreen>
				ssd1306_SetCursor(5,5);
 8001cba:	2105      	movs	r1, #5
 8001cbc:	2005      	movs	r0, #5
 8001cbe:	f001 fe31 	bl	8003924 <ssd1306_SetCursor>
				ssd1306_WriteString("Game Over!", Font_7x10, White);
 8001cc2:	4b91      	ldr	r3, [pc, #580]	@ (8001f08 <main+0xa34>)
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	9200      	str	r2, [sp, #0]
 8001cc8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cca:	4890      	ldr	r0, [pc, #576]	@ (8001f0c <main+0xa38>)
 8001ccc:	f001 fe04 	bl	80038d8 <ssd1306_WriteString>
				ssd1306_UpdateScreen();
 8001cd0:	f001 fcf4 	bl	80036bc <ssd1306_UpdateScreen>
 8001cd4:	e0fc      	b.n	8001ed0 <main+0x9fc>


			}
			else if (mode == -2) { // diagnostics mode
 8001cd6:	4b8b      	ldr	r3, [pc, #556]	@ (8001f04 <main+0xa30>)
 8001cd8:	f993 3000 	ldrsb.w	r3, [r3]
 8001cdc:	f113 0f02 	cmn.w	r3, #2
 8001ce0:	f040 80f6 	bne.w	8001ed0 <main+0x9fc>

				if (tick20 % 10 == 0) {
 8001ce4:	f897 2117 	ldrb.w	r2, [r7, #279]	@ 0x117
 8001ce8:	4b89      	ldr	r3, [pc, #548]	@ (8001f10 <main+0xa3c>)
 8001cea:	fba3 1302 	umull	r1, r3, r3, r2
 8001cee:	08d9      	lsrs	r1, r3, #3
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	009b      	lsls	r3, r3, #2
 8001cf4:	440b      	add	r3, r1
 8001cf6:	005b      	lsls	r3, r3, #1
 8001cf8:	1ad3      	subs	r3, r2, r3
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	f040 80e7 	bne.w	8001ed0 <main+0x9fc>
					get_imu_readings();
 8001d02:	f7ff fab9 	bl	8001278 <get_imu_readings>
					if (count10 >= 10) {
 8001d06:	f997 310b 	ldrsb.w	r3, [r7, #267]	@ 0x10b
 8001d0a:	2b09      	cmp	r3, #9
 8001d0c:	f340 8096 	ble.w	8001e3c <main+0x968>

						for (int dva = 0;dva < 3; dva++) {
 8001d10:	2300      	movs	r3, #0
 8001d12:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001d16:	e030      	b.n	8001d7a <main+0x8a6>
							gyro_offset[dva] =(float) gyro_offset[dva] / 10.0;
 8001d18:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001d1c:	009b      	lsls	r3, r3, #2
 8001d1e:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8001d22:	443b      	add	r3, r7
 8001d24:	3b5c      	subs	r3, #92	@ 0x5c
 8001d26:	ed93 7a00 	vldr	s14, [r3]
 8001d2a:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001d2e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d32:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001d36:	009b      	lsls	r3, r3, #2
 8001d38:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8001d3c:	443b      	add	r3, r7
 8001d3e:	3b5c      	subs	r3, #92	@ 0x5c
 8001d40:	edc3 7a00 	vstr	s15, [r3]
							accel_offset[dva] = (float) accel_offset[dva] / 10.0;
 8001d44:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8001d4e:	443b      	add	r3, r7
 8001d50:	3b50      	subs	r3, #80	@ 0x50
 8001d52:	ed93 7a00 	vldr	s14, [r3]
 8001d56:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001d5a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d5e:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8001d68:	443b      	add	r3, r7
 8001d6a:	3b50      	subs	r3, #80	@ 0x50
 8001d6c:	edc3 7a00 	vstr	s15, [r3]
						for (int dva = 0;dva < 3; dva++) {
 8001d70:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001d74:	3301      	adds	r3, #1
 8001d76:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001d7a:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001d7e:	2b02      	cmp	r3, #2
 8001d80:	ddca      	ble.n	8001d18 <main+0x844>
						}
						char tempMessage[128];
						sprintf(tempMessage, "Accel Offset: X:%.5f Y:%.5f Z:%.5f \r\n", accel_offset[0], accel_offset[1], accel_offset[2]);
 8001d82:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7fe fbf6 	bl	8000578 <__aeabi_f2d>
 8001d8c:	4680      	mov	r8, r0
 8001d8e:	4689      	mov	r9, r1
 8001d90:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7fe fbef 	bl	8000578 <__aeabi_f2d>
 8001d9a:	4604      	mov	r4, r0
 8001d9c:	460d      	mov	r5, r1
 8001d9e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001da2:	4618      	mov	r0, r3
 8001da4:	f7fe fbe8 	bl	8000578 <__aeabi_f2d>
 8001da8:	4602      	mov	r2, r0
 8001daa:	460b      	mov	r3, r1
 8001dac:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 8001db0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001db4:	e9cd 4500 	strd	r4, r5, [sp]
 8001db8:	4642      	mov	r2, r8
 8001dba:	464b      	mov	r3, r9
 8001dbc:	4955      	ldr	r1, [pc, #340]	@ (8001f14 <main+0xa40>)
 8001dbe:	f006 fb23 	bl	8008408 <siprintf>
						HAL_UART_Transmit(&huart1, (uint8_t*)tempMessage, strlen(tempMessage), 0xFFBF);
 8001dc2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7fe fa6a 	bl	80002a0 <strlen>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	b29a      	uxth	r2, r3
 8001dd0:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8001dd4:	f64f 73bf 	movw	r3, #65471	@ 0xffbf
 8001dd8:	4845      	ldr	r0, [pc, #276]	@ (8001ef0 <main+0xa1c>)
 8001dda:	f004 fdaa 	bl	8006932 <HAL_UART_Transmit>
						sprintf(tempMessage, "Gyro Offset: X:%.5f Y:%.5f Z:%.5f \r\n", gyro_offset[0], gyro_offset[1], gyro_offset[2]);
 8001dde:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001de2:	4618      	mov	r0, r3
 8001de4:	f7fe fbc8 	bl	8000578 <__aeabi_f2d>
 8001de8:	4680      	mov	r8, r0
 8001dea:	4689      	mov	r9, r1
 8001dec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7fe fbc1 	bl	8000578 <__aeabi_f2d>
 8001df6:	4604      	mov	r4, r0
 8001df8:	460d      	mov	r5, r1
 8001dfa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f7fe fbba 	bl	8000578 <__aeabi_f2d>
 8001e04:	4602      	mov	r2, r0
 8001e06:	460b      	mov	r3, r1
 8001e08:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 8001e0c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001e10:	e9cd 4500 	strd	r4, r5, [sp]
 8001e14:	4642      	mov	r2, r8
 8001e16:	464b      	mov	r3, r9
 8001e18:	493f      	ldr	r1, [pc, #252]	@ (8001f18 <main+0xa44>)
 8001e1a:	f006 faf5 	bl	8008408 <siprintf>
						HAL_UART_Transmit(&huart1, (uint8_t*)tempMessage, strlen(tempMessage), 0xFFBF);
 8001e1e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7fe fa3c 	bl	80002a0 <strlen>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	b29a      	uxth	r2, r3
 8001e2c:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 8001e30:	f64f 73bf 	movw	r3, #65471	@ 0xffbf
 8001e34:	482e      	ldr	r0, [pc, #184]	@ (8001ef0 <main+0xa1c>)
 8001e36:	f004 fd7c 	bl	8006932 <HAL_UART_Transmit>
 8001e3a:	e050      	b.n	8001ede <main+0xa0a>
						return;
					}
					for (int dva = 0;dva < 3; dva++) {
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001e42:	e03a      	b.n	8001eba <main+0x9e6>
						gyro_offset[dva] += gyro_data[dva];
 8001e44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001e48:	009b      	lsls	r3, r3, #2
 8001e4a:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8001e4e:	443b      	add	r3, r7
 8001e50:	3b5c      	subs	r3, #92	@ 0x5c
 8001e52:	ed93 7a00 	vldr	s14, [r3]
 8001e56:	4a31      	ldr	r2, [pc, #196]	@ (8001f1c <main+0xa48>)
 8001e58:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001e5c:	009b      	lsls	r3, r3, #2
 8001e5e:	4413      	add	r3, r2
 8001e60:	edd3 7a00 	vldr	s15, [r3]
 8001e64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001e6c:	009b      	lsls	r3, r3, #2
 8001e6e:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8001e72:	443b      	add	r3, r7
 8001e74:	3b5c      	subs	r3, #92	@ 0x5c
 8001e76:	edc3 7a00 	vstr	s15, [r3]
						accel_offset[dva] += accel_data[dva];
 8001e7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8001e84:	443b      	add	r3, r7
 8001e86:	3b50      	subs	r3, #80	@ 0x50
 8001e88:	ed93 7a00 	vldr	s14, [r3]
 8001e8c:	4a24      	ldr	r2, [pc, #144]	@ (8001f20 <main+0xa4c>)
 8001e8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001e92:	009b      	lsls	r3, r3, #2
 8001e94:	4413      	add	r3, r2
 8001e96:	edd3 7a00 	vldr	s15, [r3]
 8001e9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001ea2:	009b      	lsls	r3, r3, #2
 8001ea4:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8001ea8:	443b      	add	r3, r7
 8001eaa:	3b50      	subs	r3, #80	@ 0x50
 8001eac:	edc3 7a00 	vstr	s15, [r3]
					for (int dva = 0;dva < 3; dva++) {
 8001eb0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001eb4:	3301      	adds	r3, #1
 8001eb6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001eba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	ddc0      	ble.n	8001e44 <main+0x970>
					}
					count10++;
 8001ec2:	f997 310b 	ldrsb.w	r3, [r7, #267]	@ 0x10b
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	3301      	adds	r3, #1
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
				}
			}
			start_tick = current_tick;
 8001ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001ed4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	while (1) {
 8001ed8:	f7ff bb59 	b.w	800158e <main+0xba>
					return;
 8001edc:	bf00      	nop
		}



	}
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001eea:	bf00      	nop
 8001eec:	0800a854 	.word	0x0800a854
 8001ef0:	20000394 	.word	0x20000394
 8001ef4:	447f0000 	.word	0x447f0000
 8001ef8:	0800a870 	.word	0x0800a870
 8001efc:	428c0000 	.word	0x428c0000
 8001f00:	0800a88c 	.word	0x0800a88c
 8001f04:	2000033c 	.word	0x2000033c
 8001f08:	0800b0c0 	.word	0x0800b0c0
 8001f0c:	0800a8a8 	.word	0x0800a8a8
 8001f10:	cccccccd 	.word	0xcccccccd
 8001f14:	0800a8b4 	.word	0x0800a8b4
 8001f18:	0800a8dc 	.word	0x0800a8dc
 8001f1c:	20000428 	.word	0x20000428
 8001f20:	20000434 	.word	0x20000434

08001f24 <UART1_Init>:

static void UART1_Init(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b088      	sub	sp, #32
 8001f28:	af00      	add	r7, sp, #0
        /* Pin configuration for UART. BSP_COM_Init() can do this automatically */
        __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f2a:	4b2d      	ldr	r3, [pc, #180]	@ (8001fe0 <UART1_Init+0xbc>)
 8001f2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f2e:	4a2c      	ldr	r2, [pc, #176]	@ (8001fe0 <UART1_Init+0xbc>)
 8001f30:	f043 0302 	orr.w	r3, r3, #2
 8001f34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f36:	4b2a      	ldr	r3, [pc, #168]	@ (8001fe0 <UART1_Init+0xbc>)
 8001f38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f3a:	f003 0302 	and.w	r3, r3, #2
 8001f3e:	60bb      	str	r3, [r7, #8]
 8001f40:	68bb      	ldr	r3, [r7, #8]
         __HAL_RCC_USART1_CLK_ENABLE();
 8001f42:	4b27      	ldr	r3, [pc, #156]	@ (8001fe0 <UART1_Init+0xbc>)
 8001f44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f46:	4a26      	ldr	r2, [pc, #152]	@ (8001fe0 <UART1_Init+0xbc>)
 8001f48:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f4c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f4e:	4b24      	ldr	r3, [pc, #144]	@ (8001fe0 <UART1_Init+0xbc>)
 8001f50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f56:	607b      	str	r3, [r7, #4]
 8001f58:	687b      	ldr	r3, [r7, #4]

        GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f5a:	f107 030c 	add.w	r3, r7, #12
 8001f5e:	2200      	movs	r2, #0
 8001f60:	601a      	str	r2, [r3, #0]
 8001f62:	605a      	str	r2, [r3, #4]
 8001f64:	609a      	str	r2, [r3, #8]
 8001f66:	60da      	str	r2, [r3, #12]
 8001f68:	611a      	str	r2, [r3, #16]
        GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f6a:	2307      	movs	r3, #7
 8001f6c:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8001f6e:	23c0      	movs	r3, #192	@ 0xc0
 8001f70:	60fb      	str	r3, [r7, #12]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;//impt
 8001f72:	2302      	movs	r3, #2
 8001f74:	613b      	str	r3, [r7, #16]
        GPIO_InitStruct.Pull = GPIO_NOPULL; //impt
 8001f76:	2300      	movs	r3, #0
 8001f78:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	61bb      	str	r3, [r7, #24]
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f7e:	f107 030c 	add.w	r3, r7, #12
 8001f82:	4619      	mov	r1, r3
 8001f84:	4817      	ldr	r0, [pc, #92]	@ (8001fe4 <UART1_Init+0xc0>)
 8001f86:	f001 fec1 	bl	8003d0c <HAL_GPIO_Init>

        /* Configuring UART1 */
        huart1.Instance = USART1;
 8001f8a:	4b17      	ldr	r3, [pc, #92]	@ (8001fe8 <UART1_Init+0xc4>)
 8001f8c:	4a17      	ldr	r2, [pc, #92]	@ (8001fec <UART1_Init+0xc8>)
 8001f8e:	601a      	str	r2, [r3, #0]
        huart1.Init.BaudRate = 115200;
 8001f90:	4b15      	ldr	r3, [pc, #84]	@ (8001fe8 <UART1_Init+0xc4>)
 8001f92:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f96:	605a      	str	r2, [r3, #4]
        huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f98:	4b13      	ldr	r3, [pc, #76]	@ (8001fe8 <UART1_Init+0xc4>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	609a      	str	r2, [r3, #8]
        huart1.Init.StopBits = UART_STOPBITS_1;
 8001f9e:	4b12      	ldr	r3, [pc, #72]	@ (8001fe8 <UART1_Init+0xc4>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	60da      	str	r2, [r3, #12]
        huart1.Init.Parity = UART_PARITY_NONE;
 8001fa4:	4b10      	ldr	r3, [pc, #64]	@ (8001fe8 <UART1_Init+0xc4>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	611a      	str	r2, [r3, #16]
        huart1.Init.Mode = UART_MODE_TX_RX;
 8001faa:	4b0f      	ldr	r3, [pc, #60]	@ (8001fe8 <UART1_Init+0xc4>)
 8001fac:	220c      	movs	r2, #12
 8001fae:	615a      	str	r2, [r3, #20]
        huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fb0:	4b0d      	ldr	r3, [pc, #52]	@ (8001fe8 <UART1_Init+0xc4>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	619a      	str	r2, [r3, #24]
        huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fb6:	4b0c      	ldr	r3, [pc, #48]	@ (8001fe8 <UART1_Init+0xc4>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	61da      	str	r2, [r3, #28]
        huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fbc:	4b0a      	ldr	r3, [pc, #40]	@ (8001fe8 <UART1_Init+0xc4>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	621a      	str	r2, [r3, #32]
        huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001fc2:	4b09      	ldr	r3, [pc, #36]	@ (8001fe8 <UART1_Init+0xc4>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	629a      	str	r2, [r3, #40]	@ 0x28
        if (HAL_UART_Init(&huart1) != HAL_OK)
 8001fc8:	4807      	ldr	r0, [pc, #28]	@ (8001fe8 <UART1_Init+0xc4>)
 8001fca:	f004 fc58 	bl	800687e <HAL_UART_Init>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d001      	beq.n	8001fd8 <UART1_Init+0xb4>
        {
          while(1);
 8001fd4:	bf00      	nop
 8001fd6:	e7fd      	b.n	8001fd4 <UART1_Init+0xb0>
        }

}
 8001fd8:	bf00      	nop
 8001fda:	3720      	adds	r7, #32
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	40021000 	.word	0x40021000
 8001fe4:	48000400 	.word	0x48000400
 8001fe8:	20000394 	.word	0x20000394
 8001fec:	40013800 	.word	0x40013800

08001ff0 <SystemClock_Config>:

void SystemClock_Config(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b096      	sub	sp, #88	@ 0x58
 8001ff4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ff6:	f107 0314 	add.w	r3, r7, #20
 8001ffa:	2244      	movs	r2, #68	@ 0x44
 8001ffc:	2100      	movs	r1, #0
 8001ffe:	4618      	mov	r0, r3
 8002000:	f006 fafc 	bl	80085fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002004:	463b      	mov	r3, r7
 8002006:	2200      	movs	r2, #0
 8002008:	601a      	str	r2, [r3, #0]
 800200a:	605a      	str	r2, [r3, #4]
 800200c:	609a      	str	r2, [r3, #8]
 800200e:	60da      	str	r2, [r3, #12]
 8002010:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002012:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002016:	f002 fe95 	bl	8004d44 <HAL_PWREx_ControlVoltageScaling>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d001      	beq.n	8002024 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002020:	f000 f8dc 	bl	80021dc <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002024:	f002 fe5e 	bl	8004ce4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002028:	4b21      	ldr	r3, [pc, #132]	@ (80020b0 <SystemClock_Config+0xc0>)
 800202a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800202e:	4a20      	ldr	r2, [pc, #128]	@ (80020b0 <SystemClock_Config+0xc0>)
 8002030:	f023 0318 	bic.w	r3, r3, #24
 8002034:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8002038:	2314      	movs	r3, #20
 800203a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800203c:	2301      	movs	r3, #1
 800203e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002040:	2301      	movs	r3, #1
 8002042:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002044:	2300      	movs	r3, #0
 8002046:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002048:	2360      	movs	r3, #96	@ 0x60
 800204a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800204c:	2302      	movs	r3, #2
 800204e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002050:	2301      	movs	r3, #1
 8002052:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002054:	2301      	movs	r3, #1
 8002056:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8002058:	2328      	movs	r3, #40	@ 0x28
 800205a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800205c:	2307      	movs	r3, #7
 800205e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002060:	2302      	movs	r3, #2
 8002062:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002064:	2302      	movs	r3, #2
 8002066:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002068:	f107 0314 	add.w	r3, r7, #20
 800206c:	4618      	mov	r0, r3
 800206e:	f002 ff0d 	bl	8004e8c <HAL_RCC_OscConfig>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d001      	beq.n	800207c <SystemClock_Config+0x8c>
    Error_Handler();
 8002078:	f000 f8b0 	bl	80021dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800207c:	230f      	movs	r3, #15
 800207e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002080:	2303      	movs	r3, #3
 8002082:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002084:	2300      	movs	r3, #0
 8002086:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002088:	2300      	movs	r3, #0
 800208a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800208c:	2300      	movs	r3, #0
 800208e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002090:	463b      	mov	r3, r7
 8002092:	2104      	movs	r1, #4
 8002094:	4618      	mov	r0, r3
 8002096:	f003 fb13 	bl	80056c0 <HAL_RCC_ClockConfig>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d001      	beq.n	80020a4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80020a0:	f000 f89c 	bl	80021dc <Error_Handler>
  }

  HAL_RCCEx_EnableMSIPLLMode();
 80020a4:	f003 fdca 	bl	8005c3c <HAL_RCCEx_EnableMSIPLLMode>
}
 80020a8:	bf00      	nop
 80020aa:	3758      	adds	r7, #88	@ 0x58
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	40021000 	.word	0x40021000

080020b4 <MX_GPIO_Init>:


static void MX_GPIO_Init(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b086      	sub	sp, #24
 80020b8:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOC_CLK_ENABLE();	// Enable AHB2 Bus for GPIOC
 80020ba:	4b13      	ldr	r3, [pc, #76]	@ (8002108 <MX_GPIO_Init+0x54>)
 80020bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020be:	4a12      	ldr	r2, [pc, #72]	@ (8002108 <MX_GPIO_Init+0x54>)
 80020c0:	f043 0304 	orr.w	r3, r3, #4
 80020c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020c6:	4b10      	ldr	r3, [pc, #64]	@ (8002108 <MX_GPIO_Init+0x54>)
 80020c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020ca:	f003 0304 	and.w	r3, r3, #4
 80020ce:	603b      	str	r3, [r7, #0]
 80020d0:	683b      	ldr	r3, [r7, #0]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d2:	1d3b      	adds	r3, r7, #4
 80020d4:	2200      	movs	r2, #0
 80020d6:	601a      	str	r2, [r3, #0]
 80020d8:	605a      	str	r2, [r3, #4]
 80020da:	609a      	str	r2, [r3, #8]
 80020dc:	60da      	str	r2, [r3, #12]
 80020de:	611a      	str	r2, [r3, #16]

	// Configuration of BUTTON_EXTI13_Pin (GPIO-C Pin-13) as AF,
	GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 80020e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020e4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80020e6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80020ea:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ec:	2300      	movs	r3, #0
 80020ee:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020f0:	1d3b      	adds	r3, r7, #4
 80020f2:	4619      	mov	r1, r3
 80020f4:	4805      	ldr	r0, [pc, #20]	@ (800210c <MX_GPIO_Init+0x58>)
 80020f6:	f001 fe09 	bl	8003d0c <HAL_GPIO_Init>

	// Enable NVIC EXTI line 13
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80020fa:	2028      	movs	r0, #40	@ 0x28
 80020fc:	f001 fdeb 	bl	8003cd6 <HAL_NVIC_EnableIRQ>
}
 8002100:	bf00      	nop
 8002102:	3718      	adds	r7, #24
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}
 8002108:	40021000 	.word	0x40021000
 800210c:	48000800 	.word	0x48000800

08002110 <MX_I2C1_Init>:


static void MX_I2C1_Init(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b088      	sub	sp, #32
 8002114:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002116:	f107 030c 	add.w	r3, r7, #12
 800211a:	2200      	movs	r2, #0
 800211c:	601a      	str	r2, [r3, #0]
 800211e:	605a      	str	r2, [r3, #4]
 8002120:	609a      	str	r2, [r3, #8]
 8002122:	60da      	str	r2, [r3, #12]
 8002124:	611a      	str	r2, [r3, #16]
	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002126:	4b28      	ldr	r3, [pc, #160]	@ (80021c8 <MX_I2C1_Init+0xb8>)
 8002128:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800212a:	4a27      	ldr	r2, [pc, #156]	@ (80021c8 <MX_I2C1_Init+0xb8>)
 800212c:	f043 0302 	orr.w	r3, r3, #2
 8002130:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002132:	4b25      	ldr	r3, [pc, #148]	@ (80021c8 <MX_I2C1_Init+0xb8>)
 8002134:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002136:	f003 0302 	and.w	r3, r3, #2
 800213a:	60bb      	str	r3, [r7, #8]
 800213c:	68bb      	ldr	r3, [r7, #8]

	// Configure GPIO PB8 and PB9
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800213e:	2304      	movs	r3, #4
 8002140:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002142:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002146:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002148:	2312      	movs	r3, #18
 800214a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800214c:	2301      	movs	r3, #1
 800214e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002150:	2301      	movs	r3, #1
 8002152:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002154:	f107 030c 	add.w	r3, r7, #12
 8002158:	4619      	mov	r1, r3
 800215a:	481c      	ldr	r0, [pc, #112]	@ (80021cc <MX_I2C1_Init+0xbc>)
 800215c:	f001 fdd6 	bl	8003d0c <HAL_GPIO_Init>

	// Configure I2C1
	hi2c1.Instance = I2C1;
 8002160:	4b1b      	ldr	r3, [pc, #108]	@ (80021d0 <MX_I2C1_Init+0xc0>)
 8002162:	4a1c      	ldr	r2, [pc, #112]	@ (80021d4 <MX_I2C1_Init+0xc4>)
 8002164:	601a      	str	r2, [r3, #0]
	hi2c1.Init.OwnAddress1 = 0;
 8002166:	4b1a      	ldr	r3, [pc, #104]	@ (80021d0 <MX_I2C1_Init+0xc0>)
 8002168:	2200      	movs	r2, #0
 800216a:	609a      	str	r2, [r3, #8]
	hi2c1.Init.Timing = 0x00C0216C;	//400khz
 800216c:	4b18      	ldr	r3, [pc, #96]	@ (80021d0 <MX_I2C1_Init+0xc0>)
 800216e:	4a1a      	ldr	r2, [pc, #104]	@ (80021d8 <MX_I2C1_Init+0xc8>)
 8002170:	605a      	str	r2, [r3, #4]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002172:	4b17      	ldr	r3, [pc, #92]	@ (80021d0 <MX_I2C1_Init+0xc0>)
 8002174:	2201      	movs	r2, #1
 8002176:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002178:	4b15      	ldr	r3, [pc, #84]	@ (80021d0 <MX_I2C1_Init+0xc0>)
 800217a:	2200      	movs	r2, #0
 800217c:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 800217e:	4b14      	ldr	r3, [pc, #80]	@ (80021d0 <MX_I2C1_Init+0xc0>)
 8002180:	2200      	movs	r2, #0
 8002182:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002184:	4b12      	ldr	r3, [pc, #72]	@ (80021d0 <MX_I2C1_Init+0xc0>)
 8002186:	2200      	movs	r2, #0
 8002188:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800218a:	4b11      	ldr	r3, [pc, #68]	@ (80021d0 <MX_I2C1_Init+0xc0>)
 800218c:	2200      	movs	r2, #0
 800218e:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002190:	4b0f      	ldr	r3, [pc, #60]	@ (80021d0 <MX_I2C1_Init+0xc0>)
 8002192:	2200      	movs	r2, #0
 8002194:	621a      	str	r2, [r3, #32]

	__HAL_RCC_I2C1_CLK_ENABLE();
 8002196:	4b0c      	ldr	r3, [pc, #48]	@ (80021c8 <MX_I2C1_Init+0xb8>)
 8002198:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800219a:	4a0b      	ldr	r2, [pc, #44]	@ (80021c8 <MX_I2C1_Init+0xb8>)
 800219c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80021a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80021a2:	4b09      	ldr	r3, [pc, #36]	@ (80021c8 <MX_I2C1_Init+0xb8>)
 80021a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021aa:	607b      	str	r3, [r7, #4]
 80021ac:	687b      	ldr	r3, [r7, #4]

	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80021ae:	4808      	ldr	r0, [pc, #32]	@ (80021d0 <MX_I2C1_Init+0xc0>)
 80021b0:	f001 ff88 	bl	80040c4 <HAL_I2C_Init>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <MX_I2C1_Init+0xae>
	{
		Error_Handler();
 80021ba:	f000 f80f 	bl	80021dc <Error_Handler>
	}
}
 80021be:	bf00      	nop
 80021c0:	3720      	adds	r7, #32
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	40021000 	.word	0x40021000
 80021cc:	48000400 	.word	0x48000400
 80021d0:	20000340 	.word	0x20000340
 80021d4:	40005400 	.word	0x40005400
 80021d8:	00c0216c 	.word	0x00c0216c

080021dc <Error_Handler>:

void Error_Handler(void) {
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0
	printf("Error"); //Only Print Statement
 80021e0:	4802      	ldr	r0, [pc, #8]	@ (80021ec <Error_Handler+0x10>)
 80021e2:	f006 f8ff 	bl	80083e4 <iprintf>
}
 80021e6:	bf00      	nop
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	0800a904 	.word	0x0800a904

080021f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021f6:	4b0f      	ldr	r3, [pc, #60]	@ (8002234 <HAL_MspInit+0x44>)
 80021f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021fa:	4a0e      	ldr	r2, [pc, #56]	@ (8002234 <HAL_MspInit+0x44>)
 80021fc:	f043 0301 	orr.w	r3, r3, #1
 8002200:	6613      	str	r3, [r2, #96]	@ 0x60
 8002202:	4b0c      	ldr	r3, [pc, #48]	@ (8002234 <HAL_MspInit+0x44>)
 8002204:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002206:	f003 0301 	and.w	r3, r3, #1
 800220a:	607b      	str	r3, [r7, #4]
 800220c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800220e:	4b09      	ldr	r3, [pc, #36]	@ (8002234 <HAL_MspInit+0x44>)
 8002210:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002212:	4a08      	ldr	r2, [pc, #32]	@ (8002234 <HAL_MspInit+0x44>)
 8002214:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002218:	6593      	str	r3, [r2, #88]	@ 0x58
 800221a:	4b06      	ldr	r3, [pc, #24]	@ (8002234 <HAL_MspInit+0x44>)
 800221c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800221e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002222:	603b      	str	r3, [r7, #0]
 8002224:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002226:	bf00      	nop
 8002228:	370c      	adds	r7, #12
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr
 8002232:	bf00      	nop
 8002234:	40021000 	.word	0x40021000

08002238 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800223c:	bf00      	nop
 800223e:	e7fd      	b.n	800223c <NMI_Handler+0x4>

08002240 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002240:	b480      	push	{r7}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002244:	bf00      	nop
 8002246:	e7fd      	b.n	8002244 <HardFault_Handler+0x4>

08002248 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800224c:	bf00      	nop
 800224e:	e7fd      	b.n	800224c <MemManage_Handler+0x4>

08002250 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002254:	bf00      	nop
 8002256:	e7fd      	b.n	8002254 <BusFault_Handler+0x4>

08002258 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800225c:	bf00      	nop
 800225e:	e7fd      	b.n	800225c <UsageFault_Handler+0x4>

08002260 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002264:	bf00      	nop
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr

0800226e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800226e:	b480      	push	{r7}
 8002270:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002272:	bf00      	nop
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr

0800227c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002280:	bf00      	nop
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr

0800228a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800228a:	b580      	push	{r7, lr}
 800228c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800228e:	f001 fbe7 	bl	8003a60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002292:	bf00      	nop
 8002294:	bd80      	pop	{r7, pc}

08002296 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002296:	b580      	push	{r7, lr}
 8002298:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 800229a:	2020      	movs	r0, #32
 800229c:	f001 fefa 	bl	8004094 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 80022a0:	2040      	movs	r0, #64	@ 0x40
 80022a2:	f001 fef7 	bl	8004094 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 80022a6:	2080      	movs	r0, #128	@ 0x80
 80022a8:	f001 fef4 	bl	8004094 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 80022ac:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80022b0:	f001 fef0 	bl	8004094 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80022b4:	bf00      	nop
 80022b6:	bd80      	pop	{r7, pc}

080022b8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI10_Pin);
 80022bc:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80022c0:	f001 fee8 	bl	8004094 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 80022c4:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80022c8:	f001 fee4 	bl	8004094 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USB_OTG_FS_PWR_EN_Pin);
 80022cc:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80022d0:	f001 fee0 	bl	8004094 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 80022d4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80022d8:	f001 fedc 	bl	8004094 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 80022dc:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80022e0:	f001 fed8 	bl	8004094 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 80022e4:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80022e8:	f001 fed4 	bl	8004094 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80022ec:	bf00      	nop
 80022ee:	bd80      	pop	{r7, pc}

080022f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b086      	sub	sp, #24
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022f8:	4a14      	ldr	r2, [pc, #80]	@ (800234c <_sbrk+0x5c>)
 80022fa:	4b15      	ldr	r3, [pc, #84]	@ (8002350 <_sbrk+0x60>)
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002304:	4b13      	ldr	r3, [pc, #76]	@ (8002354 <_sbrk+0x64>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d102      	bne.n	8002312 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800230c:	4b11      	ldr	r3, [pc, #68]	@ (8002354 <_sbrk+0x64>)
 800230e:	4a12      	ldr	r2, [pc, #72]	@ (8002358 <_sbrk+0x68>)
 8002310:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002312:	4b10      	ldr	r3, [pc, #64]	@ (8002354 <_sbrk+0x64>)
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4413      	add	r3, r2
 800231a:	693a      	ldr	r2, [r7, #16]
 800231c:	429a      	cmp	r2, r3
 800231e:	d207      	bcs.n	8002330 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002320:	f006 f9be 	bl	80086a0 <__errno>
 8002324:	4603      	mov	r3, r0
 8002326:	220c      	movs	r2, #12
 8002328:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800232a:	f04f 33ff 	mov.w	r3, #4294967295
 800232e:	e009      	b.n	8002344 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002330:	4b08      	ldr	r3, [pc, #32]	@ (8002354 <_sbrk+0x64>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002336:	4b07      	ldr	r3, [pc, #28]	@ (8002354 <_sbrk+0x64>)
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4413      	add	r3, r2
 800233e:	4a05      	ldr	r2, [pc, #20]	@ (8002354 <_sbrk+0x64>)
 8002340:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002342:	68fb      	ldr	r3, [r7, #12]
}
 8002344:	4618      	mov	r0, r3
 8002346:	3718      	adds	r7, #24
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}
 800234c:	200a0000 	.word	0x200a0000
 8002350:	00000400 	.word	0x00000400
 8002354:	2000045c 	.word	0x2000045c
 8002358:	20000ad0 	.word	0x20000ad0

0800235c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002360:	4b06      	ldr	r3, [pc, #24]	@ (800237c <SystemInit+0x20>)
 8002362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002366:	4a05      	ldr	r2, [pc, #20]	@ (800237c <SystemInit+0x20>)
 8002368:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800236c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002370:	bf00      	nop
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr
 800237a:	bf00      	nop
 800237c:	e000ed00 	.word	0xe000ed00

08002380 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002380:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80023b8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002384:	f7ff ffea 	bl	800235c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002388:	480c      	ldr	r0, [pc, #48]	@ (80023bc <LoopForever+0x6>)
  ldr r1, =_edata
 800238a:	490d      	ldr	r1, [pc, #52]	@ (80023c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800238c:	4a0d      	ldr	r2, [pc, #52]	@ (80023c4 <LoopForever+0xe>)
  movs r3, #0
 800238e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002390:	e002      	b.n	8002398 <LoopCopyDataInit>

08002392 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002392:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002394:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002396:	3304      	adds	r3, #4

08002398 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002398:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800239a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800239c:	d3f9      	bcc.n	8002392 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800239e:	4a0a      	ldr	r2, [pc, #40]	@ (80023c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80023a0:	4c0a      	ldr	r4, [pc, #40]	@ (80023cc <LoopForever+0x16>)
  movs r3, #0
 80023a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023a4:	e001      	b.n	80023aa <LoopFillZerobss>

080023a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023a8:	3204      	adds	r2, #4

080023aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023ac:	d3fb      	bcc.n	80023a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80023ae:	f006 f97d 	bl	80086ac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80023b2:	f7ff f88f 	bl	80014d4 <main>

080023b6 <LoopForever>:

LoopForever:
    b LoopForever
 80023b6:	e7fe      	b.n	80023b6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80023b8:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80023bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023c0:	200002a4 	.word	0x200002a4
  ldr r2, =_sidata
 80023c4:	0800b484 	.word	0x0800b484
  ldr r2, =_sbss
 80023c8:	200002a4 	.word	0x200002a4
  ldr r4, =_ebss
 80023cc:	20000ad0 	.word	0x20000ad0

080023d0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80023d0:	e7fe      	b.n	80023d0 <ADC1_IRQHandler>
	...

080023d4 <BSP_LED_Init>:
  * @param  Led  LED to be initialized. 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b088      	sub	sp, #32
 80023d8:	af00      	add	r7, sp, #0
 80023da:	4603      	mov	r3, r0
 80023dc:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;
  
  LEDx_GPIO_CLK_ENABLE(Led);
 80023de:	79fb      	ldrb	r3, [r7, #7]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d10b      	bne.n	80023fc <BSP_LED_Init+0x28>
 80023e4:	4b11      	ldr	r3, [pc, #68]	@ (800242c <BSP_LED_Init+0x58>)
 80023e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023e8:	4a10      	ldr	r2, [pc, #64]	@ (800242c <BSP_LED_Init+0x58>)
 80023ea:	f043 0302 	orr.w	r3, r3, #2
 80023ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023f0:	4b0e      	ldr	r3, [pc, #56]	@ (800242c <BSP_LED_Init+0x58>)
 80023f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023f4:	f003 0302 	and.w	r3, r3, #2
 80023f8:	60bb      	str	r3, [r7, #8]
 80023fa:	68bb      	ldr	r3, [r7, #8]
  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = GPIO_PIN[Led];
 80023fc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002400:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002402:	2301      	movs	r3, #1
 8002404:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8002406:	2300      	movs	r3, #0
 8002408:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800240a:	2302      	movs	r3, #2
 800240c:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &gpio_init_structure);
 800240e:	79fb      	ldrb	r3, [r7, #7]
 8002410:	4a07      	ldr	r2, [pc, #28]	@ (8002430 <BSP_LED_Init+0x5c>)
 8002412:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002416:	f107 020c 	add.w	r2, r7, #12
 800241a:	4611      	mov	r1, r2
 800241c:	4618      	mov	r0, r3
 800241e:	f001 fc75 	bl	8003d0c <HAL_GPIO_Init>
}
 8002422:	bf00      	nop
 8002424:	3720      	adds	r7, #32
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	40021000 	.word	0x40021000
 8002430:	20000004 	.word	0x20000004

08002434 <BSP_LED_On>:
  * @param  Led  LED to be set on 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	4603      	mov	r3, r0
 800243c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 800243e:	79fb      	ldrb	r3, [r7, #7]
 8002440:	4a06      	ldr	r2, [pc, #24]	@ (800245c <BSP_LED_On+0x28>)
 8002442:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002446:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800244a:	b291      	uxth	r1, r2
 800244c:	2201      	movs	r2, #1
 800244e:	4618      	mov	r0, r3
 8002450:	f001 fdee 	bl	8004030 <HAL_GPIO_WritePin>
}
 8002454:	bf00      	nop
 8002456:	3708      	adds	r7, #8
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}
 800245c:	20000004 	.word	0x20000004

08002460 <BSP_LED_Off>:
  * @param  Led  LED to be set off
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	4603      	mov	r3, r0
 8002468:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 800246a:	79fb      	ldrb	r3, [r7, #7]
 800246c:	4a06      	ldr	r2, [pc, #24]	@ (8002488 <BSP_LED_Off+0x28>)
 800246e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002472:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002476:	b291      	uxth	r1, r2
 8002478:	2200      	movs	r2, #0
 800247a:	4618      	mov	r0, r3
 800247c:	f001 fdd8 	bl	8004030 <HAL_GPIO_WritePin>
}
 8002480:	bf00      	nop
 8002482:	3708      	adds	r7, #8
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}
 8002488:	20000004 	.word	0x20000004

0800248c <BSP_LED_Toggle>:
  * @param  Led  LED to be toggled
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	4603      	mov	r3, r0
 8002494:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8002496:	79fb      	ldrb	r3, [r7, #7]
 8002498:	4a06      	ldr	r2, [pc, #24]	@ (80024b4 <BSP_LED_Toggle+0x28>)
 800249a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800249e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80024a2:	b292      	uxth	r2, r2
 80024a4:	4611      	mov	r1, r2
 80024a6:	4618      	mov	r0, r3
 80024a8:	f001 fdda 	bl	8004060 <HAL_GPIO_TogglePin>
}
 80024ac:	bf00      	nop
 80024ae:	3708      	adds	r7, #8
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	20000004 	.word	0x20000004

080024b8 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b08a      	sub	sp, #40	@ 0x28
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80024c0:	4b27      	ldr	r3, [pc, #156]	@ (8002560 <I2Cx_MspInit+0xa8>)
 80024c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024c4:	4a26      	ldr	r2, [pc, #152]	@ (8002560 <I2Cx_MspInit+0xa8>)
 80024c6:	f043 0302 	orr.w	r3, r3, #2
 80024ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024cc:	4b24      	ldr	r3, [pc, #144]	@ (8002560 <I2Cx_MspInit+0xa8>)
 80024ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024d0:	f003 0302 	and.w	r3, r3, #2
 80024d4:	613b      	str	r3, [r7, #16]
 80024d6:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 80024d8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80024dc:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80024de:	2312      	movs	r3, #18
 80024e0:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80024e2:	2301      	movs	r3, #1
 80024e4:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024e6:	2303      	movs	r3, #3
 80024e8:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 80024ea:	2304      	movs	r3, #4
 80024ec:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80024ee:	f107 0314 	add.w	r3, r7, #20
 80024f2:	4619      	mov	r1, r3
 80024f4:	481b      	ldr	r0, [pc, #108]	@ (8002564 <I2Cx_MspInit+0xac>)
 80024f6:	f001 fc09 	bl	8003d0c <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80024fa:	f107 0314 	add.w	r3, r7, #20
 80024fe:	4619      	mov	r1, r3
 8002500:	4818      	ldr	r0, [pc, #96]	@ (8002564 <I2Cx_MspInit+0xac>)
 8002502:	f001 fc03 	bl	8003d0c <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8002506:	4b16      	ldr	r3, [pc, #88]	@ (8002560 <I2Cx_MspInit+0xa8>)
 8002508:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800250a:	4a15      	ldr	r2, [pc, #84]	@ (8002560 <I2Cx_MspInit+0xa8>)
 800250c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002510:	6593      	str	r3, [r2, #88]	@ 0x58
 8002512:	4b13      	ldr	r3, [pc, #76]	@ (8002560 <I2Cx_MspInit+0xa8>)
 8002514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002516:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800251a:	60fb      	str	r3, [r7, #12]
 800251c:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 800251e:	4b10      	ldr	r3, [pc, #64]	@ (8002560 <I2Cx_MspInit+0xa8>)
 8002520:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002522:	4a0f      	ldr	r2, [pc, #60]	@ (8002560 <I2Cx_MspInit+0xa8>)
 8002524:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002528:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 800252a:	4b0d      	ldr	r3, [pc, #52]	@ (8002560 <I2Cx_MspInit+0xa8>)
 800252c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800252e:	4a0c      	ldr	r2, [pc, #48]	@ (8002560 <I2Cx_MspInit+0xa8>)
 8002530:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8002534:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8002536:	2200      	movs	r2, #0
 8002538:	210f      	movs	r1, #15
 800253a:	2021      	movs	r0, #33	@ 0x21
 800253c:	f001 fbaf 	bl	8003c9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8002540:	2021      	movs	r0, #33	@ 0x21
 8002542:	f001 fbc8 	bl	8003cd6 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8002546:	2200      	movs	r2, #0
 8002548:	210f      	movs	r1, #15
 800254a:	2022      	movs	r0, #34	@ 0x22
 800254c:	f001 fba7 	bl	8003c9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8002550:	2022      	movs	r0, #34	@ 0x22
 8002552:	f001 fbc0 	bl	8003cd6 <HAL_NVIC_EnableIRQ>
}
 8002556:	bf00      	nop
 8002558:	3728      	adds	r7, #40	@ 0x28
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	40021000 	.word	0x40021000
 8002564:	48000400 	.word	0x48000400

08002568 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	4a12      	ldr	r2, [pc, #72]	@ (80025bc <I2Cx_Init+0x54>)
 8002574:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	4a11      	ldr	r2, [pc, #68]	@ (80025c0 <I2Cx_Init+0x58>)
 800257a:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2200      	movs	r2, #0
 8002580:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2201      	movs	r2, #1
 8002586:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2200      	movs	r2, #0
 800258c:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2200      	movs	r2, #0
 8002592:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2200      	movs	r2, #0
 8002598:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2200      	movs	r2, #0
 800259e:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 80025a0:	6878      	ldr	r0, [r7, #4]
 80025a2:	f7ff ff89 	bl	80024b8 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	f001 fd8c 	bl	80040c4 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 80025ac:	2100      	movs	r1, #0
 80025ae:	6878      	ldr	r0, [r7, #4]
 80025b0:	f002 fb4c 	bl	8004c4c <HAL_I2CEx_ConfigAnalogFilter>
}
 80025b4:	bf00      	nop
 80025b6:	3708      	adds	r7, #8
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}
 80025bc:	40005800 	.word	0x40005800
 80025c0:	00702681 	.word	0x00702681

080025c4 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b08a      	sub	sp, #40	@ 0x28
 80025c8:	af04      	add	r7, sp, #16
 80025ca:	60f8      	str	r0, [r7, #12]
 80025cc:	4608      	mov	r0, r1
 80025ce:	4611      	mov	r1, r2
 80025d0:	461a      	mov	r2, r3
 80025d2:	4603      	mov	r3, r0
 80025d4:	72fb      	strb	r3, [r7, #11]
 80025d6:	460b      	mov	r3, r1
 80025d8:	813b      	strh	r3, [r7, #8]
 80025da:	4613      	mov	r3, r2
 80025dc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80025de:	2300      	movs	r3, #0
 80025e0:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80025e2:	7afb      	ldrb	r3, [r7, #11]
 80025e4:	b299      	uxth	r1, r3
 80025e6:	88f8      	ldrh	r0, [r7, #6]
 80025e8:	893a      	ldrh	r2, [r7, #8]
 80025ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025ee:	9302      	str	r3, [sp, #8]
 80025f0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80025f2:	9301      	str	r3, [sp, #4]
 80025f4:	6a3b      	ldr	r3, [r7, #32]
 80025f6:	9300      	str	r3, [sp, #0]
 80025f8:	4603      	mov	r3, r0
 80025fa:	68f8      	ldr	r0, [r7, #12]
 80025fc:	f001 ff54 	bl	80044a8 <HAL_I2C_Mem_Read>
 8002600:	4603      	mov	r3, r0
 8002602:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8002604:	7dfb      	ldrb	r3, [r7, #23]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d004      	beq.n	8002614 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 800260a:	7afb      	ldrb	r3, [r7, #11]
 800260c:	4619      	mov	r1, r3
 800260e:	68f8      	ldr	r0, [r7, #12]
 8002610:	f000 f832 	bl	8002678 <I2Cx_Error>
  }
  return status;
 8002614:	7dfb      	ldrb	r3, [r7, #23]
}
 8002616:	4618      	mov	r0, r3
 8002618:	3718      	adds	r7, #24
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}

0800261e <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800261e:	b580      	push	{r7, lr}
 8002620:	b08a      	sub	sp, #40	@ 0x28
 8002622:	af04      	add	r7, sp, #16
 8002624:	60f8      	str	r0, [r7, #12]
 8002626:	4608      	mov	r0, r1
 8002628:	4611      	mov	r1, r2
 800262a:	461a      	mov	r2, r3
 800262c:	4603      	mov	r3, r0
 800262e:	72fb      	strb	r3, [r7, #11]
 8002630:	460b      	mov	r3, r1
 8002632:	813b      	strh	r3, [r7, #8]
 8002634:	4613      	mov	r3, r2
 8002636:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002638:	2300      	movs	r3, #0
 800263a:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800263c:	7afb      	ldrb	r3, [r7, #11]
 800263e:	b299      	uxth	r1, r3
 8002640:	88f8      	ldrh	r0, [r7, #6]
 8002642:	893a      	ldrh	r2, [r7, #8]
 8002644:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002648:	9302      	str	r3, [sp, #8]
 800264a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800264c:	9301      	str	r3, [sp, #4]
 800264e:	6a3b      	ldr	r3, [r7, #32]
 8002650:	9300      	str	r3, [sp, #0]
 8002652:	4603      	mov	r3, r0
 8002654:	68f8      	ldr	r0, [r7, #12]
 8002656:	f001 fe13 	bl	8004280 <HAL_I2C_Mem_Write>
 800265a:	4603      	mov	r3, r0
 800265c:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800265e:	7dfb      	ldrb	r3, [r7, #23]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d004      	beq.n	800266e <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8002664:	7afb      	ldrb	r3, [r7, #11]
 8002666:	4619      	mov	r1, r3
 8002668:	68f8      	ldr	r0, [r7, #12]
 800266a:	f000 f805 	bl	8002678 <I2Cx_Error>
  }
  return status;
 800266e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002670:	4618      	mov	r0, r3
 8002672:	3718      	adds	r7, #24
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}

08002678 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b082      	sub	sp, #8
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
 8002680:	460b      	mov	r3, r1
 8002682:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8002684:	6878      	ldr	r0, [r7, #4]
 8002686:	f001 fdb8 	bl	80041fa <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	f7ff ff6c 	bl	8002568 <I2Cx_Init>
}
 8002690:	bf00      	nop
 8002692:	3708      	adds	r7, #8
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}

08002698 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 800269c:	4802      	ldr	r0, [pc, #8]	@ (80026a8 <SENSOR_IO_Init+0x10>)
 800269e:	f7ff ff63 	bl	8002568 <I2Cx_Init>
}
 80026a2:	bf00      	nop
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	20000460 	.word	0x20000460

080026ac <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b084      	sub	sp, #16
 80026b0:	af02      	add	r7, sp, #8
 80026b2:	4603      	mov	r3, r0
 80026b4:	71fb      	strb	r3, [r7, #7]
 80026b6:	460b      	mov	r3, r1
 80026b8:	71bb      	strb	r3, [r7, #6]
 80026ba:	4613      	mov	r3, r2
 80026bc:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 80026be:	79bb      	ldrb	r3, [r7, #6]
 80026c0:	b29a      	uxth	r2, r3
 80026c2:	79f9      	ldrb	r1, [r7, #7]
 80026c4:	2301      	movs	r3, #1
 80026c6:	9301      	str	r3, [sp, #4]
 80026c8:	1d7b      	adds	r3, r7, #5
 80026ca:	9300      	str	r3, [sp, #0]
 80026cc:	2301      	movs	r3, #1
 80026ce:	4803      	ldr	r0, [pc, #12]	@ (80026dc <SENSOR_IO_Write+0x30>)
 80026d0:	f7ff ffa5 	bl	800261e <I2Cx_WriteMultiple>
}
 80026d4:	bf00      	nop
 80026d6:	3708      	adds	r7, #8
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	20000460 	.word	0x20000460

080026e0 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b086      	sub	sp, #24
 80026e4:	af02      	add	r7, sp, #8
 80026e6:	4603      	mov	r3, r0
 80026e8:	460a      	mov	r2, r1
 80026ea:	71fb      	strb	r3, [r7, #7]
 80026ec:	4613      	mov	r3, r2
 80026ee:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 80026f0:	2300      	movs	r3, #0
 80026f2:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 80026f4:	79bb      	ldrb	r3, [r7, #6]
 80026f6:	b29a      	uxth	r2, r3
 80026f8:	79f9      	ldrb	r1, [r7, #7]
 80026fa:	2301      	movs	r3, #1
 80026fc:	9301      	str	r3, [sp, #4]
 80026fe:	f107 030f 	add.w	r3, r7, #15
 8002702:	9300      	str	r3, [sp, #0]
 8002704:	2301      	movs	r3, #1
 8002706:	4804      	ldr	r0, [pc, #16]	@ (8002718 <SENSOR_IO_Read+0x38>)
 8002708:	f7ff ff5c 	bl	80025c4 <I2Cx_ReadMultiple>

  return read_value;
 800270c:	7bfb      	ldrb	r3, [r7, #15]
}
 800270e:	4618      	mov	r0, r3
 8002710:	3710      	adds	r7, #16
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	20000460 	.word	0x20000460

0800271c <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af02      	add	r7, sp, #8
 8002722:	603a      	str	r2, [r7, #0]
 8002724:	461a      	mov	r2, r3
 8002726:	4603      	mov	r3, r0
 8002728:	71fb      	strb	r3, [r7, #7]
 800272a:	460b      	mov	r3, r1
 800272c:	71bb      	strb	r3, [r7, #6]
 800272e:	4613      	mov	r3, r2
 8002730:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8002732:	79bb      	ldrb	r3, [r7, #6]
 8002734:	b29a      	uxth	r2, r3
 8002736:	79f9      	ldrb	r1, [r7, #7]
 8002738:	88bb      	ldrh	r3, [r7, #4]
 800273a:	9301      	str	r3, [sp, #4]
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	9300      	str	r3, [sp, #0]
 8002740:	2301      	movs	r3, #1
 8002742:	4804      	ldr	r0, [pc, #16]	@ (8002754 <SENSOR_IO_ReadMultiple+0x38>)
 8002744:	f7ff ff3e 	bl	80025c4 <I2Cx_ReadMultiple>
 8002748:	4603      	mov	r3, r0
}
 800274a:	4618      	mov	r0, r3
 800274c:	3708      	adds	r7, #8
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	20000460 	.word	0x20000460

08002758 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 800275e:	2300      	movs	r3, #0
 8002760:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8002762:	2300      	movs	r3, #0
 8002764:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8002766:	4b1a      	ldr	r3, [pc, #104]	@ (80027d0 <BSP_ACCELERO_Init+0x78>)
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	4798      	blx	r3
 800276c:	4603      	mov	r3, r0
 800276e:	2b6a      	cmp	r3, #106	@ 0x6a
 8002770:	d002      	beq.n	8002778 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	73fb      	strb	r3, [r7, #15]
 8002776:	e025      	b.n	80027c4 <BSP_ACCELERO_Init+0x6c>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8002778:	4b16      	ldr	r3, [pc, #88]	@ (80027d4 <BSP_ACCELERO_Init+0x7c>)
 800277a:	4a15      	ldr	r2, [pc, #84]	@ (80027d0 <BSP_ACCELERO_Init+0x78>)
 800277c:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 800277e:	2330      	movs	r3, #48	@ 0x30
 8002780:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 8002782:	2300      	movs	r3, #0
 8002784:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 8002786:	2300      	movs	r3, #0
 8002788:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 800278a:	2340      	movs	r3, #64	@ 0x40
 800278c:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 800278e:	2300      	movs	r3, #0
 8002790:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 8002792:	2300      	movs	r3, #0
 8002794:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 8002796:	797a      	ldrb	r2, [r7, #5]
 8002798:	7abb      	ldrb	r3, [r7, #10]
 800279a:	4313      	orrs	r3, r2
 800279c:	b2db      	uxtb	r3, r3
 800279e:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 80027a0:	7a3b      	ldrb	r3, [r7, #8]
 80027a2:	f043 0304 	orr.w	r3, r3, #4
 80027a6:	b2db      	uxtb	r3, r3
 80027a8:	b21b      	sxth	r3, r3
 80027aa:	021b      	lsls	r3, r3, #8
 80027ac:	b21a      	sxth	r2, r3
 80027ae:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	b21b      	sxth	r3, r3
 80027b6:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 80027b8:	4b06      	ldr	r3, [pc, #24]	@ (80027d4 <BSP_ACCELERO_Init+0x7c>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	89ba      	ldrh	r2, [r7, #12]
 80027c0:	4610      	mov	r0, r2
 80027c2:	4798      	blx	r3
  }  

  return ret;
 80027c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	3710      	adds	r7, #16
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	20000064 	.word	0x20000064
 80027d4:	200004b4 	.word	0x200004b4

080027d8 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 80027e0:	4b08      	ldr	r3, [pc, #32]	@ (8002804 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d009      	beq.n	80027fc <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 80027e8:	4b06      	ldr	r3, [pc, #24]	@ (8002804 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d004      	beq.n	80027fc <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 80027f2:	4b04      	ldr	r3, [pc, #16]	@ (8002804 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f8:	6878      	ldr	r0, [r7, #4]
 80027fa:	4798      	blx	r3
    }
  }
}
 80027fc:	bf00      	nop
 80027fe:	3708      	adds	r7, #8
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	200004b4 	.word	0x200004b4

08002808 <BSP_GYRO_Init>:
/**
  * @brief  Initialize Gyroscope.
  * @retval GYRO_OK or GYRO_ERROR
  */
uint8_t BSP_GYRO_Init(void)
{  
 8002808:	b580      	push	{r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8002812:	2300      	movs	r3, #0
 8002814:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslGyroDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8002816:	4b1c      	ldr	r3, [pc, #112]	@ (8002888 <BSP_GYRO_Init+0x80>)
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	4798      	blx	r3
 800281c:	4603      	mov	r3, r0
 800281e:	2b6a      	cmp	r3, #106	@ 0x6a
 8002820:	d002      	beq.n	8002828 <BSP_GYRO_Init+0x20>
  {
    ret = GYRO_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	73fb      	strb	r3, [r7, #15]
 8002826:	e029      	b.n	800287c <BSP_GYRO_Init+0x74>
  }
  else
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &Lsm6dslGyroDrv;
 8002828:	4b18      	ldr	r3, [pc, #96]	@ (800288c <BSP_GYRO_Init+0x84>)
 800282a:	4a17      	ldr	r2, [pc, #92]	@ (8002888 <BSP_GYRO_Init+0x80>)
 800282c:	601a      	str	r2, [r3, #0]

    /* Configure Mems : data rate, power mode, full scale and axes */
    LSM6DSL_InitStructure.Power_Mode = 0;
 800282e:	2300      	movs	r3, #0
 8002830:	713b      	strb	r3, [r7, #4]
    LSM6DSL_InitStructure.Output_DataRate = LSM6DSL_ODR_52Hz;
 8002832:	2330      	movs	r3, #48	@ 0x30
 8002834:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 8002836:	2300      	movs	r3, #0
 8002838:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.Band_Width = 0;
 800283a:	2300      	movs	r3, #0
 800283c:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 800283e:	2340      	movs	r3, #64	@ 0x40
 8002840:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.Endianness = 0;
 8002842:	2300      	movs	r3, #0
 8002844:	727b      	strb	r3, [r7, #9]
    LSM6DSL_InitStructure.Full_Scale = LSM6DSL_GYRO_FS_2000; 
 8002846:	230c      	movs	r3, #12
 8002848:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, full scale  */
    ctrl = (LSM6DSL_InitStructure.Full_Scale | LSM6DSL_InitStructure.Output_DataRate);
 800284a:	7aba      	ldrb	r2, [r7, #10]
 800284c:	797b      	ldrb	r3, [r7, #5]
 800284e:	4313      	orrs	r3, r2
 8002850:	b2db      	uxtb	r3, r3
 8002852:	81bb      	strh	r3, [r7, #12]

    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 8002854:	7a3b      	ldrb	r3, [r7, #8]
 8002856:	f043 0304 	orr.w	r3, r3, #4
 800285a:	b2db      	uxtb	r3, r3
 800285c:	b21b      	sxth	r3, r3
 800285e:	021b      	lsls	r3, r3, #8
 8002860:	b21a      	sxth	r2, r3
 8002862:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002866:	4313      	orrs	r3, r2
 8002868:	b21b      	sxth	r3, r3
 800286a:	81bb      	strh	r3, [r7, #12]

    /* Initialize component */
    GyroscopeDrv->Init(ctrl);
 800286c:	4b07      	ldr	r3, [pc, #28]	@ (800288c <BSP_GYRO_Init+0x84>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	89ba      	ldrh	r2, [r7, #12]
 8002874:	4610      	mov	r0, r2
 8002876:	4798      	blx	r3
    
    ret = GYRO_OK;
 8002878:	2300      	movs	r3, #0
 800287a:	73fb      	strb	r3, [r7, #15]
  }
  
  return ret;
 800287c:	7bfb      	ldrb	r3, [r7, #15]
}
 800287e:	4618      	mov	r0, r3
 8002880:	3710      	adds	r7, #16
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	20000098 	.word	0x20000098
 800288c:	200004b8 	.word	0x200004b8

08002890 <BSP_GYRO_GetXYZ>:
/**
  * @brief  Get XYZ angular acceleration from the Gyroscope.
  * @param  pfData: pointer on floating array         
  */
void BSP_GYRO_GetXYZ(float* pfData)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b082      	sub	sp, #8
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  if(GyroscopeDrv != NULL)
 8002898:	4b08      	ldr	r3, [pc, #32]	@ (80028bc <BSP_GYRO_GetXYZ+0x2c>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d009      	beq.n	80028b4 <BSP_GYRO_GetXYZ+0x24>
  {
    if(GyroscopeDrv->GetXYZ!= NULL)
 80028a0:	4b06      	ldr	r3, [pc, #24]	@ (80028bc <BSP_GYRO_GetXYZ+0x2c>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d004      	beq.n	80028b4 <BSP_GYRO_GetXYZ+0x24>
    {
      GyroscopeDrv->GetXYZ(pfData);
 80028aa:	4b04      	ldr	r3, [pc, #16]	@ (80028bc <BSP_GYRO_GetXYZ+0x2c>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	4798      	blx	r3
    }
  }
}
 80028b4:	bf00      	nop
 80028b6:	3708      	adds	r7, #8
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	200004b8 	.word	0x200004b8

080028c0 <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 80028c6:	4b0c      	ldr	r3, [pc, #48]	@ (80028f8 <BSP_HSENSOR_Init+0x38>)
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	20be      	movs	r0, #190	@ 0xbe
 80028cc:	4798      	blx	r3
 80028ce:	4603      	mov	r3, r0
 80028d0:	2bbc      	cmp	r3, #188	@ 0xbc
 80028d2:	d002      	beq.n	80028da <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	607b      	str	r3, [r7, #4]
 80028d8:	e009      	b.n	80028ee <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 80028da:	4b08      	ldr	r3, [pc, #32]	@ (80028fc <BSP_HSENSOR_Init+0x3c>)
 80028dc:	4a06      	ldr	r2, [pc, #24]	@ (80028f8 <BSP_HSENSOR_Init+0x38>)
 80028de:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 80028e0:	4b06      	ldr	r3, [pc, #24]	@ (80028fc <BSP_HSENSOR_Init+0x3c>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	20be      	movs	r0, #190	@ 0xbe
 80028e8:	4798      	blx	r3
    ret = HSENSOR_OK;
 80028ea:	2300      	movs	r3, #0
 80028ec:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 80028ee:	687b      	ldr	r3, [r7, #4]
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3708      	adds	r7, #8
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	20000008 	.word	0x20000008
 80028fc:	200004bc 	.word	0x200004bc

08002900 <BSP_HSENSOR_ReadHumidity>:
/**
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
 8002900:	b580      	push	{r7, lr}
 8002902:	af00      	add	r7, sp, #0
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 8002904:	4b04      	ldr	r3, [pc, #16]	@ (8002918 <BSP_HSENSOR_ReadHumidity+0x18>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	20be      	movs	r0, #190	@ 0xbe
 800290c:	4798      	blx	r3
 800290e:	eef0 7a40 	vmov.f32	s15, s0
}
 8002912:	eeb0 0a67 	vmov.f32	s0, s15
 8002916:	bd80      	pop	{r7, pc}
 8002918:	200004bc 	.word	0x200004bc

0800291c <BSP_MAGNETO_Init>:
/**
 * @brief Initialize a magnetometer sensor
 * @retval COMPONENT_ERROR in case of failure
 */
MAGNETO_StatusTypeDef BSP_MAGNETO_Init(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b082      	sub	sp, #8
 8002920:	af00      	add	r7, sp, #0
  MAGNETO_StatusTypeDef ret = MAGNETO_OK;
 8002922:	2300      	movs	r3, #0
 8002924:	71fb      	strb	r3, [r7, #7]
  MAGNETO_InitTypeDef LIS3MDL_InitStructureMag;

  if(Lis3mdlMagDrv.ReadID() != I_AM_LIS3MDL)
 8002926:	4b11      	ldr	r3, [pc, #68]	@ (800296c <BSP_MAGNETO_Init+0x50>)
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	4798      	blx	r3
 800292c:	4603      	mov	r3, r0
 800292e:	2b3d      	cmp	r3, #61	@ 0x3d
 8002930:	d002      	beq.n	8002938 <BSP_MAGNETO_Init+0x1c>
  {
    ret = MAGNETO_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	71fb      	strb	r3, [r7, #7]
 8002936:	e013      	b.n	8002960 <BSP_MAGNETO_Init+0x44>
  }
  else
  {
    /* Initialize the MAGNETO magnetometer driver structure */
    MagnetoDrv = &Lis3mdlMagDrv;
 8002938:	4b0d      	ldr	r3, [pc, #52]	@ (8002970 <BSP_MAGNETO_Init+0x54>)
 800293a:	4a0c      	ldr	r2, [pc, #48]	@ (800296c <BSP_MAGNETO_Init+0x50>)
 800293c:	601a      	str	r2, [r3, #0]
    
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the MAGNETO magnetometer structure */
    LIS3MDL_InitStructureMag.Register1 = LIS3MDL_MAG_TEMPSENSOR_DISABLE | LIS3MDL_MAG_OM_XY_HIGH | LIS3MDL_MAG_ODR_40_HZ;
 800293e:	2358      	movs	r3, #88	@ 0x58
 8002940:	703b      	strb	r3, [r7, #0]
    LIS3MDL_InitStructureMag.Register2 = LIS3MDL_MAG_FS_4_GA | LIS3MDL_MAG_REBOOT_DEFAULT | LIS3MDL_MAG_SOFT_RESET_DEFAULT;
 8002942:	2300      	movs	r3, #0
 8002944:	707b      	strb	r3, [r7, #1]
    LIS3MDL_InitStructureMag.Register3 = LIS3MDL_MAG_CONFIG_NORMAL_MODE | LIS3MDL_MAG_CONTINUOUS_MODE;
 8002946:	2300      	movs	r3, #0
 8002948:	70bb      	strb	r3, [r7, #2]
    LIS3MDL_InitStructureMag.Register4 = LIS3MDL_MAG_OM_Z_HIGH | LIS3MDL_MAG_BLE_LSB;
 800294a:	2308      	movs	r3, #8
 800294c:	70fb      	strb	r3, [r7, #3]
    LIS3MDL_InitStructureMag.Register5 = LIS3MDL_MAG_BDU_MSBLSB;
 800294e:	2340      	movs	r3, #64	@ 0x40
 8002950:	713b      	strb	r3, [r7, #4]
    /* Configure the MAGNETO magnetometer main parameters */
    MagnetoDrv->Init(LIS3MDL_InitStructureMag);
 8002952:	4b07      	ldr	r3, [pc, #28]	@ (8002970 <BSP_MAGNETO_Init+0x54>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	463a      	mov	r2, r7
 800295a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800295e:	4798      	blx	r3
  } 

  return ret;  
 8002960:	79fb      	ldrb	r3, [r7, #7]
}
 8002962:	4618      	mov	r0, r3
 8002964:	3708      	adds	r7, #8
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	20000024 	.word	0x20000024
 8002970:	200004c0 	.word	0x200004c0

08002974 <BSP_MAGNETO_GetXYZ>:
  * @brief  Get XYZ magnetometer values.
  * @param  pDataXYZ Pointer on 3 magnetometer values table with
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis 
  */
void BSP_MAGNETO_GetXYZ(int16_t *pDataXYZ)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  if(MagnetoDrv != NULL)
 800297c:	4b08      	ldr	r3, [pc, #32]	@ (80029a0 <BSP_MAGNETO_GetXYZ+0x2c>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d009      	beq.n	8002998 <BSP_MAGNETO_GetXYZ+0x24>
  {
    if(MagnetoDrv->GetXYZ != NULL)
 8002984:	4b06      	ldr	r3, [pc, #24]	@ (80029a0 <BSP_MAGNETO_GetXYZ+0x2c>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800298a:	2b00      	cmp	r3, #0
 800298c:	d004      	beq.n	8002998 <BSP_MAGNETO_GetXYZ+0x24>
    {   
      MagnetoDrv->GetXYZ(pDataXYZ);
 800298e:	4b04      	ldr	r3, [pc, #16]	@ (80029a0 <BSP_MAGNETO_GetXYZ+0x2c>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002994:	6878      	ldr	r0, [r7, #4]
 8002996:	4798      	blx	r3
    }
  }
}
 8002998:	bf00      	nop
 800299a:	3708      	adds	r7, #8
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	200004c0 	.word	0x200004c0

080029a4 <BSP_PSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Pressure Sensor driver.
  * @retval PSENSOR status
  */
uint32_t BSP_PSENSOR_Init(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b082      	sub	sp, #8
 80029a8:	af00      	add	r7, sp, #0
  uint32_t ret;
   
  if(LPS22HB_P_Drv.ReadID(LPS22HB_I2C_ADDRESS) != LPS22HB_WHO_AM_I_VAL)
 80029aa:	4b0c      	ldr	r3, [pc, #48]	@ (80029dc <BSP_PSENSOR_Init+0x38>)
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	20ba      	movs	r0, #186	@ 0xba
 80029b0:	4798      	blx	r3
 80029b2:	4603      	mov	r3, r0
 80029b4:	2bb1      	cmp	r3, #177	@ 0xb1
 80029b6:	d002      	beq.n	80029be <BSP_PSENSOR_Init+0x1a>
  {
    ret = PSENSOR_ERROR;
 80029b8:	2301      	movs	r3, #1
 80029ba:	607b      	str	r3, [r7, #4]
 80029bc:	e009      	b.n	80029d2 <BSP_PSENSOR_Init+0x2e>
  }
  else
  {
     Psensor_drv = &LPS22HB_P_Drv;
 80029be:	4b08      	ldr	r3, [pc, #32]	@ (80029e0 <BSP_PSENSOR_Init+0x3c>)
 80029c0:	4a06      	ldr	r2, [pc, #24]	@ (80029dc <BSP_PSENSOR_Init+0x38>)
 80029c2:	601a      	str	r2, [r3, #0]
     
    /* PSENSOR Init */   
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
 80029c4:	4b06      	ldr	r3, [pc, #24]	@ (80029e0 <BSP_PSENSOR_Init+0x3c>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	20ba      	movs	r0, #186	@ 0xba
 80029cc:	4798      	blx	r3
    ret = PSENSOR_OK;
 80029ce:	2300      	movs	r3, #0
 80029d0:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 80029d2:	687b      	ldr	r3, [r7, #4]
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3708      	adds	r7, #8
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	20000058 	.word	0x20000058
 80029e0:	200004c4 	.word	0x200004c4

080029e4 <BSP_PSENSOR_ReadPressure>:
/**
  * @brief  Read Pressure register of LPS22HB.
  * @retval LPS22HB measured pressure value.
  */
float BSP_PSENSOR_ReadPressure(void)
{ 
 80029e4:	b580      	push	{r7, lr}
 80029e6:	af00      	add	r7, sp, #0
  return Psensor_drv->ReadPressure(LPS22HB_I2C_ADDRESS);
 80029e8:	4b04      	ldr	r3, [pc, #16]	@ (80029fc <BSP_PSENSOR_ReadPressure+0x18>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	20ba      	movs	r0, #186	@ 0xba
 80029f0:	4798      	blx	r3
 80029f2:	eef0 7a40 	vmov.f32	s15, s0
}
 80029f6:	eeb0 0a67 	vmov.f32	s0, s15
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	200004c4 	.word	0x200004c4

08002a00 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 8002a0a:	4b09      	ldr	r3, [pc, #36]	@ (8002a30 <BSP_TSENSOR_Init+0x30>)
 8002a0c:	4a09      	ldr	r2, [pc, #36]	@ (8002a34 <BSP_TSENSOR_Init+0x34>)
 8002a0e:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8002a10:	f7ff fe42 	bl	8002698 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8002a14:	4b06      	ldr	r3, [pc, #24]	@ (8002a30 <BSP_TSENSOR_Init+0x30>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	2100      	movs	r1, #0
 8002a1c:	20be      	movs	r0, #190	@ 0xbe
 8002a1e:	4798      	blx	r3

  ret = TSENSOR_OK;
 8002a20:	2300      	movs	r3, #0
 8002a22:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8002a24:	79fb      	ldrb	r3, [r7, #7]
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3708      	adds	r7, #8
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	200004c8 	.word	0x200004c8
 8002a34:	20000014 	.word	0x20000014

08002a38 <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 8002a3c:	4b04      	ldr	r3, [pc, #16]	@ (8002a50 <BSP_TSENSOR_ReadTemp+0x18>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	68db      	ldr	r3, [r3, #12]
 8002a42:	20be      	movs	r0, #190	@ 0xbe
 8002a44:	4798      	blx	r3
 8002a46:	eef0 7a40 	vmov.f32	s15, s0
}
 8002a4a:	eeb0 0a67 	vmov.f32	s0, s15
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	200004c8 	.word	0x200004c8

08002a54 <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b084      	sub	sp, #16
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8002a5e:	88fb      	ldrh	r3, [r7, #6]
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	2120      	movs	r1, #32
 8002a64:	4618      	mov	r0, r3
 8002a66:	f7ff fe3b 	bl	80026e0 <SENSOR_IO_Read>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8002a6e:	7bfb      	ldrb	r3, [r7, #15]
 8002a70:	f023 0304 	bic.w	r3, r3, #4
 8002a74:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8002a76:	7bfb      	ldrb	r3, [r7, #15]
 8002a78:	f043 0304 	orr.w	r3, r3, #4
 8002a7c:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8002a7e:	7bfb      	ldrb	r3, [r7, #15]
 8002a80:	f023 0303 	bic.w	r3, r3, #3
 8002a84:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8002a86:	7bfb      	ldrb	r3, [r7, #15]
 8002a88:	f043 0301 	orr.w	r3, r3, #1
 8002a8c:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8002a8e:	7bfb      	ldrb	r3, [r7, #15]
 8002a90:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002a94:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8002a96:	88fb      	ldrh	r3, [r7, #6]
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	7bfa      	ldrb	r2, [r7, #15]
 8002a9c:	2120      	movs	r1, #32
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f7ff fe04 	bl	80026ac <SENSOR_IO_Write>
}
 8002aa4:	bf00      	nop
 8002aa6:	3710      	adds	r7, #16
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b084      	sub	sp, #16
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 8002aba:	f7ff fded 	bl	8002698 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 8002abe:	88fb      	ldrh	r3, [r7, #6]
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	210f      	movs	r1, #15
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f7ff fe0b 	bl	80026e0 <SENSOR_IO_Read>
 8002aca:	4603      	mov	r3, r0
 8002acc:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8002ace:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3710      	adds	r7, #16
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}

08002ad8 <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b088      	sub	sp, #32
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	4603      	mov	r3, r0
 8002ae0:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 8002ae2:	88fb      	ldrh	r3, [r7, #6]
 8002ae4:	b2d8      	uxtb	r0, r3
 8002ae6:	f107 020c 	add.w	r2, r7, #12
 8002aea:	2302      	movs	r3, #2
 8002aec:	21b0      	movs	r1, #176	@ 0xb0
 8002aee:	f7ff fe15 	bl	800271c <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 8002af2:	7b3b      	ldrb	r3, [r7, #12]
 8002af4:	085b      	lsrs	r3, r3, #1
 8002af6:	b2db      	uxtb	r3, r3
 8002af8:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 8002afa:	7b7b      	ldrb	r3, [r7, #13]
 8002afc:	085b      	lsrs	r3, r3, #1
 8002afe:	b2db      	uxtb	r3, r3
 8002b00:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 8002b02:	88fb      	ldrh	r3, [r7, #6]
 8002b04:	b2d8      	uxtb	r0, r3
 8002b06:	f107 020c 	add.w	r2, r7, #12
 8002b0a:	2302      	movs	r3, #2
 8002b0c:	21b6      	movs	r1, #182	@ 0xb6
 8002b0e:	f7ff fe05 	bl	800271c <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8002b12:	7b7b      	ldrb	r3, [r7, #13]
 8002b14:	b21b      	sxth	r3, r3
 8002b16:	021b      	lsls	r3, r3, #8
 8002b18:	b21a      	sxth	r2, r3
 8002b1a:	7b3b      	ldrb	r3, [r7, #12]
 8002b1c:	b21b      	sxth	r3, r3
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 8002b22:	88fb      	ldrh	r3, [r7, #6]
 8002b24:	b2d8      	uxtb	r0, r3
 8002b26:	f107 020c 	add.w	r2, r7, #12
 8002b2a:	2302      	movs	r3, #2
 8002b2c:	21ba      	movs	r1, #186	@ 0xba
 8002b2e:	f7ff fdf5 	bl	800271c <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8002b32:	7b7b      	ldrb	r3, [r7, #13]
 8002b34:	b21b      	sxth	r3, r3
 8002b36:	021b      	lsls	r3, r3, #8
 8002b38:	b21a      	sxth	r2, r3
 8002b3a:	7b3b      	ldrb	r3, [r7, #12]
 8002b3c:	b21b      	sxth	r3, r3
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 8002b42:	88fb      	ldrh	r3, [r7, #6]
 8002b44:	b2d8      	uxtb	r0, r3
 8002b46:	f107 020c 	add.w	r2, r7, #12
 8002b4a:	2302      	movs	r3, #2
 8002b4c:	21a8      	movs	r1, #168	@ 0xa8
 8002b4e:	f7ff fde5 	bl	800271c <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8002b52:	7b7b      	ldrb	r3, [r7, #13]
 8002b54:	b21b      	sxth	r3, r3
 8002b56:	021b      	lsls	r3, r3, #8
 8002b58:	b21a      	sxth	r2, r3
 8002b5a:	7b3b      	ldrb	r3, [r7, #12]
 8002b5c:	b21b      	sxth	r3, r3
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 8002b62:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002b66:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002b6a:	1ad3      	subs	r3, r2, r3
 8002b6c:	ee07 3a90 	vmov	s15, r3
 8002b70:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b74:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8002b78:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002b7c:	1ad3      	subs	r3, r2, r3
 8002b7e:	ee07 3a90 	vmov	s15, r3
 8002b82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b86:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002b8a:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8002b8e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002b92:	1ad3      	subs	r3, r2, r3
 8002b94:	ee07 3a90 	vmov	s15, r3
 8002b98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b9c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ba0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002ba4:	ee07 3a90 	vmov	s15, r3
 8002ba8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002bac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bb0:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 8002bb4:	edd7 7a04 	vldr	s15, [r7, #16]
 8002bb8:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002bbc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bc0:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 8002bc4:	edd7 7a04 	vldr	s15, [r7, #16]
 8002bc8:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8002c0c <HTS221_H_ReadHumidity+0x134>
 8002bcc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bd4:	dd01      	ble.n	8002bda <HTS221_H_ReadHumidity+0x102>
 8002bd6:	4b0e      	ldr	r3, [pc, #56]	@ (8002c10 <HTS221_H_ReadHumidity+0x138>)
 8002bd8:	e00a      	b.n	8002bf0 <HTS221_H_ReadHumidity+0x118>
        : tmp_f;
 8002bda:	edd7 7a04 	vldr	s15, [r7, #16]
 8002bde:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002be2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002be6:	d502      	bpl.n	8002bee <HTS221_H_ReadHumidity+0x116>
 8002be8:	f04f 0300 	mov.w	r3, #0
 8002bec:	e000      	b.n	8002bf0 <HTS221_H_ReadHumidity+0x118>
 8002bee:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 8002bf0:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 8002bf2:	edd7 7a04 	vldr	s15, [r7, #16]
 8002bf6:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002bfa:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002bfe:	eef0 7a66 	vmov.f32	s15, s13
}
 8002c02:	eeb0 0a67 	vmov.f32	s0, s15
 8002c06:	3720      	adds	r7, #32
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	447a0000 	.word	0x447a0000
 8002c10:	447a0000 	.word	0x447a0000

08002c14 <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b084      	sub	sp, #16
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	6039      	str	r1, [r7, #0]
 8002c1e:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8002c20:	88fb      	ldrh	r3, [r7, #6]
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	2120      	movs	r1, #32
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7ff fd5a 	bl	80026e0 <SENSOR_IO_Read>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8002c30:	7bfb      	ldrb	r3, [r7, #15]
 8002c32:	f023 0304 	bic.w	r3, r3, #4
 8002c36:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8002c38:	7bfb      	ldrb	r3, [r7, #15]
 8002c3a:	f043 0304 	orr.w	r3, r3, #4
 8002c3e:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8002c40:	7bfb      	ldrb	r3, [r7, #15]
 8002c42:	f023 0303 	bic.w	r3, r3, #3
 8002c46:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8002c48:	7bfb      	ldrb	r3, [r7, #15]
 8002c4a:	f043 0301 	orr.w	r3, r3, #1
 8002c4e:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8002c50:	7bfb      	ldrb	r3, [r7, #15]
 8002c52:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002c56:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8002c58:	88fb      	ldrh	r3, [r7, #6]
 8002c5a:	b2db      	uxtb	r3, r3
 8002c5c:	7bfa      	ldrb	r2, [r7, #15]
 8002c5e:	2120      	movs	r1, #32
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7ff fd23 	bl	80026ac <SENSOR_IO_Write>
}
 8002c66:	bf00      	nop
 8002c68:	3710      	adds	r7, #16
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}

08002c6e <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 8002c6e:	b580      	push	{r7, lr}
 8002c70:	b088      	sub	sp, #32
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	4603      	mov	r3, r0
 8002c76:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 8002c78:	88fb      	ldrh	r3, [r7, #6]
 8002c7a:	b2d8      	uxtb	r0, r3
 8002c7c:	f107 0208 	add.w	r2, r7, #8
 8002c80:	2302      	movs	r3, #2
 8002c82:	21b2      	movs	r1, #178	@ 0xb2
 8002c84:	f7ff fd4a 	bl	800271c <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 8002c88:	88fb      	ldrh	r3, [r7, #6]
 8002c8a:	b2db      	uxtb	r3, r3
 8002c8c:	2135      	movs	r1, #53	@ 0x35
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f7ff fd26 	bl	80026e0 <SENSOR_IO_Read>
 8002c94:	4603      	mov	r3, r0
 8002c96:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8002c98:	7ffb      	ldrb	r3, [r7, #31]
 8002c9a:	b21b      	sxth	r3, r3
 8002c9c:	021b      	lsls	r3, r3, #8
 8002c9e:	b21b      	sxth	r3, r3
 8002ca0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ca4:	b21a      	sxth	r2, r3
 8002ca6:	7a3b      	ldrb	r3, [r7, #8]
 8002ca8:	b21b      	sxth	r3, r3
 8002caa:	4313      	orrs	r3, r2
 8002cac:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8002cae:	7ffb      	ldrb	r3, [r7, #31]
 8002cb0:	b21b      	sxth	r3, r3
 8002cb2:	019b      	lsls	r3, r3, #6
 8002cb4:	b21b      	sxth	r3, r3
 8002cb6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002cba:	b21a      	sxth	r2, r3
 8002cbc:	7a7b      	ldrb	r3, [r7, #9]
 8002cbe:	b21b      	sxth	r3, r3
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 8002cc4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002cc8:	10db      	asrs	r3, r3, #3
 8002cca:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 8002ccc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002cd0:	10db      	asrs	r3, r3, #3
 8002cd2:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 8002cd4:	88fb      	ldrh	r3, [r7, #6]
 8002cd6:	b2d8      	uxtb	r0, r3
 8002cd8:	f107 0208 	add.w	r2, r7, #8
 8002cdc:	2304      	movs	r3, #4
 8002cde:	21bc      	movs	r1, #188	@ 0xbc
 8002ce0:	f7ff fd1c 	bl	800271c <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8002ce4:	7a7b      	ldrb	r3, [r7, #9]
 8002ce6:	b21b      	sxth	r3, r3
 8002ce8:	021b      	lsls	r3, r3, #8
 8002cea:	b21a      	sxth	r2, r3
 8002cec:	7a3b      	ldrb	r3, [r7, #8]
 8002cee:	b21b      	sxth	r3, r3
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8002cf4:	7afb      	ldrb	r3, [r7, #11]
 8002cf6:	b21b      	sxth	r3, r3
 8002cf8:	021b      	lsls	r3, r3, #8
 8002cfa:	b21a      	sxth	r2, r3
 8002cfc:	7abb      	ldrb	r3, [r7, #10]
 8002cfe:	b21b      	sxth	r3, r3
 8002d00:	4313      	orrs	r3, r2
 8002d02:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 8002d04:	88fb      	ldrh	r3, [r7, #6]
 8002d06:	b2d8      	uxtb	r0, r3
 8002d08:	f107 0208 	add.w	r2, r7, #8
 8002d0c:	2302      	movs	r3, #2
 8002d0e:	21aa      	movs	r1, #170	@ 0xaa
 8002d10:	f7ff fd04 	bl	800271c <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8002d14:	7a7b      	ldrb	r3, [r7, #9]
 8002d16:	b21b      	sxth	r3, r3
 8002d18:	021b      	lsls	r3, r3, #8
 8002d1a:	b21a      	sxth	r2, r3
 8002d1c:	7a3b      	ldrb	r3, [r7, #8]
 8002d1e:	b21b      	sxth	r3, r3
 8002d20:	4313      	orrs	r3, r2
 8002d22:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 8002d24:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002d28:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	ee07 3a90 	vmov	s15, r3
 8002d32:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d36:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002d3a:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8002d3e:	1ad3      	subs	r3, r2, r3
 8002d40:	ee07 3a90 	vmov	s15, r3
 8002d44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d48:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002d4c:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8002d50:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002d54:	1ad3      	subs	r3, r2, r3
 8002d56:	ee07 3a90 	vmov	s15, r3
 8002d5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002d62:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8002d66:	ee07 3a90 	vmov	s15, r3
 8002d6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d72:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	ee07 3a90 	vmov	s15, r3
}
 8002d7c:	eeb0 0a67 	vmov.f32	s0, s15
 8002d80:	3720      	adds	r7, #32
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}

08002d86 <LIS3MDL_MagInit>:
  * @brief  Set LIS3MDL Magnetometer Initialization.
  * @param  LIS3MDL_InitStruct: pointer to a LIS3MDL_MagInitTypeDef structure 
  *         that contains the configuration setting for the LIS3MDL.
  */
void LIS3MDL_MagInit(MAGNETO_InitTypeDef LIS3MDL_InitStruct)
{  
 8002d86:	b580      	push	{r7, lr}
 8002d88:	b082      	sub	sp, #8
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	463b      	mov	r3, r7
 8002d8e:	e883 0003 	stmia.w	r3, {r0, r1}
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG1, LIS3MDL_InitStruct.Register1);
 8002d92:	783b      	ldrb	r3, [r7, #0]
 8002d94:	461a      	mov	r2, r3
 8002d96:	2120      	movs	r1, #32
 8002d98:	203c      	movs	r0, #60	@ 0x3c
 8002d9a:	f7ff fc87 	bl	80026ac <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2, LIS3MDL_InitStruct.Register2);
 8002d9e:	787b      	ldrb	r3, [r7, #1]
 8002da0:	461a      	mov	r2, r3
 8002da2:	2121      	movs	r1, #33	@ 0x21
 8002da4:	203c      	movs	r0, #60	@ 0x3c
 8002da6:	f7ff fc81 	bl	80026ac <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, LIS3MDL_InitStruct.Register3);
 8002daa:	78bb      	ldrb	r3, [r7, #2]
 8002dac:	461a      	mov	r2, r3
 8002dae:	2122      	movs	r1, #34	@ 0x22
 8002db0:	203c      	movs	r0, #60	@ 0x3c
 8002db2:	f7ff fc7b 	bl	80026ac <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG4, LIS3MDL_InitStruct.Register4);
 8002db6:	78fb      	ldrb	r3, [r7, #3]
 8002db8:	461a      	mov	r2, r3
 8002dba:	2123      	movs	r1, #35	@ 0x23
 8002dbc:	203c      	movs	r0, #60	@ 0x3c
 8002dbe:	f7ff fc75 	bl	80026ac <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG5, LIS3MDL_InitStruct.Register5);
 8002dc2:	793b      	ldrb	r3, [r7, #4]
 8002dc4:	461a      	mov	r2, r3
 8002dc6:	2124      	movs	r1, #36	@ 0x24
 8002dc8:	203c      	movs	r0, #60	@ 0x3c
 8002dca:	f7ff fc6f 	bl	80026ac <SENSOR_IO_Write>
}
 8002dce:	bf00      	nop
 8002dd0:	3708      	adds	r7, #8
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}

08002dd6 <LIS3MDL_MagDeInit>:

/**
  * @brief  LIS3MDL Magnetometer De-initialization.
  */
void LIS3MDL_MagDeInit(void)
{
 8002dd6:	b580      	push	{r7, lr}
 8002dd8:	b082      	sub	sp, #8
 8002dda:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 8002de0:	2122      	movs	r1, #34	@ 0x22
 8002de2:	203c      	movs	r0, #60	@ 0x3c
 8002de4:	f7ff fc7c 	bl	80026e0 <SENSOR_IO_Read>
 8002de8:	4603      	mov	r3, r0
 8002dea:	71fb      	strb	r3, [r7, #7]

  /* Clear Selection Mode bits */
  ctrl &= ~(LIS3MDL_MAG_SELECTION_MODE);
 8002dec:	79fb      	ldrb	r3, [r7, #7]
 8002dee:	f023 0303 	bic.w	r3, r3, #3
 8002df2:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LIS3MDL_MAG_POWERDOWN2_MODE;
 8002df4:	79fb      	ldrb	r3, [r7, #7]
 8002df6:	f043 0303 	orr.w	r3, r3, #3
 8002dfa:	71fb      	strb	r3, [r7, #7]
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 8002dfc:	79fb      	ldrb	r3, [r7, #7]
 8002dfe:	461a      	mov	r2, r3
 8002e00:	2122      	movs	r1, #34	@ 0x22
 8002e02:	203c      	movs	r0, #60	@ 0x3c
 8002e04:	f7ff fc52 	bl	80026ac <SENSOR_IO_Write>
}
 8002e08:	bf00      	nop
 8002e0a:	3708      	adds	r7, #8
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}

08002e10 <LIS3MDL_MagReadID>:
/**
  * @brief  Read LIS3MDL ID.
  * @retval ID 
  */
uint8_t LIS3MDL_MagReadID(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 8002e14:	f7ff fc40 	bl	8002698 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_WHO_AM_I_REG));
 8002e18:	210f      	movs	r1, #15
 8002e1a:	203c      	movs	r0, #60	@ 0x3c
 8002e1c:	f7ff fc60 	bl	80026e0 <SENSOR_IO_Read>
 8002e20:	4603      	mov	r3, r0
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	bd80      	pop	{r7, pc}

08002e26 <LIS3MDL_MagLowPower>:
/**
  * @brief  Set/Unset Magnetometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LIS3MDL_MagLowPower(uint16_t status)
{  
 8002e26:	b580      	push	{r7, lr}
 8002e28:	b084      	sub	sp, #16
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0;
 8002e30:	2300      	movs	r3, #0
 8002e32:	73fb      	strb	r3, [r7, #15]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 8002e34:	2122      	movs	r1, #34	@ 0x22
 8002e36:	203c      	movs	r0, #60	@ 0x3c
 8002e38:	f7ff fc52 	bl	80026e0 <SENSOR_IO_Read>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x20);
 8002e40:	7bfb      	ldrb	r3, [r7, #15]
 8002e42:	f023 0320 	bic.w	r3, r3, #32
 8002e46:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8002e48:	88fb      	ldrh	r3, [r7, #6]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d003      	beq.n	8002e56 <LIS3MDL_MagLowPower+0x30>
  {
    ctrl |= LIS3MDL_MAG_CONFIG_LOWPOWER_MODE;
 8002e4e:	7bfb      	ldrb	r3, [r7, #15]
 8002e50:	f043 0320 	orr.w	r3, r3, #32
 8002e54:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LIS3MDL_MAG_CONFIG_NORMAL_MODE;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 8002e56:	7bfb      	ldrb	r3, [r7, #15]
 8002e58:	461a      	mov	r2, r3
 8002e5a:	2122      	movs	r1, #34	@ 0x22
 8002e5c:	203c      	movs	r0, #60	@ 0x3c
 8002e5e:	f7ff fc25 	bl	80026ac <SENSOR_IO_Write>
}
 8002e62:	bf00      	nop
 8002e64:	3710      	adds	r7, #16
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
	...

08002e6c <LIS3MDL_MagReadXYZ>:
/**
  * @brief  Read X, Y & Z Magnetometer values 
  * @param  pData: Data out pointer
  */
void LIS3MDL_MagReadXYZ(int16_t* pData)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b088      	sub	sp, #32
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlm= 0;
 8002e74:	2300      	movs	r3, #0
 8002e76:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8002e7c:	f04f 0300 	mov.w	r3, #0
 8002e80:	61bb      	str	r3, [r7, #24]
  
  /* Read the magnetometer control register content */
  ctrlm = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2);
 8002e82:	2121      	movs	r1, #33	@ 0x21
 8002e84:	203c      	movs	r0, #60	@ 0x3c
 8002e86:	f7ff fc2b 	bl	80026e0 <SENSOR_IO_Read>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LIS3MDL_MAG_I2C_ADDRESS_HIGH, (LIS3MDL_MAG_OUTX_L | 0x80), buffer, 6);
 8002e8e:	f107 0208 	add.w	r2, r7, #8
 8002e92:	2306      	movs	r3, #6
 8002e94:	21a8      	movs	r1, #168	@ 0xa8
 8002e96:	203c      	movs	r0, #60	@ 0x3c
 8002e98:	f7ff fc40 	bl	800271c <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	77fb      	strb	r3, [r7, #31]
 8002ea0:	e01a      	b.n	8002ed8 <LIS3MDL_MagReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8002ea2:	7ffb      	ldrb	r3, [r7, #31]
 8002ea4:	005b      	lsls	r3, r3, #1
 8002ea6:	3301      	adds	r3, #1
 8002ea8:	3320      	adds	r3, #32
 8002eaa:	443b      	add	r3, r7
 8002eac:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8002eb0:	021b      	lsls	r3, r3, #8
 8002eb2:	b29b      	uxth	r3, r3
 8002eb4:	7ffa      	ldrb	r2, [r7, #31]
 8002eb6:	0052      	lsls	r2, r2, #1
 8002eb8:	3220      	adds	r2, #32
 8002eba:	443a      	add	r2, r7
 8002ebc:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8002ec0:	4413      	add	r3, r2
 8002ec2:	b29a      	uxth	r2, r3
 8002ec4:	7ffb      	ldrb	r3, [r7, #31]
 8002ec6:	b212      	sxth	r2, r2
 8002ec8:	005b      	lsls	r3, r3, #1
 8002eca:	3320      	adds	r3, #32
 8002ecc:	443b      	add	r3, r7
 8002ece:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8002ed2:	7ffb      	ldrb	r3, [r7, #31]
 8002ed4:	3301      	adds	r3, #1
 8002ed6:	77fb      	strb	r3, [r7, #31]
 8002ed8:	7ffb      	ldrb	r3, [r7, #31]
 8002eda:	2b02      	cmp	r3, #2
 8002edc:	d9e1      	bls.n	8002ea2 <LIS3MDL_MagReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL_REG2 */
  switch(ctrlm & 0x60)
 8002ede:	7dfb      	ldrb	r3, [r7, #23]
 8002ee0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8002ee4:	2b60      	cmp	r3, #96	@ 0x60
 8002ee6:	d013      	beq.n	8002f10 <LIS3MDL_MagReadXYZ+0xa4>
 8002ee8:	2b60      	cmp	r3, #96	@ 0x60
 8002eea:	dc14      	bgt.n	8002f16 <LIS3MDL_MagReadXYZ+0xaa>
 8002eec:	2b40      	cmp	r3, #64	@ 0x40
 8002eee:	d00c      	beq.n	8002f0a <LIS3MDL_MagReadXYZ+0x9e>
 8002ef0:	2b40      	cmp	r3, #64	@ 0x40
 8002ef2:	dc10      	bgt.n	8002f16 <LIS3MDL_MagReadXYZ+0xaa>
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d002      	beq.n	8002efe <LIS3MDL_MagReadXYZ+0x92>
 8002ef8:	2b20      	cmp	r3, #32
 8002efa:	d003      	beq.n	8002f04 <LIS3MDL_MagReadXYZ+0x98>
 8002efc:	e00b      	b.n	8002f16 <LIS3MDL_MagReadXYZ+0xaa>
  {
  case LIS3MDL_MAG_FS_4_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_4GA;
 8002efe:	4b19      	ldr	r3, [pc, #100]	@ (8002f64 <LIS3MDL_MagReadXYZ+0xf8>)
 8002f00:	61bb      	str	r3, [r7, #24]
    break;
 8002f02:	e008      	b.n	8002f16 <LIS3MDL_MagReadXYZ+0xaa>
  case LIS3MDL_MAG_FS_8_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_8GA;
 8002f04:	4b18      	ldr	r3, [pc, #96]	@ (8002f68 <LIS3MDL_MagReadXYZ+0xfc>)
 8002f06:	61bb      	str	r3, [r7, #24]
    break;
 8002f08:	e005      	b.n	8002f16 <LIS3MDL_MagReadXYZ+0xaa>
  case LIS3MDL_MAG_FS_12_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_12GA;
 8002f0a:	4b18      	ldr	r3, [pc, #96]	@ (8002f6c <LIS3MDL_MagReadXYZ+0x100>)
 8002f0c:	61bb      	str	r3, [r7, #24]
    break;
 8002f0e:	e002      	b.n	8002f16 <LIS3MDL_MagReadXYZ+0xaa>
  case LIS3MDL_MAG_FS_16_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_16GA;
 8002f10:	4b17      	ldr	r3, [pc, #92]	@ (8002f70 <LIS3MDL_MagReadXYZ+0x104>)
 8002f12:	61bb      	str	r3, [r7, #24]
    break;    
 8002f14:	bf00      	nop
  }
  
  /* Obtain the mGauss value for the three axis */
  for(i=0; i<3; i++)
 8002f16:	2300      	movs	r3, #0
 8002f18:	77fb      	strb	r3, [r7, #31]
 8002f1a:	e01a      	b.n	8002f52 <LIS3MDL_MagReadXYZ+0xe6>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8002f1c:	7ffb      	ldrb	r3, [r7, #31]
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	3320      	adds	r3, #32
 8002f22:	443b      	add	r3, r7
 8002f24:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8002f28:	ee07 3a90 	vmov	s15, r3
 8002f2c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f30:	edd7 7a06 	vldr	s15, [r7, #24]
 8002f34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f38:	7ffb      	ldrb	r3, [r7, #31]
 8002f3a:	005b      	lsls	r3, r3, #1
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	4413      	add	r3, r2
 8002f40:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f44:	ee17 2a90 	vmov	r2, s15
 8002f48:	b212      	sxth	r2, r2
 8002f4a:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8002f4c:	7ffb      	ldrb	r3, [r7, #31]
 8002f4e:	3301      	adds	r3, #1
 8002f50:	77fb      	strb	r3, [r7, #31]
 8002f52:	7ffb      	ldrb	r3, [r7, #31]
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d9e1      	bls.n	8002f1c <LIS3MDL_MagReadXYZ+0xb0>
  }
}
 8002f58:	bf00      	nop
 8002f5a:	bf00      	nop
 8002f5c:	3720      	adds	r7, #32
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	3e0f5c29 	.word	0x3e0f5c29
 8002f68:	3e947ae1 	.word	0x3e947ae1
 8002f6c:	3edc28f6 	.word	0x3edc28f6
 8002f70:	3f147ae1 	.word	0x3f147ae1

08002f74 <LPS22HB_P_Init>:
  */
/**
  * @brief  Set LPS22HB pressure sensor Initialization.
  */
void LPS22HB_P_Init(uint16_t DeviceAddr)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	80fb      	strh	r3, [r7, #6]
  LPS22HB_Init(DeviceAddr);
 8002f7e:	88fb      	ldrh	r3, [r7, #6]
 8002f80:	4618      	mov	r0, r3
 8002f82:	f000 f879 	bl	8003078 <LPS22HB_Init>
}
 8002f86:	bf00      	nop
 8002f88:	3708      	adds	r7, #8
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}

08002f8e <LPS22HB_P_ReadID>:
/**
  * @brief  Read LPS22HB ID.
  * @retval ID 
  */
uint8_t LPS22HB_P_ReadID(uint16_t DeviceAddr)
{  
 8002f8e:	b580      	push	{r7, lr}
 8002f90:	b084      	sub	sp, #16
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	4603      	mov	r3, r0
 8002f96:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	73fb      	strb	r3, [r7, #15]

  /* IO interface initialization */
  SENSOR_IO_Init();  
 8002f9c:	f7ff fb7c 	bl	8002698 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, LPS22HB_WHO_AM_I_REG);
 8002fa0:	88fb      	ldrh	r3, [r7, #6]
 8002fa2:	b2db      	uxtb	r3, r3
 8002fa4:	210f      	movs	r1, #15
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f7ff fb9a 	bl	80026e0 <SENSOR_IO_Read>
 8002fac:	4603      	mov	r3, r0
 8002fae:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8002fb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	3710      	adds	r7, #16
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}
	...

08002fbc <LPS22HB_P_ReadPressure>:
/**
  * @brief  Read pressure value of LPS22HB
  * @retval pressure value
  */
float LPS22HB_P_ReadPressure(uint16_t DeviceAddr)
{
 8002fbc:	b590      	push	{r4, r7, lr}
 8002fbe:	b087      	sub	sp, #28
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	80fb      	strh	r3, [r7, #6]
  int32_t raw_press;
  uint8_t buffer[3];
  uint32_t tmp = 0;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	617b      	str	r3, [r7, #20]
  uint8_t i;

  for(i = 0; i < 3; i++)
 8002fca:	2300      	movs	r3, #0
 8002fcc:	74fb      	strb	r3, [r7, #19]
 8002fce:	e013      	b.n	8002ff8 <LPS22HB_P_ReadPressure+0x3c>
  {
    buffer[i] = SENSOR_IO_Read(DeviceAddr, (LPS22HB_PRESS_OUT_XL_REG + i));
 8002fd0:	88fb      	ldrh	r3, [r7, #6]
 8002fd2:	b2da      	uxtb	r2, r3
 8002fd4:	7cfb      	ldrb	r3, [r7, #19]
 8002fd6:	3328      	adds	r3, #40	@ 0x28
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	7cfc      	ldrb	r4, [r7, #19]
 8002fdc:	4619      	mov	r1, r3
 8002fde:	4610      	mov	r0, r2
 8002fe0:	f7ff fb7e 	bl	80026e0 <SENSOR_IO_Read>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	f104 0318 	add.w	r3, r4, #24
 8002fec:	443b      	add	r3, r7
 8002fee:	f803 2c10 	strb.w	r2, [r3, #-16]
  for(i = 0; i < 3; i++)
 8002ff2:	7cfb      	ldrb	r3, [r7, #19]
 8002ff4:	3301      	adds	r3, #1
 8002ff6:	74fb      	strb	r3, [r7, #19]
 8002ff8:	7cfb      	ldrb	r3, [r7, #19]
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d9e8      	bls.n	8002fd0 <LPS22HB_P_ReadPressure+0x14>
  }

  /* Build the raw data */
  for(i = 0; i < 3; i++)
 8002ffe:	2300      	movs	r3, #0
 8003000:	74fb      	strb	r3, [r7, #19]
 8003002:	e00f      	b.n	8003024 <LPS22HB_P_ReadPressure+0x68>
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 8003004:	7cfb      	ldrb	r3, [r7, #19]
 8003006:	3318      	adds	r3, #24
 8003008:	443b      	add	r3, r7
 800300a:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800300e:	461a      	mov	r2, r3
 8003010:	7cfb      	ldrb	r3, [r7, #19]
 8003012:	00db      	lsls	r3, r3, #3
 8003014:	fa02 f303 	lsl.w	r3, r2, r3
 8003018:	697a      	ldr	r2, [r7, #20]
 800301a:	4313      	orrs	r3, r2
 800301c:	617b      	str	r3, [r7, #20]
  for(i = 0; i < 3; i++)
 800301e:	7cfb      	ldrb	r3, [r7, #19]
 8003020:	3301      	adds	r3, #1
 8003022:	74fb      	strb	r3, [r7, #19]
 8003024:	7cfb      	ldrb	r3, [r7, #19]
 8003026:	2b02      	cmp	r3, #2
 8003028:	d9ec      	bls.n	8003004 <LPS22HB_P_ReadPressure+0x48>

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003030:	2b00      	cmp	r3, #0
 8003032:	d003      	beq.n	800303c <LPS22HB_P_ReadPressure+0x80>
    tmp |= 0xFF000000;
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800303a:	617b      	str	r3, [r7, #20]

  raw_press = ((int32_t)tmp);
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	60fb      	str	r3, [r7, #12]

  raw_press = (raw_press * 100) / 4096;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2264      	movs	r2, #100	@ 0x64
 8003044:	fb02 f303 	mul.w	r3, r2, r3
 8003048:	2b00      	cmp	r3, #0
 800304a:	da01      	bge.n	8003050 <LPS22HB_P_ReadPressure+0x94>
 800304c:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8003050:	131b      	asrs	r3, r3, #12
 8003052:	60fb      	str	r3, [r7, #12]

  return (float)((float)raw_press / 100.0f);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	ee07 3a90 	vmov	s15, r3
 800305a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800305e:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8003074 <LPS22HB_P_ReadPressure+0xb8>
 8003062:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003066:	eef0 7a66 	vmov.f32	s15, s13
}
 800306a:	eeb0 0a67 	vmov.f32	s0, s15
 800306e:	371c      	adds	r7, #28
 8003070:	46bd      	mov	sp, r7
 8003072:	bd90      	pop	{r4, r7, pc}
 8003074:	42c80000 	.word	0x42c80000

08003078 <LPS22HB_Init>:
  * @brief  Set LPS22HB Initialization.
  * @param  DeviceAddr: I2C device address
  * @retval None
  */
static void LPS22HB_Init(uint16_t DeviceAddr)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b084      	sub	sp, #16
 800307c:	af00      	add	r7, sp, #0
 800307e:	4603      	mov	r3, r0
 8003080:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;

  /* Set Power mode */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_RES_CONF_REG);
 8003082:	88fb      	ldrh	r3, [r7, #6]
 8003084:	b2db      	uxtb	r3, r3
 8003086:	211a      	movs	r1, #26
 8003088:	4618      	mov	r0, r3
 800308a:	f7ff fb29 	bl	80026e0 <SENSOR_IO_Read>
 800308e:	4603      	mov	r3, r0
 8003090:	73fb      	strb	r3, [r7, #15]

  tmp &= ~LPS22HB_LCEN_MASK;
 8003092:	7bfb      	ldrb	r3, [r7, #15]
 8003094:	f023 0301 	bic.w	r3, r3, #1
 8003098:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set low current mode */
 800309a:	7bfb      	ldrb	r3, [r7, #15]
 800309c:	f043 0301 	orr.w	r3, r3, #1
 80030a0:	73fb      	strb	r3, [r7, #15]

  SENSOR_IO_Write(DeviceAddr, LPS22HB_RES_CONF_REG, tmp);
 80030a2:	88fb      	ldrh	r3, [r7, #6]
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	7bfa      	ldrb	r2, [r7, #15]
 80030a8:	211a      	movs	r1, #26
 80030aa:	4618      	mov	r0, r3
 80030ac:	f7ff fafe 	bl	80026ac <SENSOR_IO_Write>

  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_CTRL_REG1);
 80030b0:	88fb      	ldrh	r3, [r7, #6]
 80030b2:	b2db      	uxtb	r3, r3
 80030b4:	2110      	movs	r1, #16
 80030b6:	4618      	mov	r0, r3
 80030b8:	f7ff fb12 	bl	80026e0 <SENSOR_IO_Read>
 80030bc:	4603      	mov	r3, r0
 80030be:	73fb      	strb	r3, [r7, #15]

  /* Set default ODR */
  tmp &= ~LPS22HB_ODR_MASK;
 80030c0:	7bfb      	ldrb	r3, [r7, #15]
 80030c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030c6:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x30; /* Set ODR to 25Hz */
 80030c8:	7bfb      	ldrb	r3, [r7, #15]
 80030ca:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80030ce:	73fb      	strb	r3, [r7, #15]

  /* Enable BDU */
  tmp &= ~LPS22HB_BDU_MASK;
 80030d0:	7bfb      	ldrb	r3, [r7, #15]
 80030d2:	f023 0302 	bic.w	r3, r3, #2
 80030d6:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)0x02);
 80030d8:	7bfb      	ldrb	r3, [r7, #15]
 80030da:	f043 0302 	orr.w	r3, r3, #2
 80030de:	73fb      	strb	r3, [r7, #15]

  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, LPS22HB_CTRL_REG1, tmp);
 80030e0:	88fb      	ldrh	r3, [r7, #6]
 80030e2:	b2db      	uxtb	r3, r3
 80030e4:	7bfa      	ldrb	r2, [r7, #15]
 80030e6:	2110      	movs	r1, #16
 80030e8:	4618      	mov	r0, r3
 80030ea:	f7ff fadf 	bl	80026ac <SENSOR_IO_Write>
}  
 80030ee:	bf00      	nop
 80030f0:	3710      	adds	r7, #16
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}

080030f6 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 80030f6:	b580      	push	{r7, lr}
 80030f8:	b084      	sub	sp, #16
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	4603      	mov	r3, r0
 80030fe:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8003100:	2300      	movs	r3, #0
 8003102:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8003104:	2110      	movs	r1, #16
 8003106:	20d4      	movs	r0, #212	@ 0xd4
 8003108:	f7ff faea 	bl	80026e0 <SENSOR_IO_Read>
 800310c:	4603      	mov	r3, r0
 800310e:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8003110:	88fb      	ldrh	r3, [r7, #6]
 8003112:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8003114:	7bbb      	ldrb	r3, [r7, #14]
 8003116:	f003 0303 	and.w	r3, r3, #3
 800311a:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 800311c:	7bba      	ldrb	r2, [r7, #14]
 800311e:	7bfb      	ldrb	r3, [r7, #15]
 8003120:	4313      	orrs	r3, r2
 8003122:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8003124:	7bbb      	ldrb	r3, [r7, #14]
 8003126:	461a      	mov	r2, r3
 8003128:	2110      	movs	r1, #16
 800312a:	20d4      	movs	r0, #212	@ 0xd4
 800312c:	f7ff fabe 	bl	80026ac <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8003130:	2112      	movs	r1, #18
 8003132:	20d4      	movs	r0, #212	@ 0xd4
 8003134:	f7ff fad4 	bl	80026e0 <SENSOR_IO_Read>
 8003138:	4603      	mov	r3, r0
 800313a:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 800313c:	88fb      	ldrh	r3, [r7, #6]
 800313e:	0a1b      	lsrs	r3, r3, #8
 8003140:	b29b      	uxth	r3, r3
 8003142:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8003144:	7bbb      	ldrb	r3, [r7, #14]
 8003146:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 800314a:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 800314c:	7bba      	ldrb	r2, [r7, #14]
 800314e:	7bfb      	ldrb	r3, [r7, #15]
 8003150:	4313      	orrs	r3, r2
 8003152:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8003154:	7bbb      	ldrb	r3, [r7, #14]
 8003156:	461a      	mov	r2, r3
 8003158:	2112      	movs	r1, #18
 800315a:	20d4      	movs	r0, #212	@ 0xd4
 800315c:	f7ff faa6 	bl	80026ac <SENSOR_IO_Write>
}
 8003160:	bf00      	nop
 8003162:	3710      	adds	r7, #16
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}

08003168 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 800316e:	2300      	movs	r3, #0
 8003170:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8003172:	2110      	movs	r1, #16
 8003174:	20d4      	movs	r0, #212	@ 0xd4
 8003176:	f7ff fab3 	bl	80026e0 <SENSOR_IO_Read>
 800317a:	4603      	mov	r3, r0
 800317c:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 800317e:	79fb      	ldrb	r3, [r7, #7]
 8003180:	f003 030f 	and.w	r3, r3, #15
 8003184:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8003186:	79fb      	ldrb	r3, [r7, #7]
 8003188:	461a      	mov	r2, r3
 800318a:	2110      	movs	r1, #16
 800318c:	20d4      	movs	r0, #212	@ 0xd4
 800318e:	f7ff fa8d 	bl	80026ac <SENSOR_IO_Write>
}
 8003192:	bf00      	nop
 8003194:	3708      	adds	r7, #8
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}

0800319a <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 800319a:	b580      	push	{r7, lr}
 800319c:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 800319e:	f7ff fa7b 	bl	8002698 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 80031a2:	210f      	movs	r1, #15
 80031a4:	20d4      	movs	r0, #212	@ 0xd4
 80031a6:	f7ff fa9b 	bl	80026e0 <SENSOR_IO_Read>
 80031aa:	4603      	mov	r3, r0
}
 80031ac:	4618      	mov	r0, r3
 80031ae:	bd80      	pop	{r7, pc}

080031b0 <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b084      	sub	sp, #16
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	4603      	mov	r3, r0
 80031b8:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80031ba:	2300      	movs	r3, #0
 80031bc:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 80031be:	2115      	movs	r1, #21
 80031c0:	20d4      	movs	r0, #212	@ 0xd4
 80031c2:	f7ff fa8d 	bl	80026e0 <SENSOR_IO_Read>
 80031c6:	4603      	mov	r3, r0
 80031c8:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 80031ca:	7bfb      	ldrb	r3, [r7, #15]
 80031cc:	f023 0310 	bic.w	r3, r3, #16
 80031d0:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 80031d2:	88fb      	ldrh	r3, [r7, #6]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d003      	beq.n	80031e0 <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 80031d8:	7bfb      	ldrb	r3, [r7, #15]
 80031da:	f043 0310 	orr.w	r3, r3, #16
 80031de:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 80031e0:	7bfb      	ldrb	r3, [r7, #15]
 80031e2:	461a      	mov	r2, r3
 80031e4:	2115      	movs	r1, #21
 80031e6:	20d4      	movs	r0, #212	@ 0xd4
 80031e8:	f7ff fa60 	bl	80026ac <SENSOR_IO_Write>
}
 80031ec:	bf00      	nop
 80031ee:	3710      	adds	r7, #16
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b088      	sub	sp, #32
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 80031fc:	2300      	movs	r3, #0
 80031fe:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8003200:	2300      	movs	r3, #0
 8003202:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8003204:	f04f 0300 	mov.w	r3, #0
 8003208:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 800320a:	2110      	movs	r1, #16
 800320c:	20d4      	movs	r0, #212	@ 0xd4
 800320e:	f7ff fa67 	bl	80026e0 <SENSOR_IO_Read>
 8003212:	4603      	mov	r3, r0
 8003214:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8003216:	f107 0208 	add.w	r2, r7, #8
 800321a:	2306      	movs	r3, #6
 800321c:	2128      	movs	r1, #40	@ 0x28
 800321e:	20d4      	movs	r0, #212	@ 0xd4
 8003220:	f7ff fa7c 	bl	800271c <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8003224:	2300      	movs	r3, #0
 8003226:	77fb      	strb	r3, [r7, #31]
 8003228:	e01a      	b.n	8003260 <LSM6DSL_AccReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 800322a:	7ffb      	ldrb	r3, [r7, #31]
 800322c:	005b      	lsls	r3, r3, #1
 800322e:	3301      	adds	r3, #1
 8003230:	3320      	adds	r3, #32
 8003232:	443b      	add	r3, r7
 8003234:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8003238:	021b      	lsls	r3, r3, #8
 800323a:	b29b      	uxth	r3, r3
 800323c:	7ffa      	ldrb	r2, [r7, #31]
 800323e:	0052      	lsls	r2, r2, #1
 8003240:	3220      	adds	r2, #32
 8003242:	443a      	add	r2, r7
 8003244:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8003248:	4413      	add	r3, r2
 800324a:	b29a      	uxth	r2, r3
 800324c:	7ffb      	ldrb	r3, [r7, #31]
 800324e:	b212      	sxth	r2, r2
 8003250:	005b      	lsls	r3, r3, #1
 8003252:	3320      	adds	r3, #32
 8003254:	443b      	add	r3, r7
 8003256:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 800325a:	7ffb      	ldrb	r3, [r7, #31]
 800325c:	3301      	adds	r3, #1
 800325e:	77fb      	strb	r3, [r7, #31]
 8003260:	7ffb      	ldrb	r3, [r7, #31]
 8003262:	2b02      	cmp	r3, #2
 8003264:	d9e1      	bls.n	800322a <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 8003266:	7dfb      	ldrb	r3, [r7, #23]
 8003268:	f003 030c 	and.w	r3, r3, #12
 800326c:	2b0c      	cmp	r3, #12
 800326e:	d829      	bhi.n	80032c4 <LSM6DSL_AccReadXYZ+0xd0>
 8003270:	a201      	add	r2, pc, #4	@ (adr r2, 8003278 <LSM6DSL_AccReadXYZ+0x84>)
 8003272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003276:	bf00      	nop
 8003278:	080032ad 	.word	0x080032ad
 800327c:	080032c5 	.word	0x080032c5
 8003280:	080032c5 	.word	0x080032c5
 8003284:	080032c5 	.word	0x080032c5
 8003288:	080032bf 	.word	0x080032bf
 800328c:	080032c5 	.word	0x080032c5
 8003290:	080032c5 	.word	0x080032c5
 8003294:	080032c5 	.word	0x080032c5
 8003298:	080032b3 	.word	0x080032b3
 800329c:	080032c5 	.word	0x080032c5
 80032a0:	080032c5 	.word	0x080032c5
 80032a4:	080032c5 	.word	0x080032c5
 80032a8:	080032b9 	.word	0x080032b9
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 80032ac:	4b18      	ldr	r3, [pc, #96]	@ (8003310 <LSM6DSL_AccReadXYZ+0x11c>)
 80032ae:	61bb      	str	r3, [r7, #24]
    break;
 80032b0:	e008      	b.n	80032c4 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 80032b2:	4b18      	ldr	r3, [pc, #96]	@ (8003314 <LSM6DSL_AccReadXYZ+0x120>)
 80032b4:	61bb      	str	r3, [r7, #24]
    break;
 80032b6:	e005      	b.n	80032c4 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 80032b8:	4b17      	ldr	r3, [pc, #92]	@ (8003318 <LSM6DSL_AccReadXYZ+0x124>)
 80032ba:	61bb      	str	r3, [r7, #24]
    break;
 80032bc:	e002      	b.n	80032c4 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 80032be:	4b17      	ldr	r3, [pc, #92]	@ (800331c <LSM6DSL_AccReadXYZ+0x128>)
 80032c0:	61bb      	str	r3, [r7, #24]
    break;    
 80032c2:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 80032c4:	2300      	movs	r3, #0
 80032c6:	77fb      	strb	r3, [r7, #31]
 80032c8:	e01a      	b.n	8003300 <LSM6DSL_AccReadXYZ+0x10c>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 80032ca:	7ffb      	ldrb	r3, [r7, #31]
 80032cc:	005b      	lsls	r3, r3, #1
 80032ce:	3320      	adds	r3, #32
 80032d0:	443b      	add	r3, r7
 80032d2:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 80032d6:	ee07 3a90 	vmov	s15, r3
 80032da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80032de:	edd7 7a06 	vldr	s15, [r7, #24]
 80032e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032e6:	7ffb      	ldrb	r3, [r7, #31]
 80032e8:	005b      	lsls	r3, r3, #1
 80032ea:	687a      	ldr	r2, [r7, #4]
 80032ec:	4413      	add	r3, r2
 80032ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80032f2:	ee17 2a90 	vmov	r2, s15
 80032f6:	b212      	sxth	r2, r2
 80032f8:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 80032fa:	7ffb      	ldrb	r3, [r7, #31]
 80032fc:	3301      	adds	r3, #1
 80032fe:	77fb      	strb	r3, [r7, #31]
 8003300:	7ffb      	ldrb	r3, [r7, #31]
 8003302:	2b02      	cmp	r3, #2
 8003304:	d9e1      	bls.n	80032ca <LSM6DSL_AccReadXYZ+0xd6>
  }
}
 8003306:	bf00      	nop
 8003308:	bf00      	nop
 800330a:	3720      	adds	r7, #32
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}
 8003310:	3d79db23 	.word	0x3d79db23
 8003314:	3df9db23 	.word	0x3df9db23
 8003318:	3e79db23 	.word	0x3e79db23
 800331c:	3ef9db23 	.word	0x3ef9db23

08003320 <LSM6DSL_GyroInit>:
  * @brief  Set LSM6DSL Gyroscope Initialization.
  * @param  InitStruct: pointer to a LSM6DSL_InitTypeDef structure 
  *         that contains the configuration setting for the LSM6DSL.
  */
void LSM6DSL_GyroInit(uint16_t InitStruct)
{  
 8003320:	b580      	push	{r7, lr}
 8003322:	b084      	sub	sp, #16
 8003324:	af00      	add	r7, sp, #0
 8003326:	4603      	mov	r3, r0
 8003328:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800332a:	2300      	movs	r3, #0
 800332c:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL2_G */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 800332e:	2111      	movs	r1, #17
 8003330:	20d4      	movs	r0, #212	@ 0xd4
 8003332:	f7ff f9d5 	bl	80026e0 <SENSOR_IO_Read>
 8003336:	4603      	mov	r3, r0
 8003338:	73bb      	strb	r3, [r7, #14]

  /* Write value to GYRO MEMS CTRL2_G register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 800333a:	88fb      	ldrh	r3, [r7, #6]
 800333c:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 800333e:	7bbb      	ldrb	r3, [r7, #14]
 8003340:	f003 0303 	and.w	r3, r3, #3
 8003344:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8003346:	7bba      	ldrb	r2, [r7, #14]
 8003348:	7bfb      	ldrb	r3, [r7, #15]
 800334a:	4313      	orrs	r3, r2
 800334c:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, tmp);
 800334e:	7bbb      	ldrb	r3, [r7, #14]
 8003350:	461a      	mov	r2, r3
 8003352:	2111      	movs	r1, #17
 8003354:	20d4      	movs	r0, #212	@ 0xd4
 8003356:	f7ff f9a9 	bl	80026ac <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 800335a:	2112      	movs	r1, #18
 800335c:	20d4      	movs	r0, #212	@ 0xd4
 800335e:	f7ff f9bf 	bl	80026e0 <SENSOR_IO_Read>
 8003362:	4603      	mov	r3, r0
 8003364:	73bb      	strb	r3, [r7, #14]

  /* Write value to GYRO MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8003366:	88fb      	ldrh	r3, [r7, #6]
 8003368:	0a1b      	lsrs	r3, r3, #8
 800336a:	b29b      	uxth	r3, r3
 800336c:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 800336e:	7bbb      	ldrb	r3, [r7, #14]
 8003370:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 8003374:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8003376:	7bba      	ldrb	r2, [r7, #14]
 8003378:	7bfb      	ldrb	r3, [r7, #15]
 800337a:	4313      	orrs	r3, r2
 800337c:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 800337e:	7bbb      	ldrb	r3, [r7, #14]
 8003380:	461a      	mov	r2, r3
 8003382:	2112      	movs	r1, #18
 8003384:	20d4      	movs	r0, #212	@ 0xd4
 8003386:	f7ff f991 	bl	80026ac <SENSOR_IO_Write>
}
 800338a:	bf00      	nop
 800338c:	3710      	adds	r7, #16
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}

08003392 <LSM6DSL_GyroDeInit>:

/**
  * @brief LSM6DSL Gyroscope De-initialization
  */
void LSM6DSL_GyroDeInit(void)
{
 8003392:	b580      	push	{r7, lr}
 8003394:	b082      	sub	sp, #8
 8003396:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8003398:	2300      	movs	r3, #0
 800339a:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 800339c:	2111      	movs	r1, #17
 800339e:	20d4      	movs	r0, #212	@ 0xd4
 80033a0:	f7ff f99e 	bl	80026e0 <SENSOR_IO_Read>
 80033a4:	4603      	mov	r3, r0
 80033a6:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 80033a8:	79fb      	ldrb	r3, [r7, #7]
 80033aa:	f003 030f 	and.w	r3, r3, #15
 80033ae:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, ctrl);
 80033b0:	79fb      	ldrb	r3, [r7, #7]
 80033b2:	461a      	mov	r2, r3
 80033b4:	2111      	movs	r1, #17
 80033b6:	20d4      	movs	r0, #212	@ 0xd4
 80033b8:	f7ff f978 	bl	80026ac <SENSOR_IO_Write>
}
 80033bc:	bf00      	nop
 80033be:	3708      	adds	r7, #8
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}

080033c4 <LSM6DSL_GyroReadID>:
/**
  * @brief  Read ID address of LSM6DSL
  * @retval ID 
  */
uint8_t LSM6DSL_GyroReadID(void)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 80033c8:	f7ff f966 	bl	8002698 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG);
 80033cc:	210f      	movs	r1, #15
 80033ce:	20d4      	movs	r0, #212	@ 0xd4
 80033d0:	f7ff f986 	bl	80026e0 <SENSOR_IO_Read>
 80033d4:	4603      	mov	r3, r0
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	bd80      	pop	{r7, pc}

080033da <LSM6DSL_GyroLowPower>:
/**
  * @brief Set/Unset LSM6DSL Gyroscope in low power mode
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled 
  */
void LSM6DSL_GyroLowPower(uint16_t status)
{  
 80033da:	b580      	push	{r7, lr}
 80033dc:	b084      	sub	sp, #16
 80033de:	af00      	add	r7, sp, #0
 80033e0:	4603      	mov	r3, r0
 80033e2:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80033e4:	2300      	movs	r3, #0
 80033e6:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL7_G value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G);
 80033e8:	2116      	movs	r1, #22
 80033ea:	20d4      	movs	r0, #212	@ 0xd4
 80033ec:	f7ff f978 	bl	80026e0 <SENSOR_IO_Read>
 80033f0:	4603      	mov	r3, r0
 80033f2:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x80);
 80033f4:	7bfb      	ldrb	r3, [r7, #15]
 80033f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80033fa:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 80033fc:	88fb      	ldrh	r3, [r7, #6]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d003      	beq.n	800340a <LSM6DSL_GyroLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_ENABLED;
 8003402:	7bfb      	ldrb	r3, [r7, #15]
 8003404:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003408:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G, ctrl);
 800340a:	7bfb      	ldrb	r3, [r7, #15]
 800340c:	461a      	mov	r2, r3
 800340e:	2116      	movs	r1, #22
 8003410:	20d4      	movs	r0, #212	@ 0xd4
 8003412:	f7ff f94b 	bl	80026ac <SENSOR_IO_Write>
}
 8003416:	bf00      	nop
 8003418:	3710      	adds	r7, #16
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}
	...

08003420 <LSM6DSL_GyroReadXYZAngRate>:
/**
* @brief  Calculate the LSM6DSL angular data.
* @param  pfData: Data out pointer
*/
void LSM6DSL_GyroReadXYZAngRate(float *pfData)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b088      	sub	sp, #32
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlg= 0;
 8003428:	2300      	movs	r3, #0
 800342a:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 800342c:	2300      	movs	r3, #0
 800342e:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8003430:	f04f 0300 	mov.w	r3, #0
 8003434:	61bb      	str	r3, [r7, #24]
  
  /* Read the gyro control register content */
  ctrlg = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8003436:	2111      	movs	r1, #17
 8003438:	20d4      	movs	r0, #212	@ 0xd4
 800343a:	f7ff f951 	bl	80026e0 <SENSOR_IO_Read>
 800343e:	4603      	mov	r3, r0
 8003440:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_G, buffer, 6);
 8003442:	f107 0208 	add.w	r2, r7, #8
 8003446:	2306      	movs	r3, #6
 8003448:	2122      	movs	r1, #34	@ 0x22
 800344a:	20d4      	movs	r0, #212	@ 0xd4
 800344c:	f7ff f966 	bl	800271c <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8003450:	2300      	movs	r3, #0
 8003452:	77fb      	strb	r3, [r7, #31]
 8003454:	e01a      	b.n	800348c <LSM6DSL_GyroReadXYZAngRate+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8003456:	7ffb      	ldrb	r3, [r7, #31]
 8003458:	005b      	lsls	r3, r3, #1
 800345a:	3301      	adds	r3, #1
 800345c:	3320      	adds	r3, #32
 800345e:	443b      	add	r3, r7
 8003460:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8003464:	021b      	lsls	r3, r3, #8
 8003466:	b29b      	uxth	r3, r3
 8003468:	7ffa      	ldrb	r2, [r7, #31]
 800346a:	0052      	lsls	r2, r2, #1
 800346c:	3220      	adds	r2, #32
 800346e:	443a      	add	r2, r7
 8003470:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8003474:	4413      	add	r3, r2
 8003476:	b29a      	uxth	r2, r3
 8003478:	7ffb      	ldrb	r3, [r7, #31]
 800347a:	b212      	sxth	r2, r2
 800347c:	005b      	lsls	r3, r3, #1
 800347e:	3320      	adds	r3, #32
 8003480:	443b      	add	r3, r7
 8003482:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8003486:	7ffb      	ldrb	r3, [r7, #31]
 8003488:	3301      	adds	r3, #1
 800348a:	77fb      	strb	r3, [r7, #31]
 800348c:	7ffb      	ldrb	r3, [r7, #31]
 800348e:	2b02      	cmp	r3, #2
 8003490:	d9e1      	bls.n	8003456 <LSM6DSL_GyroReadXYZAngRate+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL2_G */
  switch(ctrlg & 0x0C)
 8003492:	7dfb      	ldrb	r3, [r7, #23]
 8003494:	f003 030c 	and.w	r3, r3, #12
 8003498:	2b0c      	cmp	r3, #12
 800349a:	d829      	bhi.n	80034f0 <LSM6DSL_GyroReadXYZAngRate+0xd0>
 800349c:	a201      	add	r2, pc, #4	@ (adr r2, 80034a4 <LSM6DSL_GyroReadXYZAngRate+0x84>)
 800349e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034a2:	bf00      	nop
 80034a4:	080034d9 	.word	0x080034d9
 80034a8:	080034f1 	.word	0x080034f1
 80034ac:	080034f1 	.word	0x080034f1
 80034b0:	080034f1 	.word	0x080034f1
 80034b4:	080034df 	.word	0x080034df
 80034b8:	080034f1 	.word	0x080034f1
 80034bc:	080034f1 	.word	0x080034f1
 80034c0:	080034f1 	.word	0x080034f1
 80034c4:	080034e5 	.word	0x080034e5
 80034c8:	080034f1 	.word	0x080034f1
 80034cc:	080034f1 	.word	0x080034f1
 80034d0:	080034f1 	.word	0x080034f1
 80034d4:	080034eb 	.word	0x080034eb
  {
  case LSM6DSL_GYRO_FS_245:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_245DPS;
 80034d8:	4b16      	ldr	r3, [pc, #88]	@ (8003534 <LSM6DSL_GyroReadXYZAngRate+0x114>)
 80034da:	61bb      	str	r3, [r7, #24]
    break;
 80034dc:	e008      	b.n	80034f0 <LSM6DSL_GyroReadXYZAngRate+0xd0>
  case LSM6DSL_GYRO_FS_500:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_500DPS;
 80034de:	4b16      	ldr	r3, [pc, #88]	@ (8003538 <LSM6DSL_GyroReadXYZAngRate+0x118>)
 80034e0:	61bb      	str	r3, [r7, #24]
    break;
 80034e2:	e005      	b.n	80034f0 <LSM6DSL_GyroReadXYZAngRate+0xd0>
  case LSM6DSL_GYRO_FS_1000:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_1000DPS;
 80034e4:	4b15      	ldr	r3, [pc, #84]	@ (800353c <LSM6DSL_GyroReadXYZAngRate+0x11c>)
 80034e6:	61bb      	str	r3, [r7, #24]
    break;
 80034e8:	e002      	b.n	80034f0 <LSM6DSL_GyroReadXYZAngRate+0xd0>
  case LSM6DSL_GYRO_FS_2000:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_2000DPS;
 80034ea:	4b15      	ldr	r3, [pc, #84]	@ (8003540 <LSM6DSL_GyroReadXYZAngRate+0x120>)
 80034ec:	61bb      	str	r3, [r7, #24]
    break;    
 80034ee:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 80034f0:	2300      	movs	r3, #0
 80034f2:	77fb      	strb	r3, [r7, #31]
 80034f4:	e016      	b.n	8003524 <LSM6DSL_GyroReadXYZAngRate+0x104>
  {
    pfData[i]=( float )(pnRawData[i] * sensitivity);
 80034f6:	7ffb      	ldrb	r3, [r7, #31]
 80034f8:	005b      	lsls	r3, r3, #1
 80034fa:	3320      	adds	r3, #32
 80034fc:	443b      	add	r3, r7
 80034fe:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8003502:	ee07 3a90 	vmov	s15, r3
 8003506:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800350a:	7ffb      	ldrb	r3, [r7, #31]
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	687a      	ldr	r2, [r7, #4]
 8003510:	4413      	add	r3, r2
 8003512:	edd7 7a06 	vldr	s15, [r7, #24]
 8003516:	ee67 7a27 	vmul.f32	s15, s14, s15
 800351a:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 800351e:	7ffb      	ldrb	r3, [r7, #31]
 8003520:	3301      	adds	r3, #1
 8003522:	77fb      	strb	r3, [r7, #31]
 8003524:	7ffb      	ldrb	r3, [r7, #31]
 8003526:	2b02      	cmp	r3, #2
 8003528:	d9e5      	bls.n	80034f6 <LSM6DSL_GyroReadXYZAngRate+0xd6>
  }
}
 800352a:	bf00      	nop
 800352c:	bf00      	nop
 800352e:	3720      	adds	r7, #32
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}
 8003534:	410c0000 	.word	0x410c0000
 8003538:	418c0000 	.word	0x418c0000
 800353c:	420c0000 	.word	0x420c0000
 8003540:	428c0000 	.word	0x428c0000

08003544 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8003544:	b480      	push	{r7}
 8003546:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8003548:	bf00      	nop
 800354a:	46bd      	mov	sp, r7
 800354c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003550:	4770      	bx	lr
	...

08003554 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8003554:	b580      	push	{r7, lr}
 8003556:	b086      	sub	sp, #24
 8003558:	af04      	add	r7, sp, #16
 800355a:	4603      	mov	r3, r0
 800355c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800355e:	f04f 33ff 	mov.w	r3, #4294967295
 8003562:	9302      	str	r3, [sp, #8]
 8003564:	2301      	movs	r3, #1
 8003566:	9301      	str	r3, [sp, #4]
 8003568:	1dfb      	adds	r3, r7, #7
 800356a:	9300      	str	r3, [sp, #0]
 800356c:	2301      	movs	r3, #1
 800356e:	2200      	movs	r2, #0
 8003570:	2178      	movs	r1, #120	@ 0x78
 8003572:	4803      	ldr	r0, [pc, #12]	@ (8003580 <ssd1306_WriteCommand+0x2c>)
 8003574:	f000 fe84 	bl	8004280 <HAL_I2C_Mem_Write>
}
 8003578:	bf00      	nop
 800357a:	3708      	adds	r7, #8
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}
 8003580:	20000340 	.word	0x20000340

08003584 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8003584:	b580      	push	{r7, lr}
 8003586:	b086      	sub	sp, #24
 8003588:	af04      	add	r7, sp, #16
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	b29b      	uxth	r3, r3
 8003592:	f04f 32ff 	mov.w	r2, #4294967295
 8003596:	9202      	str	r2, [sp, #8]
 8003598:	9301      	str	r3, [sp, #4]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	9300      	str	r3, [sp, #0]
 800359e:	2301      	movs	r3, #1
 80035a0:	2240      	movs	r2, #64	@ 0x40
 80035a2:	2178      	movs	r1, #120	@ 0x78
 80035a4:	4803      	ldr	r0, [pc, #12]	@ (80035b4 <ssd1306_WriteData+0x30>)
 80035a6:	f000 fe6b 	bl	8004280 <HAL_I2C_Mem_Write>
}
 80035aa:	bf00      	nop
 80035ac:	3708      	adds	r7, #8
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	bf00      	nop
 80035b4:	20000340 	.word	0x20000340

080035b8 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80035b8:	b580      	push	{r7, lr}
 80035ba:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80035bc:	f7ff ffc2 	bl	8003544 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80035c0:	2064      	movs	r0, #100	@ 0x64
 80035c2:	f000 fa6d 	bl	8003aa0 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80035c6:	2000      	movs	r0, #0
 80035c8:	f000 f9d8 	bl	800397c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80035cc:	2020      	movs	r0, #32
 80035ce:	f7ff ffc1 	bl	8003554 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80035d2:	2000      	movs	r0, #0
 80035d4:	f7ff ffbe 	bl	8003554 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80035d8:	20b0      	movs	r0, #176	@ 0xb0
 80035da:	f7ff ffbb 	bl	8003554 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80035de:	20c8      	movs	r0, #200	@ 0xc8
 80035e0:	f7ff ffb8 	bl	8003554 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80035e4:	2000      	movs	r0, #0
 80035e6:	f7ff ffb5 	bl	8003554 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80035ea:	2010      	movs	r0, #16
 80035ec:	f7ff ffb2 	bl	8003554 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80035f0:	2040      	movs	r0, #64	@ 0x40
 80035f2:	f7ff ffaf 	bl	8003554 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80035f6:	20ff      	movs	r0, #255	@ 0xff
 80035f8:	f000 f9ac 	bl	8003954 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80035fc:	20a1      	movs	r0, #161	@ 0xa1
 80035fe:	f7ff ffa9 	bl	8003554 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8003602:	20a6      	movs	r0, #166	@ 0xa6
 8003604:	f7ff ffa6 	bl	8003554 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8003608:	20a8      	movs	r0, #168	@ 0xa8
 800360a:	f7ff ffa3 	bl	8003554 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800360e:	203f      	movs	r0, #63	@ 0x3f
 8003610:	f7ff ffa0 	bl	8003554 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003614:	20a4      	movs	r0, #164	@ 0xa4
 8003616:	f7ff ff9d 	bl	8003554 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800361a:	20d3      	movs	r0, #211	@ 0xd3
 800361c:	f7ff ff9a 	bl	8003554 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8003620:	2000      	movs	r0, #0
 8003622:	f7ff ff97 	bl	8003554 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8003626:	20d5      	movs	r0, #213	@ 0xd5
 8003628:	f7ff ff94 	bl	8003554 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800362c:	20f0      	movs	r0, #240	@ 0xf0
 800362e:	f7ff ff91 	bl	8003554 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8003632:	20d9      	movs	r0, #217	@ 0xd9
 8003634:	f7ff ff8e 	bl	8003554 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8003638:	2022      	movs	r0, #34	@ 0x22
 800363a:	f7ff ff8b 	bl	8003554 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800363e:	20da      	movs	r0, #218	@ 0xda
 8003640:	f7ff ff88 	bl	8003554 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8003644:	2012      	movs	r0, #18
 8003646:	f7ff ff85 	bl	8003554 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800364a:	20db      	movs	r0, #219	@ 0xdb
 800364c:	f7ff ff82 	bl	8003554 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8003650:	2020      	movs	r0, #32
 8003652:	f7ff ff7f 	bl	8003554 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8003656:	208d      	movs	r0, #141	@ 0x8d
 8003658:	f7ff ff7c 	bl	8003554 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800365c:	2014      	movs	r0, #20
 800365e:	f7ff ff79 	bl	8003554 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8003662:	2001      	movs	r0, #1
 8003664:	f000 f98a 	bl	800397c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8003668:	2000      	movs	r0, #0
 800366a:	f000 f80f 	bl	800368c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800366e:	f000 f825 	bl	80036bc <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8003672:	4b05      	ldr	r3, [pc, #20]	@ (8003688 <ssd1306_Init+0xd0>)
 8003674:	2200      	movs	r2, #0
 8003676:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8003678:	4b03      	ldr	r3, [pc, #12]	@ (8003688 <ssd1306_Init+0xd0>)
 800367a:	2200      	movs	r2, #0
 800367c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800367e:	4b02      	ldr	r3, [pc, #8]	@ (8003688 <ssd1306_Init+0xd0>)
 8003680:	2201      	movs	r2, #1
 8003682:	711a      	strb	r2, [r3, #4]
}
 8003684:	bf00      	nop
 8003686:	bd80      	pop	{r7, pc}
 8003688:	200008cc 	.word	0x200008cc

0800368c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 800368c:	b580      	push	{r7, lr}
 800368e:	b082      	sub	sp, #8
 8003690:	af00      	add	r7, sp, #0
 8003692:	4603      	mov	r3, r0
 8003694:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8003696:	79fb      	ldrb	r3, [r7, #7]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d101      	bne.n	80036a0 <ssd1306_Fill+0x14>
 800369c:	2300      	movs	r3, #0
 800369e:	e000      	b.n	80036a2 <ssd1306_Fill+0x16>
 80036a0:	23ff      	movs	r3, #255	@ 0xff
 80036a2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80036a6:	4619      	mov	r1, r3
 80036a8:	4803      	ldr	r0, [pc, #12]	@ (80036b8 <ssd1306_Fill+0x2c>)
 80036aa:	f004 ffa7 	bl	80085fc <memset>
}
 80036ae:	bf00      	nop
 80036b0:	3708      	adds	r7, #8
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}
 80036b6:	bf00      	nop
 80036b8:	200004cc 	.word	0x200004cc

080036bc <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80036bc:	b580      	push	{r7, lr}
 80036be:	b082      	sub	sp, #8
 80036c0:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80036c2:	2300      	movs	r3, #0
 80036c4:	71fb      	strb	r3, [r7, #7]
 80036c6:	e016      	b.n	80036f6 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80036c8:	79fb      	ldrb	r3, [r7, #7]
 80036ca:	3b50      	subs	r3, #80	@ 0x50
 80036cc:	b2db      	uxtb	r3, r3
 80036ce:	4618      	mov	r0, r3
 80036d0:	f7ff ff40 	bl	8003554 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80036d4:	2000      	movs	r0, #0
 80036d6:	f7ff ff3d 	bl	8003554 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80036da:	2010      	movs	r0, #16
 80036dc:	f7ff ff3a 	bl	8003554 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80036e0:	79fb      	ldrb	r3, [r7, #7]
 80036e2:	01db      	lsls	r3, r3, #7
 80036e4:	4a08      	ldr	r2, [pc, #32]	@ (8003708 <ssd1306_UpdateScreen+0x4c>)
 80036e6:	4413      	add	r3, r2
 80036e8:	2180      	movs	r1, #128	@ 0x80
 80036ea:	4618      	mov	r0, r3
 80036ec:	f7ff ff4a 	bl	8003584 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80036f0:	79fb      	ldrb	r3, [r7, #7]
 80036f2:	3301      	adds	r3, #1
 80036f4:	71fb      	strb	r3, [r7, #7]
 80036f6:	79fb      	ldrb	r3, [r7, #7]
 80036f8:	2b07      	cmp	r3, #7
 80036fa:	d9e5      	bls.n	80036c8 <ssd1306_UpdateScreen+0xc>
    }
}
 80036fc:	bf00      	nop
 80036fe:	bf00      	nop
 8003700:	3708      	adds	r7, #8
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}
 8003706:	bf00      	nop
 8003708:	200004cc 	.word	0x200004cc

0800370c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800370c:	b480      	push	{r7}
 800370e:	b083      	sub	sp, #12
 8003710:	af00      	add	r7, sp, #0
 8003712:	4603      	mov	r3, r0
 8003714:	71fb      	strb	r3, [r7, #7]
 8003716:	460b      	mov	r3, r1
 8003718:	71bb      	strb	r3, [r7, #6]
 800371a:	4613      	mov	r3, r2
 800371c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800371e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003722:	2b00      	cmp	r3, #0
 8003724:	db3d      	blt.n	80037a2 <ssd1306_DrawPixel+0x96>
 8003726:	79bb      	ldrb	r3, [r7, #6]
 8003728:	2b3f      	cmp	r3, #63	@ 0x3f
 800372a:	d83a      	bhi.n	80037a2 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 800372c:	797b      	ldrb	r3, [r7, #5]
 800372e:	2b01      	cmp	r3, #1
 8003730:	d11a      	bne.n	8003768 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8003732:	79fa      	ldrb	r2, [r7, #7]
 8003734:	79bb      	ldrb	r3, [r7, #6]
 8003736:	08db      	lsrs	r3, r3, #3
 8003738:	b2d8      	uxtb	r0, r3
 800373a:	4603      	mov	r3, r0
 800373c:	01db      	lsls	r3, r3, #7
 800373e:	4413      	add	r3, r2
 8003740:	4a1b      	ldr	r2, [pc, #108]	@ (80037b0 <ssd1306_DrawPixel+0xa4>)
 8003742:	5cd3      	ldrb	r3, [r2, r3]
 8003744:	b25a      	sxtb	r2, r3
 8003746:	79bb      	ldrb	r3, [r7, #6]
 8003748:	f003 0307 	and.w	r3, r3, #7
 800374c:	2101      	movs	r1, #1
 800374e:	fa01 f303 	lsl.w	r3, r1, r3
 8003752:	b25b      	sxtb	r3, r3
 8003754:	4313      	orrs	r3, r2
 8003756:	b259      	sxtb	r1, r3
 8003758:	79fa      	ldrb	r2, [r7, #7]
 800375a:	4603      	mov	r3, r0
 800375c:	01db      	lsls	r3, r3, #7
 800375e:	4413      	add	r3, r2
 8003760:	b2c9      	uxtb	r1, r1
 8003762:	4a13      	ldr	r2, [pc, #76]	@ (80037b0 <ssd1306_DrawPixel+0xa4>)
 8003764:	54d1      	strb	r1, [r2, r3]
 8003766:	e01d      	b.n	80037a4 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8003768:	79fa      	ldrb	r2, [r7, #7]
 800376a:	79bb      	ldrb	r3, [r7, #6]
 800376c:	08db      	lsrs	r3, r3, #3
 800376e:	b2d8      	uxtb	r0, r3
 8003770:	4603      	mov	r3, r0
 8003772:	01db      	lsls	r3, r3, #7
 8003774:	4413      	add	r3, r2
 8003776:	4a0e      	ldr	r2, [pc, #56]	@ (80037b0 <ssd1306_DrawPixel+0xa4>)
 8003778:	5cd3      	ldrb	r3, [r2, r3]
 800377a:	b25a      	sxtb	r2, r3
 800377c:	79bb      	ldrb	r3, [r7, #6]
 800377e:	f003 0307 	and.w	r3, r3, #7
 8003782:	2101      	movs	r1, #1
 8003784:	fa01 f303 	lsl.w	r3, r1, r3
 8003788:	b25b      	sxtb	r3, r3
 800378a:	43db      	mvns	r3, r3
 800378c:	b25b      	sxtb	r3, r3
 800378e:	4013      	ands	r3, r2
 8003790:	b259      	sxtb	r1, r3
 8003792:	79fa      	ldrb	r2, [r7, #7]
 8003794:	4603      	mov	r3, r0
 8003796:	01db      	lsls	r3, r3, #7
 8003798:	4413      	add	r3, r2
 800379a:	b2c9      	uxtb	r1, r1
 800379c:	4a04      	ldr	r2, [pc, #16]	@ (80037b0 <ssd1306_DrawPixel+0xa4>)
 800379e:	54d1      	strb	r1, [r2, r3]
 80037a0:	e000      	b.n	80037a4 <ssd1306_DrawPixel+0x98>
        return;
 80037a2:	bf00      	nop
    }
}
 80037a4:	370c      	adds	r7, #12
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr
 80037ae:	bf00      	nop
 80037b0:	200004cc 	.word	0x200004cc

080037b4 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80037b4:	b590      	push	{r4, r7, lr}
 80037b6:	b089      	sub	sp, #36	@ 0x24
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	4604      	mov	r4, r0
 80037bc:	4638      	mov	r0, r7
 80037be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80037c2:	4623      	mov	r3, r4
 80037c4:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80037c6:	7bfb      	ldrb	r3, [r7, #15]
 80037c8:	2b1f      	cmp	r3, #31
 80037ca:	d902      	bls.n	80037d2 <ssd1306_WriteChar+0x1e>
 80037cc:	7bfb      	ldrb	r3, [r7, #15]
 80037ce:	2b7e      	cmp	r3, #126	@ 0x7e
 80037d0:	d901      	bls.n	80037d6 <ssd1306_WriteChar+0x22>
        return 0;
 80037d2:	2300      	movs	r3, #0
 80037d4:	e079      	b.n	80038ca <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d005      	beq.n	80037e8 <ssd1306_WriteChar+0x34>
 80037dc:	68ba      	ldr	r2, [r7, #8]
 80037de:	7bfb      	ldrb	r3, [r7, #15]
 80037e0:	3b20      	subs	r3, #32
 80037e2:	4413      	add	r3, r2
 80037e4:	781b      	ldrb	r3, [r3, #0]
 80037e6:	e000      	b.n	80037ea <ssd1306_WriteChar+0x36>
 80037e8:	783b      	ldrb	r3, [r7, #0]
 80037ea:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80037ec:	4b39      	ldr	r3, [pc, #228]	@ (80038d4 <ssd1306_WriteChar+0x120>)
 80037ee:	881b      	ldrh	r3, [r3, #0]
 80037f0:	461a      	mov	r2, r3
 80037f2:	7dfb      	ldrb	r3, [r7, #23]
 80037f4:	4413      	add	r3, r2
 80037f6:	2b80      	cmp	r3, #128	@ 0x80
 80037f8:	dc06      	bgt.n	8003808 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80037fa:	4b36      	ldr	r3, [pc, #216]	@ (80038d4 <ssd1306_WriteChar+0x120>)
 80037fc:	885b      	ldrh	r3, [r3, #2]
 80037fe:	461a      	mov	r2, r3
 8003800:	787b      	ldrb	r3, [r7, #1]
 8003802:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8003804:	2b40      	cmp	r3, #64	@ 0x40
 8003806:	dd01      	ble.n	800380c <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8003808:	2300      	movs	r3, #0
 800380a:	e05e      	b.n	80038ca <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 800380c:	2300      	movs	r3, #0
 800380e:	61fb      	str	r3, [r7, #28]
 8003810:	e04d      	b.n	80038ae <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8003812:	687a      	ldr	r2, [r7, #4]
 8003814:	7bfb      	ldrb	r3, [r7, #15]
 8003816:	3b20      	subs	r3, #32
 8003818:	7879      	ldrb	r1, [r7, #1]
 800381a:	fb01 f303 	mul.w	r3, r1, r3
 800381e:	4619      	mov	r1, r3
 8003820:	69fb      	ldr	r3, [r7, #28]
 8003822:	440b      	add	r3, r1
 8003824:	005b      	lsls	r3, r3, #1
 8003826:	4413      	add	r3, r2
 8003828:	881b      	ldrh	r3, [r3, #0]
 800382a:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 800382c:	2300      	movs	r3, #0
 800382e:	61bb      	str	r3, [r7, #24]
 8003830:	e036      	b.n	80038a0 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8003832:	693a      	ldr	r2, [r7, #16]
 8003834:	69bb      	ldr	r3, [r7, #24]
 8003836:	fa02 f303 	lsl.w	r3, r2, r3
 800383a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d013      	beq.n	800386a <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8003842:	4b24      	ldr	r3, [pc, #144]	@ (80038d4 <ssd1306_WriteChar+0x120>)
 8003844:	881b      	ldrh	r3, [r3, #0]
 8003846:	b2da      	uxtb	r2, r3
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	b2db      	uxtb	r3, r3
 800384c:	4413      	add	r3, r2
 800384e:	b2d8      	uxtb	r0, r3
 8003850:	4b20      	ldr	r3, [pc, #128]	@ (80038d4 <ssd1306_WriteChar+0x120>)
 8003852:	885b      	ldrh	r3, [r3, #2]
 8003854:	b2da      	uxtb	r2, r3
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	b2db      	uxtb	r3, r3
 800385a:	4413      	add	r3, r2
 800385c:	b2db      	uxtb	r3, r3
 800385e:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8003862:	4619      	mov	r1, r3
 8003864:	f7ff ff52 	bl	800370c <ssd1306_DrawPixel>
 8003868:	e017      	b.n	800389a <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800386a:	4b1a      	ldr	r3, [pc, #104]	@ (80038d4 <ssd1306_WriteChar+0x120>)
 800386c:	881b      	ldrh	r3, [r3, #0]
 800386e:	b2da      	uxtb	r2, r3
 8003870:	69bb      	ldr	r3, [r7, #24]
 8003872:	b2db      	uxtb	r3, r3
 8003874:	4413      	add	r3, r2
 8003876:	b2d8      	uxtb	r0, r3
 8003878:	4b16      	ldr	r3, [pc, #88]	@ (80038d4 <ssd1306_WriteChar+0x120>)
 800387a:	885b      	ldrh	r3, [r3, #2]
 800387c:	b2da      	uxtb	r2, r3
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	b2db      	uxtb	r3, r3
 8003882:	4413      	add	r3, r2
 8003884:	b2d9      	uxtb	r1, r3
 8003886:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800388a:	2b00      	cmp	r3, #0
 800388c:	bf0c      	ite	eq
 800388e:	2301      	moveq	r3, #1
 8003890:	2300      	movne	r3, #0
 8003892:	b2db      	uxtb	r3, r3
 8003894:	461a      	mov	r2, r3
 8003896:	f7ff ff39 	bl	800370c <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 800389a:	69bb      	ldr	r3, [r7, #24]
 800389c:	3301      	adds	r3, #1
 800389e:	61bb      	str	r3, [r7, #24]
 80038a0:	7dfb      	ldrb	r3, [r7, #23]
 80038a2:	69ba      	ldr	r2, [r7, #24]
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d3c4      	bcc.n	8003832 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	3301      	adds	r3, #1
 80038ac:	61fb      	str	r3, [r7, #28]
 80038ae:	787b      	ldrb	r3, [r7, #1]
 80038b0:	461a      	mov	r2, r3
 80038b2:	69fb      	ldr	r3, [r7, #28]
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d3ac      	bcc.n	8003812 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 80038b8:	4b06      	ldr	r3, [pc, #24]	@ (80038d4 <ssd1306_WriteChar+0x120>)
 80038ba:	881a      	ldrh	r2, [r3, #0]
 80038bc:	7dfb      	ldrb	r3, [r7, #23]
 80038be:	b29b      	uxth	r3, r3
 80038c0:	4413      	add	r3, r2
 80038c2:	b29a      	uxth	r2, r3
 80038c4:	4b03      	ldr	r3, [pc, #12]	@ (80038d4 <ssd1306_WriteChar+0x120>)
 80038c6:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80038c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3724      	adds	r7, #36	@ 0x24
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd90      	pop	{r4, r7, pc}
 80038d2:	bf00      	nop
 80038d4:	200008cc 	.word	0x200008cc

080038d8 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80038d8:	b580      	push	{r7, lr}
 80038da:	b086      	sub	sp, #24
 80038dc:	af02      	add	r7, sp, #8
 80038de:	60f8      	str	r0, [r7, #12]
 80038e0:	4638      	mov	r0, r7
 80038e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80038e6:	e013      	b.n	8003910 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	7818      	ldrb	r0, [r3, #0]
 80038ec:	7e3b      	ldrb	r3, [r7, #24]
 80038ee:	9300      	str	r3, [sp, #0]
 80038f0:	463b      	mov	r3, r7
 80038f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80038f4:	f7ff ff5e 	bl	80037b4 <ssd1306_WriteChar>
 80038f8:	4603      	mov	r3, r0
 80038fa:	461a      	mov	r2, r3
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	781b      	ldrb	r3, [r3, #0]
 8003900:	429a      	cmp	r2, r3
 8003902:	d002      	beq.n	800390a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	781b      	ldrb	r3, [r3, #0]
 8003908:	e008      	b.n	800391c <ssd1306_WriteString+0x44>
        }
        str++;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	3301      	adds	r3, #1
 800390e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	781b      	ldrb	r3, [r3, #0]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d1e7      	bne.n	80038e8 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	781b      	ldrb	r3, [r3, #0]
}
 800391c:	4618      	mov	r0, r3
 800391e:	3710      	adds	r7, #16
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}

08003924 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8003924:	b480      	push	{r7}
 8003926:	b083      	sub	sp, #12
 8003928:	af00      	add	r7, sp, #0
 800392a:	4603      	mov	r3, r0
 800392c:	460a      	mov	r2, r1
 800392e:	71fb      	strb	r3, [r7, #7]
 8003930:	4613      	mov	r3, r2
 8003932:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8003934:	79fb      	ldrb	r3, [r7, #7]
 8003936:	b29a      	uxth	r2, r3
 8003938:	4b05      	ldr	r3, [pc, #20]	@ (8003950 <ssd1306_SetCursor+0x2c>)
 800393a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 800393c:	79bb      	ldrb	r3, [r7, #6]
 800393e:	b29a      	uxth	r2, r3
 8003940:	4b03      	ldr	r3, [pc, #12]	@ (8003950 <ssd1306_SetCursor+0x2c>)
 8003942:	805a      	strh	r2, [r3, #2]
}
 8003944:	bf00      	nop
 8003946:	370c      	adds	r7, #12
 8003948:	46bd      	mov	sp, r7
 800394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394e:	4770      	bx	lr
 8003950:	200008cc 	.word	0x200008cc

08003954 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8003954:	b580      	push	{r7, lr}
 8003956:	b084      	sub	sp, #16
 8003958:	af00      	add	r7, sp, #0
 800395a:	4603      	mov	r3, r0
 800395c:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 800395e:	2381      	movs	r3, #129	@ 0x81
 8003960:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8003962:	7bfb      	ldrb	r3, [r7, #15]
 8003964:	4618      	mov	r0, r3
 8003966:	f7ff fdf5 	bl	8003554 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800396a:	79fb      	ldrb	r3, [r7, #7]
 800396c:	4618      	mov	r0, r3
 800396e:	f7ff fdf1 	bl	8003554 <ssd1306_WriteCommand>
}
 8003972:	bf00      	nop
 8003974:	3710      	adds	r7, #16
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
	...

0800397c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	4603      	mov	r3, r0
 8003984:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8003986:	79fb      	ldrb	r3, [r7, #7]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d005      	beq.n	8003998 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 800398c:	23af      	movs	r3, #175	@ 0xaf
 800398e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8003990:	4b08      	ldr	r3, [pc, #32]	@ (80039b4 <ssd1306_SetDisplayOn+0x38>)
 8003992:	2201      	movs	r2, #1
 8003994:	715a      	strb	r2, [r3, #5]
 8003996:	e004      	b.n	80039a2 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8003998:	23ae      	movs	r3, #174	@ 0xae
 800399a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 800399c:	4b05      	ldr	r3, [pc, #20]	@ (80039b4 <ssd1306_SetDisplayOn+0x38>)
 800399e:	2200      	movs	r2, #0
 80039a0:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80039a2:	7bfb      	ldrb	r3, [r7, #15]
 80039a4:	4618      	mov	r0, r3
 80039a6:	f7ff fdd5 	bl	8003554 <ssd1306_WriteCommand>
}
 80039aa:	bf00      	nop
 80039ac:	3710      	adds	r7, #16
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}
 80039b2:	bf00      	nop
 80039b4:	200008cc 	.word	0x200008cc

080039b8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b082      	sub	sp, #8
 80039bc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80039be:	2300      	movs	r3, #0
 80039c0:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80039c2:	2003      	movs	r0, #3
 80039c4:	f000 f960 	bl	8003c88 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80039c8:	2000      	movs	r0, #0
 80039ca:	f000 f80d 	bl	80039e8 <HAL_InitTick>
 80039ce:	4603      	mov	r3, r0
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d002      	beq.n	80039da <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	71fb      	strb	r3, [r7, #7]
 80039d8:	e001      	b.n	80039de <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80039da:	f7fe fc09 	bl	80021f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80039de:	79fb      	ldrb	r3, [r7, #7]
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	3708      	adds	r7, #8
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}

080039e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b084      	sub	sp, #16
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80039f0:	2300      	movs	r3, #0
 80039f2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80039f4:	4b17      	ldr	r3, [pc, #92]	@ (8003a54 <HAL_InitTick+0x6c>)
 80039f6:	781b      	ldrb	r3, [r3, #0]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d023      	beq.n	8003a44 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80039fc:	4b16      	ldr	r3, [pc, #88]	@ (8003a58 <HAL_InitTick+0x70>)
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	4b14      	ldr	r3, [pc, #80]	@ (8003a54 <HAL_InitTick+0x6c>)
 8003a02:	781b      	ldrb	r3, [r3, #0]
 8003a04:	4619      	mov	r1, r3
 8003a06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003a0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003a0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a12:	4618      	mov	r0, r3
 8003a14:	f000 f96d 	bl	8003cf2 <HAL_SYSTICK_Config>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d10f      	bne.n	8003a3e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2b0f      	cmp	r3, #15
 8003a22:	d809      	bhi.n	8003a38 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003a24:	2200      	movs	r2, #0
 8003a26:	6879      	ldr	r1, [r7, #4]
 8003a28:	f04f 30ff 	mov.w	r0, #4294967295
 8003a2c:	f000 f937 	bl	8003c9e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003a30:	4a0a      	ldr	r2, [pc, #40]	@ (8003a5c <HAL_InitTick+0x74>)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6013      	str	r3, [r2, #0]
 8003a36:	e007      	b.n	8003a48 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	73fb      	strb	r3, [r7, #15]
 8003a3c:	e004      	b.n	8003a48 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	73fb      	strb	r3, [r7, #15]
 8003a42:	e001      	b.n	8003a48 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3710      	adds	r7, #16
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	bf00      	nop
 8003a54:	200000d0 	.word	0x200000d0
 8003a58:	20000000 	.word	0x20000000
 8003a5c:	200000cc 	.word	0x200000cc

08003a60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a60:	b480      	push	{r7}
 8003a62:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003a64:	4b06      	ldr	r3, [pc, #24]	@ (8003a80 <HAL_IncTick+0x20>)
 8003a66:	781b      	ldrb	r3, [r3, #0]
 8003a68:	461a      	mov	r2, r3
 8003a6a:	4b06      	ldr	r3, [pc, #24]	@ (8003a84 <HAL_IncTick+0x24>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4413      	add	r3, r2
 8003a70:	4a04      	ldr	r2, [pc, #16]	@ (8003a84 <HAL_IncTick+0x24>)
 8003a72:	6013      	str	r3, [r2, #0]
}
 8003a74:	bf00      	nop
 8003a76:	46bd      	mov	sp, r7
 8003a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7c:	4770      	bx	lr
 8003a7e:	bf00      	nop
 8003a80:	200000d0 	.word	0x200000d0
 8003a84:	200008d4 	.word	0x200008d4

08003a88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	af00      	add	r7, sp, #0
  return uwTick;
 8003a8c:	4b03      	ldr	r3, [pc, #12]	@ (8003a9c <HAL_GetTick+0x14>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	46bd      	mov	sp, r7
 8003a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a98:	4770      	bx	lr
 8003a9a:	bf00      	nop
 8003a9c:	200008d4 	.word	0x200008d4

08003aa0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b084      	sub	sp, #16
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003aa8:	f7ff ffee 	bl	8003a88 <HAL_GetTick>
 8003aac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ab8:	d005      	beq.n	8003ac6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003aba:	4b0a      	ldr	r3, [pc, #40]	@ (8003ae4 <HAL_Delay+0x44>)
 8003abc:	781b      	ldrb	r3, [r3, #0]
 8003abe:	461a      	mov	r2, r3
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	4413      	add	r3, r2
 8003ac4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003ac6:	bf00      	nop
 8003ac8:	f7ff ffde 	bl	8003a88 <HAL_GetTick>
 8003acc:	4602      	mov	r2, r0
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	1ad3      	subs	r3, r2, r3
 8003ad2:	68fa      	ldr	r2, [r7, #12]
 8003ad4:	429a      	cmp	r2, r3
 8003ad6:	d8f7      	bhi.n	8003ac8 <HAL_Delay+0x28>
  {
  }
}
 8003ad8:	bf00      	nop
 8003ada:	bf00      	nop
 8003adc:	3710      	adds	r7, #16
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}
 8003ae2:	bf00      	nop
 8003ae4:	200000d0 	.word	0x200000d0

08003ae8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b085      	sub	sp, #20
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	f003 0307 	and.w	r3, r3, #7
 8003af6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003af8:	4b0c      	ldr	r3, [pc, #48]	@ (8003b2c <__NVIC_SetPriorityGrouping+0x44>)
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003afe:	68ba      	ldr	r2, [r7, #8]
 8003b00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003b04:	4013      	ands	r3, r2
 8003b06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003b14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b1a:	4a04      	ldr	r2, [pc, #16]	@ (8003b2c <__NVIC_SetPriorityGrouping+0x44>)
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	60d3      	str	r3, [r2, #12]
}
 8003b20:	bf00      	nop
 8003b22:	3714      	adds	r7, #20
 8003b24:	46bd      	mov	sp, r7
 8003b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2a:	4770      	bx	lr
 8003b2c:	e000ed00 	.word	0xe000ed00

08003b30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b30:	b480      	push	{r7}
 8003b32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b34:	4b04      	ldr	r3, [pc, #16]	@ (8003b48 <__NVIC_GetPriorityGrouping+0x18>)
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	0a1b      	lsrs	r3, r3, #8
 8003b3a:	f003 0307 	and.w	r3, r3, #7
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	46bd      	mov	sp, r7
 8003b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b46:	4770      	bx	lr
 8003b48:	e000ed00 	.word	0xe000ed00

08003b4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	4603      	mov	r3, r0
 8003b54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	db0b      	blt.n	8003b76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b5e:	79fb      	ldrb	r3, [r7, #7]
 8003b60:	f003 021f 	and.w	r2, r3, #31
 8003b64:	4907      	ldr	r1, [pc, #28]	@ (8003b84 <__NVIC_EnableIRQ+0x38>)
 8003b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b6a:	095b      	lsrs	r3, r3, #5
 8003b6c:	2001      	movs	r0, #1
 8003b6e:	fa00 f202 	lsl.w	r2, r0, r2
 8003b72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003b76:	bf00      	nop
 8003b78:	370c      	adds	r7, #12
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	e000e100 	.word	0xe000e100

08003b88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b083      	sub	sp, #12
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	4603      	mov	r3, r0
 8003b90:	6039      	str	r1, [r7, #0]
 8003b92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	db0a      	blt.n	8003bb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	b2da      	uxtb	r2, r3
 8003ba0:	490c      	ldr	r1, [pc, #48]	@ (8003bd4 <__NVIC_SetPriority+0x4c>)
 8003ba2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ba6:	0112      	lsls	r2, r2, #4
 8003ba8:	b2d2      	uxtb	r2, r2
 8003baa:	440b      	add	r3, r1
 8003bac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003bb0:	e00a      	b.n	8003bc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	b2da      	uxtb	r2, r3
 8003bb6:	4908      	ldr	r1, [pc, #32]	@ (8003bd8 <__NVIC_SetPriority+0x50>)
 8003bb8:	79fb      	ldrb	r3, [r7, #7]
 8003bba:	f003 030f 	and.w	r3, r3, #15
 8003bbe:	3b04      	subs	r3, #4
 8003bc0:	0112      	lsls	r2, r2, #4
 8003bc2:	b2d2      	uxtb	r2, r2
 8003bc4:	440b      	add	r3, r1
 8003bc6:	761a      	strb	r2, [r3, #24]
}
 8003bc8:	bf00      	nop
 8003bca:	370c      	adds	r7, #12
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr
 8003bd4:	e000e100 	.word	0xe000e100
 8003bd8:	e000ed00 	.word	0xe000ed00

08003bdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b089      	sub	sp, #36	@ 0x24
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	60f8      	str	r0, [r7, #12]
 8003be4:	60b9      	str	r1, [r7, #8]
 8003be6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	f003 0307 	and.w	r3, r3, #7
 8003bee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	f1c3 0307 	rsb	r3, r3, #7
 8003bf6:	2b04      	cmp	r3, #4
 8003bf8:	bf28      	it	cs
 8003bfa:	2304      	movcs	r3, #4
 8003bfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003bfe:	69fb      	ldr	r3, [r7, #28]
 8003c00:	3304      	adds	r3, #4
 8003c02:	2b06      	cmp	r3, #6
 8003c04:	d902      	bls.n	8003c0c <NVIC_EncodePriority+0x30>
 8003c06:	69fb      	ldr	r3, [r7, #28]
 8003c08:	3b03      	subs	r3, #3
 8003c0a:	e000      	b.n	8003c0e <NVIC_EncodePriority+0x32>
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c10:	f04f 32ff 	mov.w	r2, #4294967295
 8003c14:	69bb      	ldr	r3, [r7, #24]
 8003c16:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1a:	43da      	mvns	r2, r3
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	401a      	ands	r2, r3
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c24:	f04f 31ff 	mov.w	r1, #4294967295
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c2e:	43d9      	mvns	r1, r3
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c34:	4313      	orrs	r3, r2
         );
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	3724      	adds	r7, #36	@ 0x24
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr
	...

08003c44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b082      	sub	sp, #8
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	3b01      	subs	r3, #1
 8003c50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c54:	d301      	bcc.n	8003c5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c56:	2301      	movs	r3, #1
 8003c58:	e00f      	b.n	8003c7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c5a:	4a0a      	ldr	r2, [pc, #40]	@ (8003c84 <SysTick_Config+0x40>)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	3b01      	subs	r3, #1
 8003c60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c62:	210f      	movs	r1, #15
 8003c64:	f04f 30ff 	mov.w	r0, #4294967295
 8003c68:	f7ff ff8e 	bl	8003b88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c6c:	4b05      	ldr	r3, [pc, #20]	@ (8003c84 <SysTick_Config+0x40>)
 8003c6e:	2200      	movs	r2, #0
 8003c70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c72:	4b04      	ldr	r3, [pc, #16]	@ (8003c84 <SysTick_Config+0x40>)
 8003c74:	2207      	movs	r2, #7
 8003c76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c78:	2300      	movs	r3, #0
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	3708      	adds	r7, #8
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}
 8003c82:	bf00      	nop
 8003c84:	e000e010 	.word	0xe000e010

08003c88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b082      	sub	sp, #8
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c90:	6878      	ldr	r0, [r7, #4]
 8003c92:	f7ff ff29 	bl	8003ae8 <__NVIC_SetPriorityGrouping>
}
 8003c96:	bf00      	nop
 8003c98:	3708      	adds	r7, #8
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}

08003c9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c9e:	b580      	push	{r7, lr}
 8003ca0:	b086      	sub	sp, #24
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	60b9      	str	r1, [r7, #8]
 8003ca8:	607a      	str	r2, [r7, #4]
 8003caa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003cac:	2300      	movs	r3, #0
 8003cae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003cb0:	f7ff ff3e 	bl	8003b30 <__NVIC_GetPriorityGrouping>
 8003cb4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003cb6:	687a      	ldr	r2, [r7, #4]
 8003cb8:	68b9      	ldr	r1, [r7, #8]
 8003cba:	6978      	ldr	r0, [r7, #20]
 8003cbc:	f7ff ff8e 	bl	8003bdc <NVIC_EncodePriority>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003cc6:	4611      	mov	r1, r2
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f7ff ff5d 	bl	8003b88 <__NVIC_SetPriority>
}
 8003cce:	bf00      	nop
 8003cd0:	3718      	adds	r7, #24
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}

08003cd6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cd6:	b580      	push	{r7, lr}
 8003cd8:	b082      	sub	sp, #8
 8003cda:	af00      	add	r7, sp, #0
 8003cdc:	4603      	mov	r3, r0
 8003cde:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ce0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f7ff ff31 	bl	8003b4c <__NVIC_EnableIRQ>
}
 8003cea:	bf00      	nop
 8003cec:	3708      	adds	r7, #8
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}

08003cf2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003cf2:	b580      	push	{r7, lr}
 8003cf4:	b082      	sub	sp, #8
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f7ff ffa2 	bl	8003c44 <SysTick_Config>
 8003d00:	4603      	mov	r3, r0
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3708      	adds	r7, #8
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}
	...

08003d0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b087      	sub	sp, #28
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
 8003d14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d16:	2300      	movs	r3, #0
 8003d18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d1a:	e166      	b.n	8003fea <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	681a      	ldr	r2, [r3, #0]
 8003d20:	2101      	movs	r1, #1
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	fa01 f303 	lsl.w	r3, r1, r3
 8003d28:	4013      	ands	r3, r2
 8003d2a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	f000 8158 	beq.w	8003fe4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f003 0303 	and.w	r3, r3, #3
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d005      	beq.n	8003d4c <HAL_GPIO_Init+0x40>
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	f003 0303 	and.w	r3, r3, #3
 8003d48:	2b02      	cmp	r3, #2
 8003d4a:	d130      	bne.n	8003dae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	005b      	lsls	r3, r3, #1
 8003d56:	2203      	movs	r2, #3
 8003d58:	fa02 f303 	lsl.w	r3, r2, r3
 8003d5c:	43db      	mvns	r3, r3
 8003d5e:	693a      	ldr	r2, [r7, #16]
 8003d60:	4013      	ands	r3, r2
 8003d62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	68da      	ldr	r2, [r3, #12]
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	005b      	lsls	r3, r3, #1
 8003d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d70:	693a      	ldr	r2, [r7, #16]
 8003d72:	4313      	orrs	r3, r2
 8003d74:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	693a      	ldr	r2, [r7, #16]
 8003d7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003d82:	2201      	movs	r2, #1
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8a:	43db      	mvns	r3, r3
 8003d8c:	693a      	ldr	r2, [r7, #16]
 8003d8e:	4013      	ands	r3, r2
 8003d90:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	091b      	lsrs	r3, r3, #4
 8003d98:	f003 0201 	and.w	r2, r3, #1
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003da2:	693a      	ldr	r2, [r7, #16]
 8003da4:	4313      	orrs	r3, r2
 8003da6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	693a      	ldr	r2, [r7, #16]
 8003dac:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	f003 0303 	and.w	r3, r3, #3
 8003db6:	2b03      	cmp	r3, #3
 8003db8:	d017      	beq.n	8003dea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003dc0:	697b      	ldr	r3, [r7, #20]
 8003dc2:	005b      	lsls	r3, r3, #1
 8003dc4:	2203      	movs	r2, #3
 8003dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dca:	43db      	mvns	r3, r3
 8003dcc:	693a      	ldr	r2, [r7, #16]
 8003dce:	4013      	ands	r3, r2
 8003dd0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	689a      	ldr	r2, [r3, #8]
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	005b      	lsls	r3, r3, #1
 8003dda:	fa02 f303 	lsl.w	r3, r2, r3
 8003dde:	693a      	ldr	r2, [r7, #16]
 8003de0:	4313      	orrs	r3, r2
 8003de2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	693a      	ldr	r2, [r7, #16]
 8003de8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	f003 0303 	and.w	r3, r3, #3
 8003df2:	2b02      	cmp	r3, #2
 8003df4:	d123      	bne.n	8003e3e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003df6:	697b      	ldr	r3, [r7, #20]
 8003df8:	08da      	lsrs	r2, r3, #3
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	3208      	adds	r2, #8
 8003dfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e02:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	f003 0307 	and.w	r3, r3, #7
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	220f      	movs	r2, #15
 8003e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e12:	43db      	mvns	r3, r3
 8003e14:	693a      	ldr	r2, [r7, #16]
 8003e16:	4013      	ands	r3, r2
 8003e18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	691a      	ldr	r2, [r3, #16]
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	f003 0307 	and.w	r3, r3, #7
 8003e24:	009b      	lsls	r3, r3, #2
 8003e26:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2a:	693a      	ldr	r2, [r7, #16]
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	08da      	lsrs	r2, r3, #3
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	3208      	adds	r2, #8
 8003e38:	6939      	ldr	r1, [r7, #16]
 8003e3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	005b      	lsls	r3, r3, #1
 8003e48:	2203      	movs	r2, #3
 8003e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e4e:	43db      	mvns	r3, r3
 8003e50:	693a      	ldr	r2, [r7, #16]
 8003e52:	4013      	ands	r3, r2
 8003e54:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	f003 0203 	and.w	r2, r3, #3
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	005b      	lsls	r3, r3, #1
 8003e62:	fa02 f303 	lsl.w	r3, r2, r3
 8003e66:	693a      	ldr	r2, [r7, #16]
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	693a      	ldr	r2, [r7, #16]
 8003e70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	f000 80b2 	beq.w	8003fe4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e80:	4b61      	ldr	r3, [pc, #388]	@ (8004008 <HAL_GPIO_Init+0x2fc>)
 8003e82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e84:	4a60      	ldr	r2, [pc, #384]	@ (8004008 <HAL_GPIO_Init+0x2fc>)
 8003e86:	f043 0301 	orr.w	r3, r3, #1
 8003e8a:	6613      	str	r3, [r2, #96]	@ 0x60
 8003e8c:	4b5e      	ldr	r3, [pc, #376]	@ (8004008 <HAL_GPIO_Init+0x2fc>)
 8003e8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e90:	f003 0301 	and.w	r3, r3, #1
 8003e94:	60bb      	str	r3, [r7, #8]
 8003e96:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003e98:	4a5c      	ldr	r2, [pc, #368]	@ (800400c <HAL_GPIO_Init+0x300>)
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	089b      	lsrs	r3, r3, #2
 8003e9e:	3302      	adds	r3, #2
 8003ea0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ea4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	f003 0303 	and.w	r3, r3, #3
 8003eac:	009b      	lsls	r3, r3, #2
 8003eae:	220f      	movs	r2, #15
 8003eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb4:	43db      	mvns	r3, r3
 8003eb6:	693a      	ldr	r2, [r7, #16]
 8003eb8:	4013      	ands	r3, r2
 8003eba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003ec2:	d02b      	beq.n	8003f1c <HAL_GPIO_Init+0x210>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	4a52      	ldr	r2, [pc, #328]	@ (8004010 <HAL_GPIO_Init+0x304>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d025      	beq.n	8003f18 <HAL_GPIO_Init+0x20c>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	4a51      	ldr	r2, [pc, #324]	@ (8004014 <HAL_GPIO_Init+0x308>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d01f      	beq.n	8003f14 <HAL_GPIO_Init+0x208>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	4a50      	ldr	r2, [pc, #320]	@ (8004018 <HAL_GPIO_Init+0x30c>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d019      	beq.n	8003f10 <HAL_GPIO_Init+0x204>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	4a4f      	ldr	r2, [pc, #316]	@ (800401c <HAL_GPIO_Init+0x310>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d013      	beq.n	8003f0c <HAL_GPIO_Init+0x200>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	4a4e      	ldr	r2, [pc, #312]	@ (8004020 <HAL_GPIO_Init+0x314>)
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d00d      	beq.n	8003f08 <HAL_GPIO_Init+0x1fc>
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	4a4d      	ldr	r2, [pc, #308]	@ (8004024 <HAL_GPIO_Init+0x318>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d007      	beq.n	8003f04 <HAL_GPIO_Init+0x1f8>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	4a4c      	ldr	r2, [pc, #304]	@ (8004028 <HAL_GPIO_Init+0x31c>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d101      	bne.n	8003f00 <HAL_GPIO_Init+0x1f4>
 8003efc:	2307      	movs	r3, #7
 8003efe:	e00e      	b.n	8003f1e <HAL_GPIO_Init+0x212>
 8003f00:	2308      	movs	r3, #8
 8003f02:	e00c      	b.n	8003f1e <HAL_GPIO_Init+0x212>
 8003f04:	2306      	movs	r3, #6
 8003f06:	e00a      	b.n	8003f1e <HAL_GPIO_Init+0x212>
 8003f08:	2305      	movs	r3, #5
 8003f0a:	e008      	b.n	8003f1e <HAL_GPIO_Init+0x212>
 8003f0c:	2304      	movs	r3, #4
 8003f0e:	e006      	b.n	8003f1e <HAL_GPIO_Init+0x212>
 8003f10:	2303      	movs	r3, #3
 8003f12:	e004      	b.n	8003f1e <HAL_GPIO_Init+0x212>
 8003f14:	2302      	movs	r3, #2
 8003f16:	e002      	b.n	8003f1e <HAL_GPIO_Init+0x212>
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e000      	b.n	8003f1e <HAL_GPIO_Init+0x212>
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	697a      	ldr	r2, [r7, #20]
 8003f20:	f002 0203 	and.w	r2, r2, #3
 8003f24:	0092      	lsls	r2, r2, #2
 8003f26:	4093      	lsls	r3, r2
 8003f28:	693a      	ldr	r2, [r7, #16]
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003f2e:	4937      	ldr	r1, [pc, #220]	@ (800400c <HAL_GPIO_Init+0x300>)
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	089b      	lsrs	r3, r3, #2
 8003f34:	3302      	adds	r3, #2
 8003f36:	693a      	ldr	r2, [r7, #16]
 8003f38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003f3c:	4b3b      	ldr	r3, [pc, #236]	@ (800402c <HAL_GPIO_Init+0x320>)
 8003f3e:	689b      	ldr	r3, [r3, #8]
 8003f40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	43db      	mvns	r3, r3
 8003f46:	693a      	ldr	r2, [r7, #16]
 8003f48:	4013      	ands	r3, r2
 8003f4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d003      	beq.n	8003f60 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003f58:	693a      	ldr	r2, [r7, #16]
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003f60:	4a32      	ldr	r2, [pc, #200]	@ (800402c <HAL_GPIO_Init+0x320>)
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003f66:	4b31      	ldr	r3, [pc, #196]	@ (800402c <HAL_GPIO_Init+0x320>)
 8003f68:	68db      	ldr	r3, [r3, #12]
 8003f6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	43db      	mvns	r3, r3
 8003f70:	693a      	ldr	r2, [r7, #16]
 8003f72:	4013      	ands	r3, r2
 8003f74:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d003      	beq.n	8003f8a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003f82:	693a      	ldr	r2, [r7, #16]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	4313      	orrs	r3, r2
 8003f88:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003f8a:	4a28      	ldr	r2, [pc, #160]	@ (800402c <HAL_GPIO_Init+0x320>)
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003f90:	4b26      	ldr	r3, [pc, #152]	@ (800402c <HAL_GPIO_Init+0x320>)
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	43db      	mvns	r3, r3
 8003f9a:	693a      	ldr	r2, [r7, #16]
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d003      	beq.n	8003fb4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003fac:	693a      	ldr	r2, [r7, #16]
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003fb4:	4a1d      	ldr	r2, [pc, #116]	@ (800402c <HAL_GPIO_Init+0x320>)
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003fba:	4b1c      	ldr	r3, [pc, #112]	@ (800402c <HAL_GPIO_Init+0x320>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	43db      	mvns	r3, r3
 8003fc4:	693a      	ldr	r2, [r7, #16]
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d003      	beq.n	8003fde <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003fd6:	693a      	ldr	r2, [r7, #16]
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003fde:	4a13      	ldr	r2, [pc, #76]	@ (800402c <HAL_GPIO_Init+0x320>)
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	3301      	adds	r3, #1
 8003fe8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	fa22 f303 	lsr.w	r3, r2, r3
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	f47f ae91 	bne.w	8003d1c <HAL_GPIO_Init+0x10>
  }
}
 8003ffa:	bf00      	nop
 8003ffc:	bf00      	nop
 8003ffe:	371c      	adds	r7, #28
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr
 8004008:	40021000 	.word	0x40021000
 800400c:	40010000 	.word	0x40010000
 8004010:	48000400 	.word	0x48000400
 8004014:	48000800 	.word	0x48000800
 8004018:	48000c00 	.word	0x48000c00
 800401c:	48001000 	.word	0x48001000
 8004020:	48001400 	.word	0x48001400
 8004024:	48001800 	.word	0x48001800
 8004028:	48001c00 	.word	0x48001c00
 800402c:	40010400 	.word	0x40010400

08004030 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004030:	b480      	push	{r7}
 8004032:	b083      	sub	sp, #12
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
 8004038:	460b      	mov	r3, r1
 800403a:	807b      	strh	r3, [r7, #2]
 800403c:	4613      	mov	r3, r2
 800403e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004040:	787b      	ldrb	r3, [r7, #1]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d003      	beq.n	800404e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004046:	887a      	ldrh	r2, [r7, #2]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800404c:	e002      	b.n	8004054 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800404e:	887a      	ldrh	r2, [r7, #2]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004054:	bf00      	nop
 8004056:	370c      	adds	r7, #12
 8004058:	46bd      	mov	sp, r7
 800405a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405e:	4770      	bx	lr

08004060 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004060:	b480      	push	{r7}
 8004062:	b085      	sub	sp, #20
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
 8004068:	460b      	mov	r3, r1
 800406a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	695b      	ldr	r3, [r3, #20]
 8004070:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004072:	887a      	ldrh	r2, [r7, #2]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	4013      	ands	r3, r2
 8004078:	041a      	lsls	r2, r3, #16
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	43d9      	mvns	r1, r3
 800407e:	887b      	ldrh	r3, [r7, #2]
 8004080:	400b      	ands	r3, r1
 8004082:	431a      	orrs	r2, r3
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	619a      	str	r2, [r3, #24]
}
 8004088:	bf00      	nop
 800408a:	3714      	adds	r7, #20
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr

08004094 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b082      	sub	sp, #8
 8004098:	af00      	add	r7, sp, #0
 800409a:	4603      	mov	r3, r0
 800409c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800409e:	4b08      	ldr	r3, [pc, #32]	@ (80040c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80040a0:	695a      	ldr	r2, [r3, #20]
 80040a2:	88fb      	ldrh	r3, [r7, #6]
 80040a4:	4013      	ands	r3, r2
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d006      	beq.n	80040b8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80040aa:	4a05      	ldr	r2, [pc, #20]	@ (80040c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80040ac:	88fb      	ldrh	r3, [r7, #6]
 80040ae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80040b0:	88fb      	ldrh	r3, [r7, #6]
 80040b2:	4618      	mov	r0, r3
 80040b4:	f7fd f936 	bl	8001324 <HAL_GPIO_EXTI_Callback>
  }
}
 80040b8:	bf00      	nop
 80040ba:	3708      	adds	r7, #8
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}
 80040c0:	40010400 	.word	0x40010400

080040c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b082      	sub	sp, #8
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d101      	bne.n	80040d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	e08d      	b.n	80041f2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d106      	bne.n	80040f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2200      	movs	r2, #0
 80040e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f000 f8b4 	bl	8004258 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2224      	movs	r2, #36	@ 0x24
 80040f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	681a      	ldr	r2, [r3, #0]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f022 0201 	bic.w	r2, r2, #1
 8004106:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	685a      	ldr	r2, [r3, #4]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004114:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	689a      	ldr	r2, [r3, #8]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004124:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	68db      	ldr	r3, [r3, #12]
 800412a:	2b01      	cmp	r3, #1
 800412c:	d107      	bne.n	800413e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	689a      	ldr	r2, [r3, #8]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800413a:	609a      	str	r2, [r3, #8]
 800413c:	e006      	b.n	800414c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	689a      	ldr	r2, [r3, #8]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800414a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	2b02      	cmp	r3, #2
 8004152:	d108      	bne.n	8004166 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	685a      	ldr	r2, [r3, #4]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004162:	605a      	str	r2, [r3, #4]
 8004164:	e007      	b.n	8004176 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	685a      	ldr	r2, [r3, #4]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004174:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	687a      	ldr	r2, [r7, #4]
 800417e:	6812      	ldr	r2, [r2, #0]
 8004180:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004184:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004188:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	68da      	ldr	r2, [r3, #12]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004198:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	691a      	ldr	r2, [r3, #16]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	695b      	ldr	r3, [r3, #20]
 80041a2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	699b      	ldr	r3, [r3, #24]
 80041aa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	430a      	orrs	r2, r1
 80041b2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	69d9      	ldr	r1, [r3, #28]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6a1a      	ldr	r2, [r3, #32]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	430a      	orrs	r2, r1
 80041c2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f042 0201 	orr.w	r2, r2, #1
 80041d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2200      	movs	r2, #0
 80041d8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2220      	movs	r2, #32
 80041de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2200      	movs	r2, #0
 80041ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80041f0:	2300      	movs	r3, #0
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	3708      	adds	r7, #8
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}

080041fa <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80041fa:	b580      	push	{r7, lr}
 80041fc:	b082      	sub	sp, #8
 80041fe:	af00      	add	r7, sp, #0
 8004200:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d101      	bne.n	800420c <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e021      	b.n	8004250 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2224      	movs	r2, #36	@ 0x24
 8004210:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f022 0201 	bic.w	r2, r2, #1
 8004222:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004224:	6878      	ldr	r0, [r7, #4]
 8004226:	f000 f821 	bl	800426c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2200      	movs	r2, #0
 8004234:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2200      	movs	r2, #0
 800423c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2200      	movs	r2, #0
 8004242:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800424e:	2300      	movs	r3, #0
}
 8004250:	4618      	mov	r0, r3
 8004252:	3708      	adds	r7, #8
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}

08004258 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8004258:	b480      	push	{r7}
 800425a:	b083      	sub	sp, #12
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8004260:	bf00      	nop
 8004262:	370c      	adds	r7, #12
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr

0800426c <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 800426c:	b480      	push	{r7}
 800426e:	b083      	sub	sp, #12
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8004274:	bf00      	nop
 8004276:	370c      	adds	r7, #12
 8004278:	46bd      	mov	sp, r7
 800427a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427e:	4770      	bx	lr

08004280 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b088      	sub	sp, #32
 8004284:	af02      	add	r7, sp, #8
 8004286:	60f8      	str	r0, [r7, #12]
 8004288:	4608      	mov	r0, r1
 800428a:	4611      	mov	r1, r2
 800428c:	461a      	mov	r2, r3
 800428e:	4603      	mov	r3, r0
 8004290:	817b      	strh	r3, [r7, #10]
 8004292:	460b      	mov	r3, r1
 8004294:	813b      	strh	r3, [r7, #8]
 8004296:	4613      	mov	r3, r2
 8004298:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	2b20      	cmp	r3, #32
 80042a4:	f040 80f9 	bne.w	800449a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80042a8:	6a3b      	ldr	r3, [r7, #32]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d002      	beq.n	80042b4 <HAL_I2C_Mem_Write+0x34>
 80042ae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d105      	bne.n	80042c0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80042ba:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	e0ed      	b.n	800449c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d101      	bne.n	80042ce <HAL_I2C_Mem_Write+0x4e>
 80042ca:	2302      	movs	r3, #2
 80042cc:	e0e6      	b.n	800449c <HAL_I2C_Mem_Write+0x21c>
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2201      	movs	r2, #1
 80042d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80042d6:	f7ff fbd7 	bl	8003a88 <HAL_GetTick>
 80042da:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	9300      	str	r3, [sp, #0]
 80042e0:	2319      	movs	r3, #25
 80042e2:	2201      	movs	r2, #1
 80042e4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80042e8:	68f8      	ldr	r0, [r7, #12]
 80042ea:	f000 fac3 	bl	8004874 <I2C_WaitOnFlagUntilTimeout>
 80042ee:	4603      	mov	r3, r0
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d001      	beq.n	80042f8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	e0d1      	b.n	800449c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2221      	movs	r2, #33	@ 0x21
 80042fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2240      	movs	r2, #64	@ 0x40
 8004304:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2200      	movs	r2, #0
 800430c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	6a3a      	ldr	r2, [r7, #32]
 8004312:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004318:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2200      	movs	r2, #0
 800431e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004320:	88f8      	ldrh	r0, [r7, #6]
 8004322:	893a      	ldrh	r2, [r7, #8]
 8004324:	8979      	ldrh	r1, [r7, #10]
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	9301      	str	r3, [sp, #4]
 800432a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800432c:	9300      	str	r3, [sp, #0]
 800432e:	4603      	mov	r3, r0
 8004330:	68f8      	ldr	r0, [r7, #12]
 8004332:	f000 f9d3 	bl	80046dc <I2C_RequestMemoryWrite>
 8004336:	4603      	mov	r3, r0
 8004338:	2b00      	cmp	r3, #0
 800433a:	d005      	beq.n	8004348 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2200      	movs	r2, #0
 8004340:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004344:	2301      	movs	r3, #1
 8004346:	e0a9      	b.n	800449c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800434c:	b29b      	uxth	r3, r3
 800434e:	2bff      	cmp	r3, #255	@ 0xff
 8004350:	d90e      	bls.n	8004370 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	22ff      	movs	r2, #255	@ 0xff
 8004356:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800435c:	b2da      	uxtb	r2, r3
 800435e:	8979      	ldrh	r1, [r7, #10]
 8004360:	2300      	movs	r3, #0
 8004362:	9300      	str	r3, [sp, #0]
 8004364:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004368:	68f8      	ldr	r0, [r7, #12]
 800436a:	f000 fc3d 	bl	8004be8 <I2C_TransferConfig>
 800436e:	e00f      	b.n	8004390 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004374:	b29a      	uxth	r2, r3
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800437e:	b2da      	uxtb	r2, r3
 8004380:	8979      	ldrh	r1, [r7, #10]
 8004382:	2300      	movs	r3, #0
 8004384:	9300      	str	r3, [sp, #0]
 8004386:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800438a:	68f8      	ldr	r0, [r7, #12]
 800438c:	f000 fc2c 	bl	8004be8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004390:	697a      	ldr	r2, [r7, #20]
 8004392:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004394:	68f8      	ldr	r0, [r7, #12]
 8004396:	f000 fabc 	bl	8004912 <I2C_WaitOnTXISFlagUntilTimeout>
 800439a:	4603      	mov	r3, r0
 800439c:	2b00      	cmp	r3, #0
 800439e:	d001      	beq.n	80043a4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	e07b      	b.n	800449c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a8:	781a      	ldrb	r2, [r3, #0]
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043b4:	1c5a      	adds	r2, r3, #1
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043be:	b29b      	uxth	r3, r3
 80043c0:	3b01      	subs	r3, #1
 80043c2:	b29a      	uxth	r2, r3
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043cc:	3b01      	subs	r3, #1
 80043ce:	b29a      	uxth	r2, r3
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043d8:	b29b      	uxth	r3, r3
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d034      	beq.n	8004448 <HAL_I2C_Mem_Write+0x1c8>
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d130      	bne.n	8004448 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	9300      	str	r3, [sp, #0]
 80043ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043ec:	2200      	movs	r2, #0
 80043ee:	2180      	movs	r1, #128	@ 0x80
 80043f0:	68f8      	ldr	r0, [r7, #12]
 80043f2:	f000 fa3f 	bl	8004874 <I2C_WaitOnFlagUntilTimeout>
 80043f6:	4603      	mov	r3, r0
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d001      	beq.n	8004400 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	e04d      	b.n	800449c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004404:	b29b      	uxth	r3, r3
 8004406:	2bff      	cmp	r3, #255	@ 0xff
 8004408:	d90e      	bls.n	8004428 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	22ff      	movs	r2, #255	@ 0xff
 800440e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004414:	b2da      	uxtb	r2, r3
 8004416:	8979      	ldrh	r1, [r7, #10]
 8004418:	2300      	movs	r3, #0
 800441a:	9300      	str	r3, [sp, #0]
 800441c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004420:	68f8      	ldr	r0, [r7, #12]
 8004422:	f000 fbe1 	bl	8004be8 <I2C_TransferConfig>
 8004426:	e00f      	b.n	8004448 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800442c:	b29a      	uxth	r2, r3
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004436:	b2da      	uxtb	r2, r3
 8004438:	8979      	ldrh	r1, [r7, #10]
 800443a:	2300      	movs	r3, #0
 800443c:	9300      	str	r3, [sp, #0]
 800443e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004442:	68f8      	ldr	r0, [r7, #12]
 8004444:	f000 fbd0 	bl	8004be8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800444c:	b29b      	uxth	r3, r3
 800444e:	2b00      	cmp	r3, #0
 8004450:	d19e      	bne.n	8004390 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004452:	697a      	ldr	r2, [r7, #20]
 8004454:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004456:	68f8      	ldr	r0, [r7, #12]
 8004458:	f000 faa2 	bl	80049a0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800445c:	4603      	mov	r3, r0
 800445e:	2b00      	cmp	r3, #0
 8004460:	d001      	beq.n	8004466 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e01a      	b.n	800449c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	2220      	movs	r2, #32
 800446c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	6859      	ldr	r1, [r3, #4]
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	4b0a      	ldr	r3, [pc, #40]	@ (80044a4 <HAL_I2C_Mem_Write+0x224>)
 800447a:	400b      	ands	r3, r1
 800447c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2220      	movs	r2, #32
 8004482:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2200      	movs	r2, #0
 800448a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2200      	movs	r2, #0
 8004492:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004496:	2300      	movs	r3, #0
 8004498:	e000      	b.n	800449c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800449a:	2302      	movs	r3, #2
  }
}
 800449c:	4618      	mov	r0, r3
 800449e:	3718      	adds	r7, #24
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bd80      	pop	{r7, pc}
 80044a4:	fe00e800 	.word	0xfe00e800

080044a8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b088      	sub	sp, #32
 80044ac:	af02      	add	r7, sp, #8
 80044ae:	60f8      	str	r0, [r7, #12]
 80044b0:	4608      	mov	r0, r1
 80044b2:	4611      	mov	r1, r2
 80044b4:	461a      	mov	r2, r3
 80044b6:	4603      	mov	r3, r0
 80044b8:	817b      	strh	r3, [r7, #10]
 80044ba:	460b      	mov	r3, r1
 80044bc:	813b      	strh	r3, [r7, #8]
 80044be:	4613      	mov	r3, r2
 80044c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	2b20      	cmp	r3, #32
 80044cc:	f040 80fd 	bne.w	80046ca <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80044d0:	6a3b      	ldr	r3, [r7, #32]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d002      	beq.n	80044dc <HAL_I2C_Mem_Read+0x34>
 80044d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d105      	bne.n	80044e8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80044e2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	e0f1      	b.n	80046cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d101      	bne.n	80044f6 <HAL_I2C_Mem_Read+0x4e>
 80044f2:	2302      	movs	r3, #2
 80044f4:	e0ea      	b.n	80046cc <HAL_I2C_Mem_Read+0x224>
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2201      	movs	r2, #1
 80044fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80044fe:	f7ff fac3 	bl	8003a88 <HAL_GetTick>
 8004502:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	9300      	str	r3, [sp, #0]
 8004508:	2319      	movs	r3, #25
 800450a:	2201      	movs	r2, #1
 800450c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004510:	68f8      	ldr	r0, [r7, #12]
 8004512:	f000 f9af 	bl	8004874 <I2C_WaitOnFlagUntilTimeout>
 8004516:	4603      	mov	r3, r0
 8004518:	2b00      	cmp	r3, #0
 800451a:	d001      	beq.n	8004520 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800451c:	2301      	movs	r3, #1
 800451e:	e0d5      	b.n	80046cc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2222      	movs	r2, #34	@ 0x22
 8004524:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2240      	movs	r2, #64	@ 0x40
 800452c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2200      	movs	r2, #0
 8004534:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	6a3a      	ldr	r2, [r7, #32]
 800453a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004540:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2200      	movs	r2, #0
 8004546:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004548:	88f8      	ldrh	r0, [r7, #6]
 800454a:	893a      	ldrh	r2, [r7, #8]
 800454c:	8979      	ldrh	r1, [r7, #10]
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	9301      	str	r3, [sp, #4]
 8004552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004554:	9300      	str	r3, [sp, #0]
 8004556:	4603      	mov	r3, r0
 8004558:	68f8      	ldr	r0, [r7, #12]
 800455a:	f000 f913 	bl	8004784 <I2C_RequestMemoryRead>
 800455e:	4603      	mov	r3, r0
 8004560:	2b00      	cmp	r3, #0
 8004562:	d005      	beq.n	8004570 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2200      	movs	r2, #0
 8004568:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	e0ad      	b.n	80046cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004574:	b29b      	uxth	r3, r3
 8004576:	2bff      	cmp	r3, #255	@ 0xff
 8004578:	d90e      	bls.n	8004598 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	22ff      	movs	r2, #255	@ 0xff
 800457e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004584:	b2da      	uxtb	r2, r3
 8004586:	8979      	ldrh	r1, [r7, #10]
 8004588:	4b52      	ldr	r3, [pc, #328]	@ (80046d4 <HAL_I2C_Mem_Read+0x22c>)
 800458a:	9300      	str	r3, [sp, #0]
 800458c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004590:	68f8      	ldr	r0, [r7, #12]
 8004592:	f000 fb29 	bl	8004be8 <I2C_TransferConfig>
 8004596:	e00f      	b.n	80045b8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800459c:	b29a      	uxth	r2, r3
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045a6:	b2da      	uxtb	r2, r3
 80045a8:	8979      	ldrh	r1, [r7, #10]
 80045aa:	4b4a      	ldr	r3, [pc, #296]	@ (80046d4 <HAL_I2C_Mem_Read+0x22c>)
 80045ac:	9300      	str	r3, [sp, #0]
 80045ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80045b2:	68f8      	ldr	r0, [r7, #12]
 80045b4:	f000 fb18 	bl	8004be8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	9300      	str	r3, [sp, #0]
 80045bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045be:	2200      	movs	r2, #0
 80045c0:	2104      	movs	r1, #4
 80045c2:	68f8      	ldr	r0, [r7, #12]
 80045c4:	f000 f956 	bl	8004874 <I2C_WaitOnFlagUntilTimeout>
 80045c8:	4603      	mov	r3, r0
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d001      	beq.n	80045d2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	e07c      	b.n	80046cc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045dc:	b2d2      	uxtb	r2, r2
 80045de:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e4:	1c5a      	adds	r2, r3, #1
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045ee:	3b01      	subs	r3, #1
 80045f0:	b29a      	uxth	r2, r3
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045fa:	b29b      	uxth	r3, r3
 80045fc:	3b01      	subs	r3, #1
 80045fe:	b29a      	uxth	r2, r3
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004608:	b29b      	uxth	r3, r3
 800460a:	2b00      	cmp	r3, #0
 800460c:	d034      	beq.n	8004678 <HAL_I2C_Mem_Read+0x1d0>
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004612:	2b00      	cmp	r3, #0
 8004614:	d130      	bne.n	8004678 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	9300      	str	r3, [sp, #0]
 800461a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800461c:	2200      	movs	r2, #0
 800461e:	2180      	movs	r1, #128	@ 0x80
 8004620:	68f8      	ldr	r0, [r7, #12]
 8004622:	f000 f927 	bl	8004874 <I2C_WaitOnFlagUntilTimeout>
 8004626:	4603      	mov	r3, r0
 8004628:	2b00      	cmp	r3, #0
 800462a:	d001      	beq.n	8004630 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	e04d      	b.n	80046cc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004634:	b29b      	uxth	r3, r3
 8004636:	2bff      	cmp	r3, #255	@ 0xff
 8004638:	d90e      	bls.n	8004658 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	22ff      	movs	r2, #255	@ 0xff
 800463e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004644:	b2da      	uxtb	r2, r3
 8004646:	8979      	ldrh	r1, [r7, #10]
 8004648:	2300      	movs	r3, #0
 800464a:	9300      	str	r3, [sp, #0]
 800464c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004650:	68f8      	ldr	r0, [r7, #12]
 8004652:	f000 fac9 	bl	8004be8 <I2C_TransferConfig>
 8004656:	e00f      	b.n	8004678 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800465c:	b29a      	uxth	r2, r3
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004666:	b2da      	uxtb	r2, r3
 8004668:	8979      	ldrh	r1, [r7, #10]
 800466a:	2300      	movs	r3, #0
 800466c:	9300      	str	r3, [sp, #0]
 800466e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004672:	68f8      	ldr	r0, [r7, #12]
 8004674:	f000 fab8 	bl	8004be8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800467c:	b29b      	uxth	r3, r3
 800467e:	2b00      	cmp	r3, #0
 8004680:	d19a      	bne.n	80045b8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004682:	697a      	ldr	r2, [r7, #20]
 8004684:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004686:	68f8      	ldr	r0, [r7, #12]
 8004688:	f000 f98a 	bl	80049a0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800468c:	4603      	mov	r3, r0
 800468e:	2b00      	cmp	r3, #0
 8004690:	d001      	beq.n	8004696 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004692:	2301      	movs	r3, #1
 8004694:	e01a      	b.n	80046cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	2220      	movs	r2, #32
 800469c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	6859      	ldr	r1, [r3, #4]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	4b0b      	ldr	r3, [pc, #44]	@ (80046d8 <HAL_I2C_Mem_Read+0x230>)
 80046aa:	400b      	ands	r3, r1
 80046ac:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2220      	movs	r2, #32
 80046b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2200      	movs	r2, #0
 80046ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2200      	movs	r2, #0
 80046c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80046c6:	2300      	movs	r3, #0
 80046c8:	e000      	b.n	80046cc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80046ca:	2302      	movs	r3, #2
  }
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3718      	adds	r7, #24
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	80002400 	.word	0x80002400
 80046d8:	fe00e800 	.word	0xfe00e800

080046dc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b086      	sub	sp, #24
 80046e0:	af02      	add	r7, sp, #8
 80046e2:	60f8      	str	r0, [r7, #12]
 80046e4:	4608      	mov	r0, r1
 80046e6:	4611      	mov	r1, r2
 80046e8:	461a      	mov	r2, r3
 80046ea:	4603      	mov	r3, r0
 80046ec:	817b      	strh	r3, [r7, #10]
 80046ee:	460b      	mov	r3, r1
 80046f0:	813b      	strh	r3, [r7, #8]
 80046f2:	4613      	mov	r3, r2
 80046f4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80046f6:	88fb      	ldrh	r3, [r7, #6]
 80046f8:	b2da      	uxtb	r2, r3
 80046fa:	8979      	ldrh	r1, [r7, #10]
 80046fc:	4b20      	ldr	r3, [pc, #128]	@ (8004780 <I2C_RequestMemoryWrite+0xa4>)
 80046fe:	9300      	str	r3, [sp, #0]
 8004700:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004704:	68f8      	ldr	r0, [r7, #12]
 8004706:	f000 fa6f 	bl	8004be8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800470a:	69fa      	ldr	r2, [r7, #28]
 800470c:	69b9      	ldr	r1, [r7, #24]
 800470e:	68f8      	ldr	r0, [r7, #12]
 8004710:	f000 f8ff 	bl	8004912 <I2C_WaitOnTXISFlagUntilTimeout>
 8004714:	4603      	mov	r3, r0
 8004716:	2b00      	cmp	r3, #0
 8004718:	d001      	beq.n	800471e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	e02c      	b.n	8004778 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800471e:	88fb      	ldrh	r3, [r7, #6]
 8004720:	2b01      	cmp	r3, #1
 8004722:	d105      	bne.n	8004730 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004724:	893b      	ldrh	r3, [r7, #8]
 8004726:	b2da      	uxtb	r2, r3
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	629a      	str	r2, [r3, #40]	@ 0x28
 800472e:	e015      	b.n	800475c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004730:	893b      	ldrh	r3, [r7, #8]
 8004732:	0a1b      	lsrs	r3, r3, #8
 8004734:	b29b      	uxth	r3, r3
 8004736:	b2da      	uxtb	r2, r3
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800473e:	69fa      	ldr	r2, [r7, #28]
 8004740:	69b9      	ldr	r1, [r7, #24]
 8004742:	68f8      	ldr	r0, [r7, #12]
 8004744:	f000 f8e5 	bl	8004912 <I2C_WaitOnTXISFlagUntilTimeout>
 8004748:	4603      	mov	r3, r0
 800474a:	2b00      	cmp	r3, #0
 800474c:	d001      	beq.n	8004752 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e012      	b.n	8004778 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004752:	893b      	ldrh	r3, [r7, #8]
 8004754:	b2da      	uxtb	r2, r3
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800475c:	69fb      	ldr	r3, [r7, #28]
 800475e:	9300      	str	r3, [sp, #0]
 8004760:	69bb      	ldr	r3, [r7, #24]
 8004762:	2200      	movs	r2, #0
 8004764:	2180      	movs	r1, #128	@ 0x80
 8004766:	68f8      	ldr	r0, [r7, #12]
 8004768:	f000 f884 	bl	8004874 <I2C_WaitOnFlagUntilTimeout>
 800476c:	4603      	mov	r3, r0
 800476e:	2b00      	cmp	r3, #0
 8004770:	d001      	beq.n	8004776 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e000      	b.n	8004778 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004776:	2300      	movs	r3, #0
}
 8004778:	4618      	mov	r0, r3
 800477a:	3710      	adds	r7, #16
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}
 8004780:	80002000 	.word	0x80002000

08004784 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b086      	sub	sp, #24
 8004788:	af02      	add	r7, sp, #8
 800478a:	60f8      	str	r0, [r7, #12]
 800478c:	4608      	mov	r0, r1
 800478e:	4611      	mov	r1, r2
 8004790:	461a      	mov	r2, r3
 8004792:	4603      	mov	r3, r0
 8004794:	817b      	strh	r3, [r7, #10]
 8004796:	460b      	mov	r3, r1
 8004798:	813b      	strh	r3, [r7, #8]
 800479a:	4613      	mov	r3, r2
 800479c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800479e:	88fb      	ldrh	r3, [r7, #6]
 80047a0:	b2da      	uxtb	r2, r3
 80047a2:	8979      	ldrh	r1, [r7, #10]
 80047a4:	4b20      	ldr	r3, [pc, #128]	@ (8004828 <I2C_RequestMemoryRead+0xa4>)
 80047a6:	9300      	str	r3, [sp, #0]
 80047a8:	2300      	movs	r3, #0
 80047aa:	68f8      	ldr	r0, [r7, #12]
 80047ac:	f000 fa1c 	bl	8004be8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80047b0:	69fa      	ldr	r2, [r7, #28]
 80047b2:	69b9      	ldr	r1, [r7, #24]
 80047b4:	68f8      	ldr	r0, [r7, #12]
 80047b6:	f000 f8ac 	bl	8004912 <I2C_WaitOnTXISFlagUntilTimeout>
 80047ba:	4603      	mov	r3, r0
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d001      	beq.n	80047c4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80047c0:	2301      	movs	r3, #1
 80047c2:	e02c      	b.n	800481e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80047c4:	88fb      	ldrh	r3, [r7, #6]
 80047c6:	2b01      	cmp	r3, #1
 80047c8:	d105      	bne.n	80047d6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80047ca:	893b      	ldrh	r3, [r7, #8]
 80047cc:	b2da      	uxtb	r2, r3
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	629a      	str	r2, [r3, #40]	@ 0x28
 80047d4:	e015      	b.n	8004802 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80047d6:	893b      	ldrh	r3, [r7, #8]
 80047d8:	0a1b      	lsrs	r3, r3, #8
 80047da:	b29b      	uxth	r3, r3
 80047dc:	b2da      	uxtb	r2, r3
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80047e4:	69fa      	ldr	r2, [r7, #28]
 80047e6:	69b9      	ldr	r1, [r7, #24]
 80047e8:	68f8      	ldr	r0, [r7, #12]
 80047ea:	f000 f892 	bl	8004912 <I2C_WaitOnTXISFlagUntilTimeout>
 80047ee:	4603      	mov	r3, r0
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d001      	beq.n	80047f8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80047f4:	2301      	movs	r3, #1
 80047f6:	e012      	b.n	800481e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80047f8:	893b      	ldrh	r3, [r7, #8]
 80047fa:	b2da      	uxtb	r2, r3
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004802:	69fb      	ldr	r3, [r7, #28]
 8004804:	9300      	str	r3, [sp, #0]
 8004806:	69bb      	ldr	r3, [r7, #24]
 8004808:	2200      	movs	r2, #0
 800480a:	2140      	movs	r1, #64	@ 0x40
 800480c:	68f8      	ldr	r0, [r7, #12]
 800480e:	f000 f831 	bl	8004874 <I2C_WaitOnFlagUntilTimeout>
 8004812:	4603      	mov	r3, r0
 8004814:	2b00      	cmp	r3, #0
 8004816:	d001      	beq.n	800481c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004818:	2301      	movs	r3, #1
 800481a:	e000      	b.n	800481e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800481c:	2300      	movs	r3, #0
}
 800481e:	4618      	mov	r0, r3
 8004820:	3710      	adds	r7, #16
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}
 8004826:	bf00      	nop
 8004828:	80002000 	.word	0x80002000

0800482c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800482c:	b480      	push	{r7}
 800482e:	b083      	sub	sp, #12
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	699b      	ldr	r3, [r3, #24]
 800483a:	f003 0302 	and.w	r3, r3, #2
 800483e:	2b02      	cmp	r3, #2
 8004840:	d103      	bne.n	800484a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	2200      	movs	r2, #0
 8004848:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	699b      	ldr	r3, [r3, #24]
 8004850:	f003 0301 	and.w	r3, r3, #1
 8004854:	2b01      	cmp	r3, #1
 8004856:	d007      	beq.n	8004868 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	699a      	ldr	r2, [r3, #24]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f042 0201 	orr.w	r2, r2, #1
 8004866:	619a      	str	r2, [r3, #24]
  }
}
 8004868:	bf00      	nop
 800486a:	370c      	adds	r7, #12
 800486c:	46bd      	mov	sp, r7
 800486e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004872:	4770      	bx	lr

08004874 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b084      	sub	sp, #16
 8004878:	af00      	add	r7, sp, #0
 800487a:	60f8      	str	r0, [r7, #12]
 800487c:	60b9      	str	r1, [r7, #8]
 800487e:	603b      	str	r3, [r7, #0]
 8004880:	4613      	mov	r3, r2
 8004882:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004884:	e031      	b.n	80048ea <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800488c:	d02d      	beq.n	80048ea <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800488e:	f7ff f8fb 	bl	8003a88 <HAL_GetTick>
 8004892:	4602      	mov	r2, r0
 8004894:	69bb      	ldr	r3, [r7, #24]
 8004896:	1ad3      	subs	r3, r2, r3
 8004898:	683a      	ldr	r2, [r7, #0]
 800489a:	429a      	cmp	r2, r3
 800489c:	d302      	bcc.n	80048a4 <I2C_WaitOnFlagUntilTimeout+0x30>
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d122      	bne.n	80048ea <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	699a      	ldr	r2, [r3, #24]
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	4013      	ands	r3, r2
 80048ae:	68ba      	ldr	r2, [r7, #8]
 80048b0:	429a      	cmp	r2, r3
 80048b2:	bf0c      	ite	eq
 80048b4:	2301      	moveq	r3, #1
 80048b6:	2300      	movne	r3, #0
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	461a      	mov	r2, r3
 80048bc:	79fb      	ldrb	r3, [r7, #7]
 80048be:	429a      	cmp	r2, r3
 80048c0:	d113      	bne.n	80048ea <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048c6:	f043 0220 	orr.w	r2, r3, #32
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2220      	movs	r2, #32
 80048d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2200      	movs	r2, #0
 80048da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2200      	movs	r2, #0
 80048e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	e00f      	b.n	800490a <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	699a      	ldr	r2, [r3, #24]
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	4013      	ands	r3, r2
 80048f4:	68ba      	ldr	r2, [r7, #8]
 80048f6:	429a      	cmp	r2, r3
 80048f8:	bf0c      	ite	eq
 80048fa:	2301      	moveq	r3, #1
 80048fc:	2300      	movne	r3, #0
 80048fe:	b2db      	uxtb	r3, r3
 8004900:	461a      	mov	r2, r3
 8004902:	79fb      	ldrb	r3, [r7, #7]
 8004904:	429a      	cmp	r2, r3
 8004906:	d0be      	beq.n	8004886 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004908:	2300      	movs	r3, #0
}
 800490a:	4618      	mov	r0, r3
 800490c:	3710      	adds	r7, #16
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}

08004912 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004912:	b580      	push	{r7, lr}
 8004914:	b084      	sub	sp, #16
 8004916:	af00      	add	r7, sp, #0
 8004918:	60f8      	str	r0, [r7, #12]
 800491a:	60b9      	str	r1, [r7, #8]
 800491c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800491e:	e033      	b.n	8004988 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004920:	687a      	ldr	r2, [r7, #4]
 8004922:	68b9      	ldr	r1, [r7, #8]
 8004924:	68f8      	ldr	r0, [r7, #12]
 8004926:	f000 f87f 	bl	8004a28 <I2C_IsErrorOccurred>
 800492a:	4603      	mov	r3, r0
 800492c:	2b00      	cmp	r3, #0
 800492e:	d001      	beq.n	8004934 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004930:	2301      	movs	r3, #1
 8004932:	e031      	b.n	8004998 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	f1b3 3fff 	cmp.w	r3, #4294967295
 800493a:	d025      	beq.n	8004988 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800493c:	f7ff f8a4 	bl	8003a88 <HAL_GetTick>
 8004940:	4602      	mov	r2, r0
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	1ad3      	subs	r3, r2, r3
 8004946:	68ba      	ldr	r2, [r7, #8]
 8004948:	429a      	cmp	r2, r3
 800494a:	d302      	bcc.n	8004952 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d11a      	bne.n	8004988 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	699b      	ldr	r3, [r3, #24]
 8004958:	f003 0302 	and.w	r3, r3, #2
 800495c:	2b02      	cmp	r3, #2
 800495e:	d013      	beq.n	8004988 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004964:	f043 0220 	orr.w	r2, r3, #32
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2220      	movs	r2, #32
 8004970:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	2200      	movs	r2, #0
 8004978:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2200      	movs	r2, #0
 8004980:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004984:	2301      	movs	r3, #1
 8004986:	e007      	b.n	8004998 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	699b      	ldr	r3, [r3, #24]
 800498e:	f003 0302 	and.w	r3, r3, #2
 8004992:	2b02      	cmp	r3, #2
 8004994:	d1c4      	bne.n	8004920 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004996:	2300      	movs	r3, #0
}
 8004998:	4618      	mov	r0, r3
 800499a:	3710      	adds	r7, #16
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}

080049a0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b084      	sub	sp, #16
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	60f8      	str	r0, [r7, #12]
 80049a8:	60b9      	str	r1, [r7, #8]
 80049aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80049ac:	e02f      	b.n	8004a0e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80049ae:	687a      	ldr	r2, [r7, #4]
 80049b0:	68b9      	ldr	r1, [r7, #8]
 80049b2:	68f8      	ldr	r0, [r7, #12]
 80049b4:	f000 f838 	bl	8004a28 <I2C_IsErrorOccurred>
 80049b8:	4603      	mov	r3, r0
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d001      	beq.n	80049c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e02d      	b.n	8004a1e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049c2:	f7ff f861 	bl	8003a88 <HAL_GetTick>
 80049c6:	4602      	mov	r2, r0
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	1ad3      	subs	r3, r2, r3
 80049cc:	68ba      	ldr	r2, [r7, #8]
 80049ce:	429a      	cmp	r2, r3
 80049d0:	d302      	bcc.n	80049d8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d11a      	bne.n	8004a0e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	699b      	ldr	r3, [r3, #24]
 80049de:	f003 0320 	and.w	r3, r3, #32
 80049e2:	2b20      	cmp	r3, #32
 80049e4:	d013      	beq.n	8004a0e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049ea:	f043 0220 	orr.w	r2, r3, #32
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	2220      	movs	r2, #32
 80049f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2200      	movs	r2, #0
 80049fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	2200      	movs	r2, #0
 8004a06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e007      	b.n	8004a1e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	699b      	ldr	r3, [r3, #24]
 8004a14:	f003 0320 	and.w	r3, r3, #32
 8004a18:	2b20      	cmp	r3, #32
 8004a1a:	d1c8      	bne.n	80049ae <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004a1c:	2300      	movs	r3, #0
}
 8004a1e:	4618      	mov	r0, r3
 8004a20:	3710      	adds	r7, #16
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}
	...

08004a28 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b08a      	sub	sp, #40	@ 0x28
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	60f8      	str	r0, [r7, #12]
 8004a30:	60b9      	str	r1, [r7, #8]
 8004a32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a34:	2300      	movs	r3, #0
 8004a36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	699b      	ldr	r3, [r3, #24]
 8004a40:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004a42:	2300      	movs	r3, #0
 8004a44:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004a4a:	69bb      	ldr	r3, [r7, #24]
 8004a4c:	f003 0310 	and.w	r3, r3, #16
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d068      	beq.n	8004b26 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	2210      	movs	r2, #16
 8004a5a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004a5c:	e049      	b.n	8004af2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a64:	d045      	beq.n	8004af2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004a66:	f7ff f80f 	bl	8003a88 <HAL_GetTick>
 8004a6a:	4602      	mov	r2, r0
 8004a6c:	69fb      	ldr	r3, [r7, #28]
 8004a6e:	1ad3      	subs	r3, r2, r3
 8004a70:	68ba      	ldr	r2, [r7, #8]
 8004a72:	429a      	cmp	r2, r3
 8004a74:	d302      	bcc.n	8004a7c <I2C_IsErrorOccurred+0x54>
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d13a      	bne.n	8004af2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a86:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004a8e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	699b      	ldr	r3, [r3, #24]
 8004a96:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004a9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a9e:	d121      	bne.n	8004ae4 <I2C_IsErrorOccurred+0xbc>
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004aa6:	d01d      	beq.n	8004ae4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004aa8:	7cfb      	ldrb	r3, [r7, #19]
 8004aaa:	2b20      	cmp	r3, #32
 8004aac:	d01a      	beq.n	8004ae4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	685a      	ldr	r2, [r3, #4]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004abc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004abe:	f7fe ffe3 	bl	8003a88 <HAL_GetTick>
 8004ac2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004ac4:	e00e      	b.n	8004ae4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004ac6:	f7fe ffdf 	bl	8003a88 <HAL_GetTick>
 8004aca:	4602      	mov	r2, r0
 8004acc:	69fb      	ldr	r3, [r7, #28]
 8004ace:	1ad3      	subs	r3, r2, r3
 8004ad0:	2b19      	cmp	r3, #25
 8004ad2:	d907      	bls.n	8004ae4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004ad4:	6a3b      	ldr	r3, [r7, #32]
 8004ad6:	f043 0320 	orr.w	r3, r3, #32
 8004ada:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004adc:	2301      	movs	r3, #1
 8004ade:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004ae2:	e006      	b.n	8004af2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	699b      	ldr	r3, [r3, #24]
 8004aea:	f003 0320 	and.w	r3, r3, #32
 8004aee:	2b20      	cmp	r3, #32
 8004af0:	d1e9      	bne.n	8004ac6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	699b      	ldr	r3, [r3, #24]
 8004af8:	f003 0320 	and.w	r3, r3, #32
 8004afc:	2b20      	cmp	r3, #32
 8004afe:	d003      	beq.n	8004b08 <I2C_IsErrorOccurred+0xe0>
 8004b00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d0aa      	beq.n	8004a5e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004b08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d103      	bne.n	8004b18 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	2220      	movs	r2, #32
 8004b16:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004b18:	6a3b      	ldr	r3, [r7, #32]
 8004b1a:	f043 0304 	orr.w	r3, r3, #4
 8004b1e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	699b      	ldr	r3, [r3, #24]
 8004b2c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004b2e:	69bb      	ldr	r3, [r7, #24]
 8004b30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d00b      	beq.n	8004b50 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004b38:	6a3b      	ldr	r3, [r7, #32]
 8004b3a:	f043 0301 	orr.w	r3, r3, #1
 8004b3e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004b48:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004b50:	69bb      	ldr	r3, [r7, #24]
 8004b52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d00b      	beq.n	8004b72 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004b5a:	6a3b      	ldr	r3, [r7, #32]
 8004b5c:	f043 0308 	orr.w	r3, r3, #8
 8004b60:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004b6a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004b72:	69bb      	ldr	r3, [r7, #24]
 8004b74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d00b      	beq.n	8004b94 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004b7c:	6a3b      	ldr	r3, [r7, #32]
 8004b7e:	f043 0302 	orr.w	r3, r3, #2
 8004b82:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b8c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004b8e:	2301      	movs	r3, #1
 8004b90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004b94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d01c      	beq.n	8004bd6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004b9c:	68f8      	ldr	r0, [r7, #12]
 8004b9e:	f7ff fe45 	bl	800482c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	6859      	ldr	r1, [r3, #4]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	4b0d      	ldr	r3, [pc, #52]	@ (8004be4 <I2C_IsErrorOccurred+0x1bc>)
 8004bae:	400b      	ands	r3, r1
 8004bb0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004bb6:	6a3b      	ldr	r3, [r7, #32]
 8004bb8:	431a      	orrs	r2, r3
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2220      	movs	r2, #32
 8004bc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004bd6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004bda:	4618      	mov	r0, r3
 8004bdc:	3728      	adds	r7, #40	@ 0x28
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}
 8004be2:	bf00      	nop
 8004be4:	fe00e800 	.word	0xfe00e800

08004be8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004be8:	b480      	push	{r7}
 8004bea:	b087      	sub	sp, #28
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	60f8      	str	r0, [r7, #12]
 8004bf0:	607b      	str	r3, [r7, #4]
 8004bf2:	460b      	mov	r3, r1
 8004bf4:	817b      	strh	r3, [r7, #10]
 8004bf6:	4613      	mov	r3, r2
 8004bf8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004bfa:	897b      	ldrh	r3, [r7, #10]
 8004bfc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004c00:	7a7b      	ldrb	r3, [r7, #9]
 8004c02:	041b      	lsls	r3, r3, #16
 8004c04:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004c08:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004c0e:	6a3b      	ldr	r3, [r7, #32]
 8004c10:	4313      	orrs	r3, r2
 8004c12:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004c16:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	685a      	ldr	r2, [r3, #4]
 8004c1e:	6a3b      	ldr	r3, [r7, #32]
 8004c20:	0d5b      	lsrs	r3, r3, #21
 8004c22:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004c26:	4b08      	ldr	r3, [pc, #32]	@ (8004c48 <I2C_TransferConfig+0x60>)
 8004c28:	430b      	orrs	r3, r1
 8004c2a:	43db      	mvns	r3, r3
 8004c2c:	ea02 0103 	and.w	r1, r2, r3
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	697a      	ldr	r2, [r7, #20]
 8004c36:	430a      	orrs	r2, r1
 8004c38:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004c3a:	bf00      	nop
 8004c3c:	371c      	adds	r7, #28
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c44:	4770      	bx	lr
 8004c46:	bf00      	nop
 8004c48:	03ff63ff 	.word	0x03ff63ff

08004c4c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b083      	sub	sp, #12
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
 8004c54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	2b20      	cmp	r3, #32
 8004c60:	d138      	bne.n	8004cd4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c68:	2b01      	cmp	r3, #1
 8004c6a:	d101      	bne.n	8004c70 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004c6c:	2302      	movs	r3, #2
 8004c6e:	e032      	b.n	8004cd6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2201      	movs	r2, #1
 8004c74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2224      	movs	r2, #36	@ 0x24
 8004c7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f022 0201 	bic.w	r2, r2, #1
 8004c8e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	681a      	ldr	r2, [r3, #0]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004c9e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	6819      	ldr	r1, [r3, #0]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	683a      	ldr	r2, [r7, #0]
 8004cac:	430a      	orrs	r2, r1
 8004cae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	681a      	ldr	r2, [r3, #0]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f042 0201 	orr.w	r2, r2, #1
 8004cbe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2220      	movs	r2, #32
 8004cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	e000      	b.n	8004cd6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004cd4:	2302      	movs	r3, #2
  }
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	370c      	adds	r7, #12
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce0:	4770      	bx	lr
	...

08004ce4 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004ce8:	4b05      	ldr	r3, [pc, #20]	@ (8004d00 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a04      	ldr	r2, [pc, #16]	@ (8004d00 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004cee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cf2:	6013      	str	r3, [r2, #0]
}
 8004cf4:	bf00      	nop
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr
 8004cfe:	bf00      	nop
 8004d00:	40007000 	.word	0x40007000

08004d04 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004d04:	b480      	push	{r7}
 8004d06:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004d08:	4b0d      	ldr	r3, [pc, #52]	@ (8004d40 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004d10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d14:	d102      	bne.n	8004d1c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004d16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004d1a:	e00b      	b.n	8004d34 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004d1c:	4b08      	ldr	r3, [pc, #32]	@ (8004d40 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004d1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d2a:	d102      	bne.n	8004d32 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004d2c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004d30:	e000      	b.n	8004d34 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8004d32:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	46bd      	mov	sp, r7
 8004d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3c:	4770      	bx	lr
 8004d3e:	bf00      	nop
 8004d40:	40007000 	.word	0x40007000

08004d44 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b085      	sub	sp, #20
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d141      	bne.n	8004dd6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004d52:	4b4b      	ldr	r3, [pc, #300]	@ (8004e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004d5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d5e:	d131      	bne.n	8004dc4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004d60:	4b47      	ldr	r3, [pc, #284]	@ (8004e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d66:	4a46      	ldr	r2, [pc, #280]	@ (8004e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d6c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004d70:	4b43      	ldr	r3, [pc, #268]	@ (8004e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004d78:	4a41      	ldr	r2, [pc, #260]	@ (8004e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d7a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004d7e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004d80:	4b40      	ldr	r3, [pc, #256]	@ (8004e84 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	2232      	movs	r2, #50	@ 0x32
 8004d86:	fb02 f303 	mul.w	r3, r2, r3
 8004d8a:	4a3f      	ldr	r2, [pc, #252]	@ (8004e88 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004d8c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d90:	0c9b      	lsrs	r3, r3, #18
 8004d92:	3301      	adds	r3, #1
 8004d94:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004d96:	e002      	b.n	8004d9e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	3b01      	subs	r3, #1
 8004d9c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004d9e:	4b38      	ldr	r3, [pc, #224]	@ (8004e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004da0:	695b      	ldr	r3, [r3, #20]
 8004da2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004da6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004daa:	d102      	bne.n	8004db2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d1f2      	bne.n	8004d98 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004db2:	4b33      	ldr	r3, [pc, #204]	@ (8004e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004db4:	695b      	ldr	r3, [r3, #20]
 8004db6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004dba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dbe:	d158      	bne.n	8004e72 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004dc0:	2303      	movs	r3, #3
 8004dc2:	e057      	b.n	8004e74 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004dc4:	4b2e      	ldr	r3, [pc, #184]	@ (8004e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004dca:	4a2d      	ldr	r2, [pc, #180]	@ (8004e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dcc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004dd0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004dd4:	e04d      	b.n	8004e72 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ddc:	d141      	bne.n	8004e62 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004dde:	4b28      	ldr	r3, [pc, #160]	@ (8004e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004de6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dea:	d131      	bne.n	8004e50 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004dec:	4b24      	ldr	r3, [pc, #144]	@ (8004e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004df2:	4a23      	ldr	r2, [pc, #140]	@ (8004e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004df4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004df8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004dfc:	4b20      	ldr	r3, [pc, #128]	@ (8004e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004e04:	4a1e      	ldr	r2, [pc, #120]	@ (8004e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e06:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004e0a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004e0c:	4b1d      	ldr	r3, [pc, #116]	@ (8004e84 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	2232      	movs	r2, #50	@ 0x32
 8004e12:	fb02 f303 	mul.w	r3, r2, r3
 8004e16:	4a1c      	ldr	r2, [pc, #112]	@ (8004e88 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004e18:	fba2 2303 	umull	r2, r3, r2, r3
 8004e1c:	0c9b      	lsrs	r3, r3, #18
 8004e1e:	3301      	adds	r3, #1
 8004e20:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e22:	e002      	b.n	8004e2a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	3b01      	subs	r3, #1
 8004e28:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004e2a:	4b15      	ldr	r3, [pc, #84]	@ (8004e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e2c:	695b      	ldr	r3, [r3, #20]
 8004e2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e36:	d102      	bne.n	8004e3e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d1f2      	bne.n	8004e24 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004e3e:	4b10      	ldr	r3, [pc, #64]	@ (8004e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e40:	695b      	ldr	r3, [r3, #20]
 8004e42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e4a:	d112      	bne.n	8004e72 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004e4c:	2303      	movs	r3, #3
 8004e4e:	e011      	b.n	8004e74 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004e50:	4b0b      	ldr	r3, [pc, #44]	@ (8004e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e56:	4a0a      	ldr	r2, [pc, #40]	@ (8004e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e5c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004e60:	e007      	b.n	8004e72 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004e62:	4b07      	ldr	r3, [pc, #28]	@ (8004e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004e6a:	4a05      	ldr	r2, [pc, #20]	@ (8004e80 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e6c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004e70:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004e72:	2300      	movs	r3, #0
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	3714      	adds	r7, #20
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7e:	4770      	bx	lr
 8004e80:	40007000 	.word	0x40007000
 8004e84:	20000000 	.word	0x20000000
 8004e88:	431bde83 	.word	0x431bde83

08004e8c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b088      	sub	sp, #32
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d102      	bne.n	8004ea0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	f000 bc08 	b.w	80056b0 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ea0:	4b96      	ldr	r3, [pc, #600]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	f003 030c 	and.w	r3, r3, #12
 8004ea8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004eaa:	4b94      	ldr	r3, [pc, #592]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 8004eac:	68db      	ldr	r3, [r3, #12]
 8004eae:	f003 0303 	and.w	r3, r3, #3
 8004eb2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f003 0310 	and.w	r3, r3, #16
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	f000 80e4 	beq.w	800508a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004ec2:	69bb      	ldr	r3, [r7, #24]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d007      	beq.n	8004ed8 <HAL_RCC_OscConfig+0x4c>
 8004ec8:	69bb      	ldr	r3, [r7, #24]
 8004eca:	2b0c      	cmp	r3, #12
 8004ecc:	f040 808b 	bne.w	8004fe6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	f040 8087 	bne.w	8004fe6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004ed8:	4b88      	ldr	r3, [pc, #544]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f003 0302 	and.w	r3, r3, #2
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d005      	beq.n	8004ef0 <HAL_RCC_OscConfig+0x64>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	699b      	ldr	r3, [r3, #24]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d101      	bne.n	8004ef0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004eec:	2301      	movs	r3, #1
 8004eee:	e3df      	b.n	80056b0 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6a1a      	ldr	r2, [r3, #32]
 8004ef4:	4b81      	ldr	r3, [pc, #516]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f003 0308 	and.w	r3, r3, #8
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d004      	beq.n	8004f0a <HAL_RCC_OscConfig+0x7e>
 8004f00:	4b7e      	ldr	r3, [pc, #504]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f08:	e005      	b.n	8004f16 <HAL_RCC_OscConfig+0x8a>
 8004f0a:	4b7c      	ldr	r3, [pc, #496]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 8004f0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f10:	091b      	lsrs	r3, r3, #4
 8004f12:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d223      	bcs.n	8004f62 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6a1b      	ldr	r3, [r3, #32]
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f000 fdcc 	bl	8005abc <RCC_SetFlashLatencyFromMSIRange>
 8004f24:	4603      	mov	r3, r0
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d001      	beq.n	8004f2e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e3c0      	b.n	80056b0 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004f2e:	4b73      	ldr	r3, [pc, #460]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a72      	ldr	r2, [pc, #456]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 8004f34:	f043 0308 	orr.w	r3, r3, #8
 8004f38:	6013      	str	r3, [r2, #0]
 8004f3a:	4b70      	ldr	r3, [pc, #448]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6a1b      	ldr	r3, [r3, #32]
 8004f46:	496d      	ldr	r1, [pc, #436]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004f4c:	4b6b      	ldr	r3, [pc, #428]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	69db      	ldr	r3, [r3, #28]
 8004f58:	021b      	lsls	r3, r3, #8
 8004f5a:	4968      	ldr	r1, [pc, #416]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	604b      	str	r3, [r1, #4]
 8004f60:	e025      	b.n	8004fae <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004f62:	4b66      	ldr	r3, [pc, #408]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a65      	ldr	r2, [pc, #404]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 8004f68:	f043 0308 	orr.w	r3, r3, #8
 8004f6c:	6013      	str	r3, [r2, #0]
 8004f6e:	4b63      	ldr	r3, [pc, #396]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6a1b      	ldr	r3, [r3, #32]
 8004f7a:	4960      	ldr	r1, [pc, #384]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004f80:	4b5e      	ldr	r3, [pc, #376]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	69db      	ldr	r3, [r3, #28]
 8004f8c:	021b      	lsls	r3, r3, #8
 8004f8e:	495b      	ldr	r1, [pc, #364]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 8004f90:	4313      	orrs	r3, r2
 8004f92:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f94:	69bb      	ldr	r3, [r7, #24]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d109      	bne.n	8004fae <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6a1b      	ldr	r3, [r3, #32]
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f000 fd8c 	bl	8005abc <RCC_SetFlashLatencyFromMSIRange>
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d001      	beq.n	8004fae <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	e380      	b.n	80056b0 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004fae:	f000 fcc1 	bl	8005934 <HAL_RCC_GetSysClockFreq>
 8004fb2:	4602      	mov	r2, r0
 8004fb4:	4b51      	ldr	r3, [pc, #324]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	091b      	lsrs	r3, r3, #4
 8004fba:	f003 030f 	and.w	r3, r3, #15
 8004fbe:	4950      	ldr	r1, [pc, #320]	@ (8005100 <HAL_RCC_OscConfig+0x274>)
 8004fc0:	5ccb      	ldrb	r3, [r1, r3]
 8004fc2:	f003 031f 	and.w	r3, r3, #31
 8004fc6:	fa22 f303 	lsr.w	r3, r2, r3
 8004fca:	4a4e      	ldr	r2, [pc, #312]	@ (8005104 <HAL_RCC_OscConfig+0x278>)
 8004fcc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004fce:	4b4e      	ldr	r3, [pc, #312]	@ (8005108 <HAL_RCC_OscConfig+0x27c>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f7fe fd08 	bl	80039e8 <HAL_InitTick>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004fdc:	7bfb      	ldrb	r3, [r7, #15]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d052      	beq.n	8005088 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004fe2:	7bfb      	ldrb	r3, [r7, #15]
 8004fe4:	e364      	b.n	80056b0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	699b      	ldr	r3, [r3, #24]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d032      	beq.n	8005054 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004fee:	4b43      	ldr	r3, [pc, #268]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4a42      	ldr	r2, [pc, #264]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 8004ff4:	f043 0301 	orr.w	r3, r3, #1
 8004ff8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004ffa:	f7fe fd45 	bl	8003a88 <HAL_GetTick>
 8004ffe:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005000:	e008      	b.n	8005014 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005002:	f7fe fd41 	bl	8003a88 <HAL_GetTick>
 8005006:	4602      	mov	r2, r0
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	1ad3      	subs	r3, r2, r3
 800500c:	2b02      	cmp	r3, #2
 800500e:	d901      	bls.n	8005014 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005010:	2303      	movs	r3, #3
 8005012:	e34d      	b.n	80056b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005014:	4b39      	ldr	r3, [pc, #228]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f003 0302 	and.w	r3, r3, #2
 800501c:	2b00      	cmp	r3, #0
 800501e:	d0f0      	beq.n	8005002 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005020:	4b36      	ldr	r3, [pc, #216]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4a35      	ldr	r2, [pc, #212]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 8005026:	f043 0308 	orr.w	r3, r3, #8
 800502a:	6013      	str	r3, [r2, #0]
 800502c:	4b33      	ldr	r3, [pc, #204]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6a1b      	ldr	r3, [r3, #32]
 8005038:	4930      	ldr	r1, [pc, #192]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 800503a:	4313      	orrs	r3, r2
 800503c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800503e:	4b2f      	ldr	r3, [pc, #188]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	69db      	ldr	r3, [r3, #28]
 800504a:	021b      	lsls	r3, r3, #8
 800504c:	492b      	ldr	r1, [pc, #172]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 800504e:	4313      	orrs	r3, r2
 8005050:	604b      	str	r3, [r1, #4]
 8005052:	e01a      	b.n	800508a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005054:	4b29      	ldr	r3, [pc, #164]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a28      	ldr	r2, [pc, #160]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 800505a:	f023 0301 	bic.w	r3, r3, #1
 800505e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005060:	f7fe fd12 	bl	8003a88 <HAL_GetTick>
 8005064:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005066:	e008      	b.n	800507a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005068:	f7fe fd0e 	bl	8003a88 <HAL_GetTick>
 800506c:	4602      	mov	r2, r0
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	1ad3      	subs	r3, r2, r3
 8005072:	2b02      	cmp	r3, #2
 8005074:	d901      	bls.n	800507a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005076:	2303      	movs	r3, #3
 8005078:	e31a      	b.n	80056b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800507a:	4b20      	ldr	r3, [pc, #128]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f003 0302 	and.w	r3, r3, #2
 8005082:	2b00      	cmp	r3, #0
 8005084:	d1f0      	bne.n	8005068 <HAL_RCC_OscConfig+0x1dc>
 8005086:	e000      	b.n	800508a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005088:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f003 0301 	and.w	r3, r3, #1
 8005092:	2b00      	cmp	r3, #0
 8005094:	d073      	beq.n	800517e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005096:	69bb      	ldr	r3, [r7, #24]
 8005098:	2b08      	cmp	r3, #8
 800509a:	d005      	beq.n	80050a8 <HAL_RCC_OscConfig+0x21c>
 800509c:	69bb      	ldr	r3, [r7, #24]
 800509e:	2b0c      	cmp	r3, #12
 80050a0:	d10e      	bne.n	80050c0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	2b03      	cmp	r3, #3
 80050a6:	d10b      	bne.n	80050c0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050a8:	4b14      	ldr	r3, [pc, #80]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d063      	beq.n	800517c <HAL_RCC_OscConfig+0x2f0>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d15f      	bne.n	800517c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80050bc:	2301      	movs	r3, #1
 80050be:	e2f7      	b.n	80056b0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050c8:	d106      	bne.n	80050d8 <HAL_RCC_OscConfig+0x24c>
 80050ca:	4b0c      	ldr	r3, [pc, #48]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a0b      	ldr	r2, [pc, #44]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 80050d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050d4:	6013      	str	r3, [r2, #0]
 80050d6:	e025      	b.n	8005124 <HAL_RCC_OscConfig+0x298>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80050e0:	d114      	bne.n	800510c <HAL_RCC_OscConfig+0x280>
 80050e2:	4b06      	ldr	r3, [pc, #24]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a05      	ldr	r2, [pc, #20]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 80050e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80050ec:	6013      	str	r3, [r2, #0]
 80050ee:	4b03      	ldr	r3, [pc, #12]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a02      	ldr	r2, [pc, #8]	@ (80050fc <HAL_RCC_OscConfig+0x270>)
 80050f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050f8:	6013      	str	r3, [r2, #0]
 80050fa:	e013      	b.n	8005124 <HAL_RCC_OscConfig+0x298>
 80050fc:	40021000 	.word	0x40021000
 8005100:	0800a90c 	.word	0x0800a90c
 8005104:	20000000 	.word	0x20000000
 8005108:	200000cc 	.word	0x200000cc
 800510c:	4ba0      	ldr	r3, [pc, #640]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a9f      	ldr	r2, [pc, #636]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 8005112:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005116:	6013      	str	r3, [r2, #0]
 8005118:	4b9d      	ldr	r3, [pc, #628]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a9c      	ldr	r2, [pc, #624]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 800511e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005122:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d013      	beq.n	8005154 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800512c:	f7fe fcac 	bl	8003a88 <HAL_GetTick>
 8005130:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005132:	e008      	b.n	8005146 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005134:	f7fe fca8 	bl	8003a88 <HAL_GetTick>
 8005138:	4602      	mov	r2, r0
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	1ad3      	subs	r3, r2, r3
 800513e:	2b64      	cmp	r3, #100	@ 0x64
 8005140:	d901      	bls.n	8005146 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005142:	2303      	movs	r3, #3
 8005144:	e2b4      	b.n	80056b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005146:	4b92      	ldr	r3, [pc, #584]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800514e:	2b00      	cmp	r3, #0
 8005150:	d0f0      	beq.n	8005134 <HAL_RCC_OscConfig+0x2a8>
 8005152:	e014      	b.n	800517e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005154:	f7fe fc98 	bl	8003a88 <HAL_GetTick>
 8005158:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800515a:	e008      	b.n	800516e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800515c:	f7fe fc94 	bl	8003a88 <HAL_GetTick>
 8005160:	4602      	mov	r2, r0
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	1ad3      	subs	r3, r2, r3
 8005166:	2b64      	cmp	r3, #100	@ 0x64
 8005168:	d901      	bls.n	800516e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800516a:	2303      	movs	r3, #3
 800516c:	e2a0      	b.n	80056b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800516e:	4b88      	ldr	r3, [pc, #544]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005176:	2b00      	cmp	r3, #0
 8005178:	d1f0      	bne.n	800515c <HAL_RCC_OscConfig+0x2d0>
 800517a:	e000      	b.n	800517e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800517c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f003 0302 	and.w	r3, r3, #2
 8005186:	2b00      	cmp	r3, #0
 8005188:	d060      	beq.n	800524c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800518a:	69bb      	ldr	r3, [r7, #24]
 800518c:	2b04      	cmp	r3, #4
 800518e:	d005      	beq.n	800519c <HAL_RCC_OscConfig+0x310>
 8005190:	69bb      	ldr	r3, [r7, #24]
 8005192:	2b0c      	cmp	r3, #12
 8005194:	d119      	bne.n	80051ca <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	2b02      	cmp	r3, #2
 800519a:	d116      	bne.n	80051ca <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800519c:	4b7c      	ldr	r3, [pc, #496]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d005      	beq.n	80051b4 <HAL_RCC_OscConfig+0x328>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d101      	bne.n	80051b4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80051b0:	2301      	movs	r3, #1
 80051b2:	e27d      	b.n	80056b0 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051b4:	4b76      	ldr	r3, [pc, #472]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	691b      	ldr	r3, [r3, #16]
 80051c0:	061b      	lsls	r3, r3, #24
 80051c2:	4973      	ldr	r1, [pc, #460]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 80051c4:	4313      	orrs	r3, r2
 80051c6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80051c8:	e040      	b.n	800524c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	68db      	ldr	r3, [r3, #12]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d023      	beq.n	800521a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80051d2:	4b6f      	ldr	r3, [pc, #444]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4a6e      	ldr	r2, [pc, #440]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 80051d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051de:	f7fe fc53 	bl	8003a88 <HAL_GetTick>
 80051e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80051e4:	e008      	b.n	80051f8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051e6:	f7fe fc4f 	bl	8003a88 <HAL_GetTick>
 80051ea:	4602      	mov	r2, r0
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	1ad3      	subs	r3, r2, r3
 80051f0:	2b02      	cmp	r3, #2
 80051f2:	d901      	bls.n	80051f8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80051f4:	2303      	movs	r3, #3
 80051f6:	e25b      	b.n	80056b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80051f8:	4b65      	ldr	r3, [pc, #404]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005200:	2b00      	cmp	r3, #0
 8005202:	d0f0      	beq.n	80051e6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005204:	4b62      	ldr	r3, [pc, #392]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	691b      	ldr	r3, [r3, #16]
 8005210:	061b      	lsls	r3, r3, #24
 8005212:	495f      	ldr	r1, [pc, #380]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 8005214:	4313      	orrs	r3, r2
 8005216:	604b      	str	r3, [r1, #4]
 8005218:	e018      	b.n	800524c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800521a:	4b5d      	ldr	r3, [pc, #372]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a5c      	ldr	r2, [pc, #368]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 8005220:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005224:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005226:	f7fe fc2f 	bl	8003a88 <HAL_GetTick>
 800522a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800522c:	e008      	b.n	8005240 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800522e:	f7fe fc2b 	bl	8003a88 <HAL_GetTick>
 8005232:	4602      	mov	r2, r0
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	1ad3      	subs	r3, r2, r3
 8005238:	2b02      	cmp	r3, #2
 800523a:	d901      	bls.n	8005240 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800523c:	2303      	movs	r3, #3
 800523e:	e237      	b.n	80056b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005240:	4b53      	ldr	r3, [pc, #332]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005248:	2b00      	cmp	r3, #0
 800524a:	d1f0      	bne.n	800522e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f003 0308 	and.w	r3, r3, #8
 8005254:	2b00      	cmp	r3, #0
 8005256:	d03c      	beq.n	80052d2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	695b      	ldr	r3, [r3, #20]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d01c      	beq.n	800529a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005260:	4b4b      	ldr	r3, [pc, #300]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 8005262:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005266:	4a4a      	ldr	r2, [pc, #296]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 8005268:	f043 0301 	orr.w	r3, r3, #1
 800526c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005270:	f7fe fc0a 	bl	8003a88 <HAL_GetTick>
 8005274:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005276:	e008      	b.n	800528a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005278:	f7fe fc06 	bl	8003a88 <HAL_GetTick>
 800527c:	4602      	mov	r2, r0
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	1ad3      	subs	r3, r2, r3
 8005282:	2b02      	cmp	r3, #2
 8005284:	d901      	bls.n	800528a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005286:	2303      	movs	r3, #3
 8005288:	e212      	b.n	80056b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800528a:	4b41      	ldr	r3, [pc, #260]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 800528c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005290:	f003 0302 	and.w	r3, r3, #2
 8005294:	2b00      	cmp	r3, #0
 8005296:	d0ef      	beq.n	8005278 <HAL_RCC_OscConfig+0x3ec>
 8005298:	e01b      	b.n	80052d2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800529a:	4b3d      	ldr	r3, [pc, #244]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 800529c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80052a0:	4a3b      	ldr	r2, [pc, #236]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 80052a2:	f023 0301 	bic.w	r3, r3, #1
 80052a6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052aa:	f7fe fbed 	bl	8003a88 <HAL_GetTick>
 80052ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80052b0:	e008      	b.n	80052c4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80052b2:	f7fe fbe9 	bl	8003a88 <HAL_GetTick>
 80052b6:	4602      	mov	r2, r0
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	1ad3      	subs	r3, r2, r3
 80052bc:	2b02      	cmp	r3, #2
 80052be:	d901      	bls.n	80052c4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80052c0:	2303      	movs	r3, #3
 80052c2:	e1f5      	b.n	80056b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80052c4:	4b32      	ldr	r3, [pc, #200]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 80052c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80052ca:	f003 0302 	and.w	r3, r3, #2
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d1ef      	bne.n	80052b2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f003 0304 	and.w	r3, r3, #4
 80052da:	2b00      	cmp	r3, #0
 80052dc:	f000 80a6 	beq.w	800542c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052e0:	2300      	movs	r3, #0
 80052e2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80052e4:	4b2a      	ldr	r3, [pc, #168]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 80052e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d10d      	bne.n	800530c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052f0:	4b27      	ldr	r3, [pc, #156]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 80052f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052f4:	4a26      	ldr	r2, [pc, #152]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 80052f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80052fc:	4b24      	ldr	r3, [pc, #144]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 80052fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005300:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005304:	60bb      	str	r3, [r7, #8]
 8005306:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005308:	2301      	movs	r3, #1
 800530a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800530c:	4b21      	ldr	r3, [pc, #132]	@ (8005394 <HAL_RCC_OscConfig+0x508>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005314:	2b00      	cmp	r3, #0
 8005316:	d118      	bne.n	800534a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005318:	4b1e      	ldr	r3, [pc, #120]	@ (8005394 <HAL_RCC_OscConfig+0x508>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a1d      	ldr	r2, [pc, #116]	@ (8005394 <HAL_RCC_OscConfig+0x508>)
 800531e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005322:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005324:	f7fe fbb0 	bl	8003a88 <HAL_GetTick>
 8005328:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800532a:	e008      	b.n	800533e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800532c:	f7fe fbac 	bl	8003a88 <HAL_GetTick>
 8005330:	4602      	mov	r2, r0
 8005332:	693b      	ldr	r3, [r7, #16]
 8005334:	1ad3      	subs	r3, r2, r3
 8005336:	2b02      	cmp	r3, #2
 8005338:	d901      	bls.n	800533e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800533a:	2303      	movs	r3, #3
 800533c:	e1b8      	b.n	80056b0 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800533e:	4b15      	ldr	r3, [pc, #84]	@ (8005394 <HAL_RCC_OscConfig+0x508>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005346:	2b00      	cmp	r3, #0
 8005348:	d0f0      	beq.n	800532c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	2b01      	cmp	r3, #1
 8005350:	d108      	bne.n	8005364 <HAL_RCC_OscConfig+0x4d8>
 8005352:	4b0f      	ldr	r3, [pc, #60]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 8005354:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005358:	4a0d      	ldr	r2, [pc, #52]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 800535a:	f043 0301 	orr.w	r3, r3, #1
 800535e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005362:	e029      	b.n	80053b8 <HAL_RCC_OscConfig+0x52c>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	2b05      	cmp	r3, #5
 800536a:	d115      	bne.n	8005398 <HAL_RCC_OscConfig+0x50c>
 800536c:	4b08      	ldr	r3, [pc, #32]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 800536e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005372:	4a07      	ldr	r2, [pc, #28]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 8005374:	f043 0304 	orr.w	r3, r3, #4
 8005378:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800537c:	4b04      	ldr	r3, [pc, #16]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 800537e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005382:	4a03      	ldr	r2, [pc, #12]	@ (8005390 <HAL_RCC_OscConfig+0x504>)
 8005384:	f043 0301 	orr.w	r3, r3, #1
 8005388:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800538c:	e014      	b.n	80053b8 <HAL_RCC_OscConfig+0x52c>
 800538e:	bf00      	nop
 8005390:	40021000 	.word	0x40021000
 8005394:	40007000 	.word	0x40007000
 8005398:	4b9d      	ldr	r3, [pc, #628]	@ (8005610 <HAL_RCC_OscConfig+0x784>)
 800539a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800539e:	4a9c      	ldr	r2, [pc, #624]	@ (8005610 <HAL_RCC_OscConfig+0x784>)
 80053a0:	f023 0301 	bic.w	r3, r3, #1
 80053a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80053a8:	4b99      	ldr	r3, [pc, #612]	@ (8005610 <HAL_RCC_OscConfig+0x784>)
 80053aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053ae:	4a98      	ldr	r2, [pc, #608]	@ (8005610 <HAL_RCC_OscConfig+0x784>)
 80053b0:	f023 0304 	bic.w	r3, r3, #4
 80053b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d016      	beq.n	80053ee <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053c0:	f7fe fb62 	bl	8003a88 <HAL_GetTick>
 80053c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053c6:	e00a      	b.n	80053de <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053c8:	f7fe fb5e 	bl	8003a88 <HAL_GetTick>
 80053cc:	4602      	mov	r2, r0
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	1ad3      	subs	r3, r2, r3
 80053d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d901      	bls.n	80053de <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80053da:	2303      	movs	r3, #3
 80053dc:	e168      	b.n	80056b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053de:	4b8c      	ldr	r3, [pc, #560]	@ (8005610 <HAL_RCC_OscConfig+0x784>)
 80053e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053e4:	f003 0302 	and.w	r3, r3, #2
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d0ed      	beq.n	80053c8 <HAL_RCC_OscConfig+0x53c>
 80053ec:	e015      	b.n	800541a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053ee:	f7fe fb4b 	bl	8003a88 <HAL_GetTick>
 80053f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80053f4:	e00a      	b.n	800540c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053f6:	f7fe fb47 	bl	8003a88 <HAL_GetTick>
 80053fa:	4602      	mov	r2, r0
 80053fc:	693b      	ldr	r3, [r7, #16]
 80053fe:	1ad3      	subs	r3, r2, r3
 8005400:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005404:	4293      	cmp	r3, r2
 8005406:	d901      	bls.n	800540c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005408:	2303      	movs	r3, #3
 800540a:	e151      	b.n	80056b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800540c:	4b80      	ldr	r3, [pc, #512]	@ (8005610 <HAL_RCC_OscConfig+0x784>)
 800540e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005412:	f003 0302 	and.w	r3, r3, #2
 8005416:	2b00      	cmp	r3, #0
 8005418:	d1ed      	bne.n	80053f6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800541a:	7ffb      	ldrb	r3, [r7, #31]
 800541c:	2b01      	cmp	r3, #1
 800541e:	d105      	bne.n	800542c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005420:	4b7b      	ldr	r3, [pc, #492]	@ (8005610 <HAL_RCC_OscConfig+0x784>)
 8005422:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005424:	4a7a      	ldr	r2, [pc, #488]	@ (8005610 <HAL_RCC_OscConfig+0x784>)
 8005426:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800542a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f003 0320 	and.w	r3, r3, #32
 8005434:	2b00      	cmp	r3, #0
 8005436:	d03c      	beq.n	80054b2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800543c:	2b00      	cmp	r3, #0
 800543e:	d01c      	beq.n	800547a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005440:	4b73      	ldr	r3, [pc, #460]	@ (8005610 <HAL_RCC_OscConfig+0x784>)
 8005442:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005446:	4a72      	ldr	r2, [pc, #456]	@ (8005610 <HAL_RCC_OscConfig+0x784>)
 8005448:	f043 0301 	orr.w	r3, r3, #1
 800544c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005450:	f7fe fb1a 	bl	8003a88 <HAL_GetTick>
 8005454:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005456:	e008      	b.n	800546a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005458:	f7fe fb16 	bl	8003a88 <HAL_GetTick>
 800545c:	4602      	mov	r2, r0
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	1ad3      	subs	r3, r2, r3
 8005462:	2b02      	cmp	r3, #2
 8005464:	d901      	bls.n	800546a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005466:	2303      	movs	r3, #3
 8005468:	e122      	b.n	80056b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800546a:	4b69      	ldr	r3, [pc, #420]	@ (8005610 <HAL_RCC_OscConfig+0x784>)
 800546c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005470:	f003 0302 	and.w	r3, r3, #2
 8005474:	2b00      	cmp	r3, #0
 8005476:	d0ef      	beq.n	8005458 <HAL_RCC_OscConfig+0x5cc>
 8005478:	e01b      	b.n	80054b2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800547a:	4b65      	ldr	r3, [pc, #404]	@ (8005610 <HAL_RCC_OscConfig+0x784>)
 800547c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005480:	4a63      	ldr	r2, [pc, #396]	@ (8005610 <HAL_RCC_OscConfig+0x784>)
 8005482:	f023 0301 	bic.w	r3, r3, #1
 8005486:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800548a:	f7fe fafd 	bl	8003a88 <HAL_GetTick>
 800548e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005490:	e008      	b.n	80054a4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005492:	f7fe faf9 	bl	8003a88 <HAL_GetTick>
 8005496:	4602      	mov	r2, r0
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	1ad3      	subs	r3, r2, r3
 800549c:	2b02      	cmp	r3, #2
 800549e:	d901      	bls.n	80054a4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80054a0:	2303      	movs	r3, #3
 80054a2:	e105      	b.n	80056b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80054a4:	4b5a      	ldr	r3, [pc, #360]	@ (8005610 <HAL_RCC_OscConfig+0x784>)
 80054a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80054aa:	f003 0302 	and.w	r3, r3, #2
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d1ef      	bne.n	8005492 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	f000 80f9 	beq.w	80056ae <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054c0:	2b02      	cmp	r3, #2
 80054c2:	f040 80cf 	bne.w	8005664 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80054c6:	4b52      	ldr	r3, [pc, #328]	@ (8005610 <HAL_RCC_OscConfig+0x784>)
 80054c8:	68db      	ldr	r3, [r3, #12]
 80054ca:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80054cc:	697b      	ldr	r3, [r7, #20]
 80054ce:	f003 0203 	and.w	r2, r3, #3
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054d6:	429a      	cmp	r2, r3
 80054d8:	d12c      	bne.n	8005534 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054e4:	3b01      	subs	r3, #1
 80054e6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80054e8:	429a      	cmp	r2, r3
 80054ea:	d123      	bne.n	8005534 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80054ec:	697b      	ldr	r3, [r7, #20]
 80054ee:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054f6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d11b      	bne.n	8005534 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80054fc:	697b      	ldr	r3, [r7, #20]
 80054fe:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005506:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005508:	429a      	cmp	r2, r3
 800550a:	d113      	bne.n	8005534 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005516:	085b      	lsrs	r3, r3, #1
 8005518:	3b01      	subs	r3, #1
 800551a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800551c:	429a      	cmp	r2, r3
 800551e:	d109      	bne.n	8005534 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800552a:	085b      	lsrs	r3, r3, #1
 800552c:	3b01      	subs	r3, #1
 800552e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005530:	429a      	cmp	r2, r3
 8005532:	d071      	beq.n	8005618 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005534:	69bb      	ldr	r3, [r7, #24]
 8005536:	2b0c      	cmp	r3, #12
 8005538:	d068      	beq.n	800560c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800553a:	4b35      	ldr	r3, [pc, #212]	@ (8005610 <HAL_RCC_OscConfig+0x784>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005542:	2b00      	cmp	r3, #0
 8005544:	d105      	bne.n	8005552 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005546:	4b32      	ldr	r3, [pc, #200]	@ (8005610 <HAL_RCC_OscConfig+0x784>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800554e:	2b00      	cmp	r3, #0
 8005550:	d001      	beq.n	8005556 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	e0ac      	b.n	80056b0 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005556:	4b2e      	ldr	r3, [pc, #184]	@ (8005610 <HAL_RCC_OscConfig+0x784>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	4a2d      	ldr	r2, [pc, #180]	@ (8005610 <HAL_RCC_OscConfig+0x784>)
 800555c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005560:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005562:	f7fe fa91 	bl	8003a88 <HAL_GetTick>
 8005566:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005568:	e008      	b.n	800557c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800556a:	f7fe fa8d 	bl	8003a88 <HAL_GetTick>
 800556e:	4602      	mov	r2, r0
 8005570:	693b      	ldr	r3, [r7, #16]
 8005572:	1ad3      	subs	r3, r2, r3
 8005574:	2b02      	cmp	r3, #2
 8005576:	d901      	bls.n	800557c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005578:	2303      	movs	r3, #3
 800557a:	e099      	b.n	80056b0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800557c:	4b24      	ldr	r3, [pc, #144]	@ (8005610 <HAL_RCC_OscConfig+0x784>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005584:	2b00      	cmp	r3, #0
 8005586:	d1f0      	bne.n	800556a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005588:	4b21      	ldr	r3, [pc, #132]	@ (8005610 <HAL_RCC_OscConfig+0x784>)
 800558a:	68da      	ldr	r2, [r3, #12]
 800558c:	4b21      	ldr	r3, [pc, #132]	@ (8005614 <HAL_RCC_OscConfig+0x788>)
 800558e:	4013      	ands	r3, r2
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005594:	687a      	ldr	r2, [r7, #4]
 8005596:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005598:	3a01      	subs	r2, #1
 800559a:	0112      	lsls	r2, r2, #4
 800559c:	4311      	orrs	r1, r2
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80055a2:	0212      	lsls	r2, r2, #8
 80055a4:	4311      	orrs	r1, r2
 80055a6:	687a      	ldr	r2, [r7, #4]
 80055a8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80055aa:	0852      	lsrs	r2, r2, #1
 80055ac:	3a01      	subs	r2, #1
 80055ae:	0552      	lsls	r2, r2, #21
 80055b0:	4311      	orrs	r1, r2
 80055b2:	687a      	ldr	r2, [r7, #4]
 80055b4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80055b6:	0852      	lsrs	r2, r2, #1
 80055b8:	3a01      	subs	r2, #1
 80055ba:	0652      	lsls	r2, r2, #25
 80055bc:	4311      	orrs	r1, r2
 80055be:	687a      	ldr	r2, [r7, #4]
 80055c0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80055c2:	06d2      	lsls	r2, r2, #27
 80055c4:	430a      	orrs	r2, r1
 80055c6:	4912      	ldr	r1, [pc, #72]	@ (8005610 <HAL_RCC_OscConfig+0x784>)
 80055c8:	4313      	orrs	r3, r2
 80055ca:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80055cc:	4b10      	ldr	r3, [pc, #64]	@ (8005610 <HAL_RCC_OscConfig+0x784>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a0f      	ldr	r2, [pc, #60]	@ (8005610 <HAL_RCC_OscConfig+0x784>)
 80055d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80055d6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80055d8:	4b0d      	ldr	r3, [pc, #52]	@ (8005610 <HAL_RCC_OscConfig+0x784>)
 80055da:	68db      	ldr	r3, [r3, #12]
 80055dc:	4a0c      	ldr	r2, [pc, #48]	@ (8005610 <HAL_RCC_OscConfig+0x784>)
 80055de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80055e2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80055e4:	f7fe fa50 	bl	8003a88 <HAL_GetTick>
 80055e8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80055ea:	e008      	b.n	80055fe <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055ec:	f7fe fa4c 	bl	8003a88 <HAL_GetTick>
 80055f0:	4602      	mov	r2, r0
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	2b02      	cmp	r3, #2
 80055f8:	d901      	bls.n	80055fe <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80055fa:	2303      	movs	r3, #3
 80055fc:	e058      	b.n	80056b0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80055fe:	4b04      	ldr	r3, [pc, #16]	@ (8005610 <HAL_RCC_OscConfig+0x784>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005606:	2b00      	cmp	r3, #0
 8005608:	d0f0      	beq.n	80055ec <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800560a:	e050      	b.n	80056ae <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800560c:	2301      	movs	r3, #1
 800560e:	e04f      	b.n	80056b0 <HAL_RCC_OscConfig+0x824>
 8005610:	40021000 	.word	0x40021000
 8005614:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005618:	4b27      	ldr	r3, [pc, #156]	@ (80056b8 <HAL_RCC_OscConfig+0x82c>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005620:	2b00      	cmp	r3, #0
 8005622:	d144      	bne.n	80056ae <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005624:	4b24      	ldr	r3, [pc, #144]	@ (80056b8 <HAL_RCC_OscConfig+0x82c>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a23      	ldr	r2, [pc, #140]	@ (80056b8 <HAL_RCC_OscConfig+0x82c>)
 800562a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800562e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005630:	4b21      	ldr	r3, [pc, #132]	@ (80056b8 <HAL_RCC_OscConfig+0x82c>)
 8005632:	68db      	ldr	r3, [r3, #12]
 8005634:	4a20      	ldr	r2, [pc, #128]	@ (80056b8 <HAL_RCC_OscConfig+0x82c>)
 8005636:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800563a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800563c:	f7fe fa24 	bl	8003a88 <HAL_GetTick>
 8005640:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005642:	e008      	b.n	8005656 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005644:	f7fe fa20 	bl	8003a88 <HAL_GetTick>
 8005648:	4602      	mov	r2, r0
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	1ad3      	subs	r3, r2, r3
 800564e:	2b02      	cmp	r3, #2
 8005650:	d901      	bls.n	8005656 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8005652:	2303      	movs	r3, #3
 8005654:	e02c      	b.n	80056b0 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005656:	4b18      	ldr	r3, [pc, #96]	@ (80056b8 <HAL_RCC_OscConfig+0x82c>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800565e:	2b00      	cmp	r3, #0
 8005660:	d0f0      	beq.n	8005644 <HAL_RCC_OscConfig+0x7b8>
 8005662:	e024      	b.n	80056ae <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005664:	69bb      	ldr	r3, [r7, #24]
 8005666:	2b0c      	cmp	r3, #12
 8005668:	d01f      	beq.n	80056aa <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800566a:	4b13      	ldr	r3, [pc, #76]	@ (80056b8 <HAL_RCC_OscConfig+0x82c>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a12      	ldr	r2, [pc, #72]	@ (80056b8 <HAL_RCC_OscConfig+0x82c>)
 8005670:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005674:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005676:	f7fe fa07 	bl	8003a88 <HAL_GetTick>
 800567a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800567c:	e008      	b.n	8005690 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800567e:	f7fe fa03 	bl	8003a88 <HAL_GetTick>
 8005682:	4602      	mov	r2, r0
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	1ad3      	subs	r3, r2, r3
 8005688:	2b02      	cmp	r3, #2
 800568a:	d901      	bls.n	8005690 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800568c:	2303      	movs	r3, #3
 800568e:	e00f      	b.n	80056b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005690:	4b09      	ldr	r3, [pc, #36]	@ (80056b8 <HAL_RCC_OscConfig+0x82c>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005698:	2b00      	cmp	r3, #0
 800569a:	d1f0      	bne.n	800567e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800569c:	4b06      	ldr	r3, [pc, #24]	@ (80056b8 <HAL_RCC_OscConfig+0x82c>)
 800569e:	68da      	ldr	r2, [r3, #12]
 80056a0:	4905      	ldr	r1, [pc, #20]	@ (80056b8 <HAL_RCC_OscConfig+0x82c>)
 80056a2:	4b06      	ldr	r3, [pc, #24]	@ (80056bc <HAL_RCC_OscConfig+0x830>)
 80056a4:	4013      	ands	r3, r2
 80056a6:	60cb      	str	r3, [r1, #12]
 80056a8:	e001      	b.n	80056ae <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80056aa:	2301      	movs	r3, #1
 80056ac:	e000      	b.n	80056b0 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80056ae:	2300      	movs	r3, #0
}
 80056b0:	4618      	mov	r0, r3
 80056b2:	3720      	adds	r7, #32
 80056b4:	46bd      	mov	sp, r7
 80056b6:	bd80      	pop	{r7, pc}
 80056b8:	40021000 	.word	0x40021000
 80056bc:	feeefffc 	.word	0xfeeefffc

080056c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b086      	sub	sp, #24
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
 80056c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80056ca:	2300      	movs	r3, #0
 80056cc:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d101      	bne.n	80056d8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80056d4:	2301      	movs	r3, #1
 80056d6:	e11d      	b.n	8005914 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80056d8:	4b90      	ldr	r3, [pc, #576]	@ (800591c <HAL_RCC_ClockConfig+0x25c>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f003 030f 	and.w	r3, r3, #15
 80056e0:	683a      	ldr	r2, [r7, #0]
 80056e2:	429a      	cmp	r2, r3
 80056e4:	d910      	bls.n	8005708 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056e6:	4b8d      	ldr	r3, [pc, #564]	@ (800591c <HAL_RCC_ClockConfig+0x25c>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f023 020f 	bic.w	r2, r3, #15
 80056ee:	498b      	ldr	r1, [pc, #556]	@ (800591c <HAL_RCC_ClockConfig+0x25c>)
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	4313      	orrs	r3, r2
 80056f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056f6:	4b89      	ldr	r3, [pc, #548]	@ (800591c <HAL_RCC_ClockConfig+0x25c>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f003 030f 	and.w	r3, r3, #15
 80056fe:	683a      	ldr	r2, [r7, #0]
 8005700:	429a      	cmp	r2, r3
 8005702:	d001      	beq.n	8005708 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005704:	2301      	movs	r3, #1
 8005706:	e105      	b.n	8005914 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f003 0302 	and.w	r3, r3, #2
 8005710:	2b00      	cmp	r3, #0
 8005712:	d010      	beq.n	8005736 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	689a      	ldr	r2, [r3, #8]
 8005718:	4b81      	ldr	r3, [pc, #516]	@ (8005920 <HAL_RCC_ClockConfig+0x260>)
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005720:	429a      	cmp	r2, r3
 8005722:	d908      	bls.n	8005736 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005724:	4b7e      	ldr	r3, [pc, #504]	@ (8005920 <HAL_RCC_ClockConfig+0x260>)
 8005726:	689b      	ldr	r3, [r3, #8]
 8005728:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	689b      	ldr	r3, [r3, #8]
 8005730:	497b      	ldr	r1, [pc, #492]	@ (8005920 <HAL_RCC_ClockConfig+0x260>)
 8005732:	4313      	orrs	r3, r2
 8005734:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f003 0301 	and.w	r3, r3, #1
 800573e:	2b00      	cmp	r3, #0
 8005740:	d079      	beq.n	8005836 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	2b03      	cmp	r3, #3
 8005748:	d11e      	bne.n	8005788 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800574a:	4b75      	ldr	r3, [pc, #468]	@ (8005920 <HAL_RCC_ClockConfig+0x260>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005752:	2b00      	cmp	r3, #0
 8005754:	d101      	bne.n	800575a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e0dc      	b.n	8005914 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800575a:	f000 fa09 	bl	8005b70 <RCC_GetSysClockFreqFromPLLSource>
 800575e:	4603      	mov	r3, r0
 8005760:	4a70      	ldr	r2, [pc, #448]	@ (8005924 <HAL_RCC_ClockConfig+0x264>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d946      	bls.n	80057f4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005766:	4b6e      	ldr	r3, [pc, #440]	@ (8005920 <HAL_RCC_ClockConfig+0x260>)
 8005768:	689b      	ldr	r3, [r3, #8]
 800576a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800576e:	2b00      	cmp	r3, #0
 8005770:	d140      	bne.n	80057f4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005772:	4b6b      	ldr	r3, [pc, #428]	@ (8005920 <HAL_RCC_ClockConfig+0x260>)
 8005774:	689b      	ldr	r3, [r3, #8]
 8005776:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800577a:	4a69      	ldr	r2, [pc, #420]	@ (8005920 <HAL_RCC_ClockConfig+0x260>)
 800577c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005780:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005782:	2380      	movs	r3, #128	@ 0x80
 8005784:	617b      	str	r3, [r7, #20]
 8005786:	e035      	b.n	80057f4 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	2b02      	cmp	r3, #2
 800578e:	d107      	bne.n	80057a0 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005790:	4b63      	ldr	r3, [pc, #396]	@ (8005920 <HAL_RCC_ClockConfig+0x260>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005798:	2b00      	cmp	r3, #0
 800579a:	d115      	bne.n	80057c8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800579c:	2301      	movs	r3, #1
 800579e:	e0b9      	b.n	8005914 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d107      	bne.n	80057b8 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80057a8:	4b5d      	ldr	r3, [pc, #372]	@ (8005920 <HAL_RCC_ClockConfig+0x260>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f003 0302 	and.w	r3, r3, #2
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d109      	bne.n	80057c8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80057b4:	2301      	movs	r3, #1
 80057b6:	e0ad      	b.n	8005914 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80057b8:	4b59      	ldr	r3, [pc, #356]	@ (8005920 <HAL_RCC_ClockConfig+0x260>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d101      	bne.n	80057c8 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80057c4:	2301      	movs	r3, #1
 80057c6:	e0a5      	b.n	8005914 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80057c8:	f000 f8b4 	bl	8005934 <HAL_RCC_GetSysClockFreq>
 80057cc:	4603      	mov	r3, r0
 80057ce:	4a55      	ldr	r2, [pc, #340]	@ (8005924 <HAL_RCC_ClockConfig+0x264>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d90f      	bls.n	80057f4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80057d4:	4b52      	ldr	r3, [pc, #328]	@ (8005920 <HAL_RCC_ClockConfig+0x260>)
 80057d6:	689b      	ldr	r3, [r3, #8]
 80057d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d109      	bne.n	80057f4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80057e0:	4b4f      	ldr	r3, [pc, #316]	@ (8005920 <HAL_RCC_ClockConfig+0x260>)
 80057e2:	689b      	ldr	r3, [r3, #8]
 80057e4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80057e8:	4a4d      	ldr	r2, [pc, #308]	@ (8005920 <HAL_RCC_ClockConfig+0x260>)
 80057ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057ee:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80057f0:	2380      	movs	r3, #128	@ 0x80
 80057f2:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80057f4:	4b4a      	ldr	r3, [pc, #296]	@ (8005920 <HAL_RCC_ClockConfig+0x260>)
 80057f6:	689b      	ldr	r3, [r3, #8]
 80057f8:	f023 0203 	bic.w	r2, r3, #3
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	4947      	ldr	r1, [pc, #284]	@ (8005920 <HAL_RCC_ClockConfig+0x260>)
 8005802:	4313      	orrs	r3, r2
 8005804:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005806:	f7fe f93f 	bl	8003a88 <HAL_GetTick>
 800580a:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800580c:	e00a      	b.n	8005824 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800580e:	f7fe f93b 	bl	8003a88 <HAL_GetTick>
 8005812:	4602      	mov	r2, r0
 8005814:	693b      	ldr	r3, [r7, #16]
 8005816:	1ad3      	subs	r3, r2, r3
 8005818:	f241 3288 	movw	r2, #5000	@ 0x1388
 800581c:	4293      	cmp	r3, r2
 800581e:	d901      	bls.n	8005824 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8005820:	2303      	movs	r3, #3
 8005822:	e077      	b.n	8005914 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005824:	4b3e      	ldr	r3, [pc, #248]	@ (8005920 <HAL_RCC_ClockConfig+0x260>)
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	f003 020c 	and.w	r2, r3, #12
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	009b      	lsls	r3, r3, #2
 8005832:	429a      	cmp	r2, r3
 8005834:	d1eb      	bne.n	800580e <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	2b80      	cmp	r3, #128	@ 0x80
 800583a:	d105      	bne.n	8005848 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800583c:	4b38      	ldr	r3, [pc, #224]	@ (8005920 <HAL_RCC_ClockConfig+0x260>)
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	4a37      	ldr	r2, [pc, #220]	@ (8005920 <HAL_RCC_ClockConfig+0x260>)
 8005842:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005846:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f003 0302 	and.w	r3, r3, #2
 8005850:	2b00      	cmp	r3, #0
 8005852:	d010      	beq.n	8005876 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	689a      	ldr	r2, [r3, #8]
 8005858:	4b31      	ldr	r3, [pc, #196]	@ (8005920 <HAL_RCC_ClockConfig+0x260>)
 800585a:	689b      	ldr	r3, [r3, #8]
 800585c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005860:	429a      	cmp	r2, r3
 8005862:	d208      	bcs.n	8005876 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005864:	4b2e      	ldr	r3, [pc, #184]	@ (8005920 <HAL_RCC_ClockConfig+0x260>)
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	492b      	ldr	r1, [pc, #172]	@ (8005920 <HAL_RCC_ClockConfig+0x260>)
 8005872:	4313      	orrs	r3, r2
 8005874:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005876:	4b29      	ldr	r3, [pc, #164]	@ (800591c <HAL_RCC_ClockConfig+0x25c>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f003 030f 	and.w	r3, r3, #15
 800587e:	683a      	ldr	r2, [r7, #0]
 8005880:	429a      	cmp	r2, r3
 8005882:	d210      	bcs.n	80058a6 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005884:	4b25      	ldr	r3, [pc, #148]	@ (800591c <HAL_RCC_ClockConfig+0x25c>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f023 020f 	bic.w	r2, r3, #15
 800588c:	4923      	ldr	r1, [pc, #140]	@ (800591c <HAL_RCC_ClockConfig+0x25c>)
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	4313      	orrs	r3, r2
 8005892:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005894:	4b21      	ldr	r3, [pc, #132]	@ (800591c <HAL_RCC_ClockConfig+0x25c>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f003 030f 	and.w	r3, r3, #15
 800589c:	683a      	ldr	r2, [r7, #0]
 800589e:	429a      	cmp	r2, r3
 80058a0:	d001      	beq.n	80058a6 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80058a2:	2301      	movs	r3, #1
 80058a4:	e036      	b.n	8005914 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f003 0304 	and.w	r3, r3, #4
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d008      	beq.n	80058c4 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058b2:	4b1b      	ldr	r3, [pc, #108]	@ (8005920 <HAL_RCC_ClockConfig+0x260>)
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	68db      	ldr	r3, [r3, #12]
 80058be:	4918      	ldr	r1, [pc, #96]	@ (8005920 <HAL_RCC_ClockConfig+0x260>)
 80058c0:	4313      	orrs	r3, r2
 80058c2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f003 0308 	and.w	r3, r3, #8
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d009      	beq.n	80058e4 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80058d0:	4b13      	ldr	r3, [pc, #76]	@ (8005920 <HAL_RCC_ClockConfig+0x260>)
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	691b      	ldr	r3, [r3, #16]
 80058dc:	00db      	lsls	r3, r3, #3
 80058de:	4910      	ldr	r1, [pc, #64]	@ (8005920 <HAL_RCC_ClockConfig+0x260>)
 80058e0:	4313      	orrs	r3, r2
 80058e2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80058e4:	f000 f826 	bl	8005934 <HAL_RCC_GetSysClockFreq>
 80058e8:	4602      	mov	r2, r0
 80058ea:	4b0d      	ldr	r3, [pc, #52]	@ (8005920 <HAL_RCC_ClockConfig+0x260>)
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	091b      	lsrs	r3, r3, #4
 80058f0:	f003 030f 	and.w	r3, r3, #15
 80058f4:	490c      	ldr	r1, [pc, #48]	@ (8005928 <HAL_RCC_ClockConfig+0x268>)
 80058f6:	5ccb      	ldrb	r3, [r1, r3]
 80058f8:	f003 031f 	and.w	r3, r3, #31
 80058fc:	fa22 f303 	lsr.w	r3, r2, r3
 8005900:	4a0a      	ldr	r2, [pc, #40]	@ (800592c <HAL_RCC_ClockConfig+0x26c>)
 8005902:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005904:	4b0a      	ldr	r3, [pc, #40]	@ (8005930 <HAL_RCC_ClockConfig+0x270>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4618      	mov	r0, r3
 800590a:	f7fe f86d 	bl	80039e8 <HAL_InitTick>
 800590e:	4603      	mov	r3, r0
 8005910:	73fb      	strb	r3, [r7, #15]

  return status;
 8005912:	7bfb      	ldrb	r3, [r7, #15]
}
 8005914:	4618      	mov	r0, r3
 8005916:	3718      	adds	r7, #24
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}
 800591c:	40022000 	.word	0x40022000
 8005920:	40021000 	.word	0x40021000
 8005924:	04c4b400 	.word	0x04c4b400
 8005928:	0800a90c 	.word	0x0800a90c
 800592c:	20000000 	.word	0x20000000
 8005930:	200000cc 	.word	0x200000cc

08005934 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005934:	b480      	push	{r7}
 8005936:	b089      	sub	sp, #36	@ 0x24
 8005938:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800593a:	2300      	movs	r3, #0
 800593c:	61fb      	str	r3, [r7, #28]
 800593e:	2300      	movs	r3, #0
 8005940:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005942:	4b3e      	ldr	r3, [pc, #248]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x108>)
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	f003 030c 	and.w	r3, r3, #12
 800594a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800594c:	4b3b      	ldr	r3, [pc, #236]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x108>)
 800594e:	68db      	ldr	r3, [r3, #12]
 8005950:	f003 0303 	and.w	r3, r3, #3
 8005954:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d005      	beq.n	8005968 <HAL_RCC_GetSysClockFreq+0x34>
 800595c:	693b      	ldr	r3, [r7, #16]
 800595e:	2b0c      	cmp	r3, #12
 8005960:	d121      	bne.n	80059a6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2b01      	cmp	r3, #1
 8005966:	d11e      	bne.n	80059a6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005968:	4b34      	ldr	r3, [pc, #208]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x108>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f003 0308 	and.w	r3, r3, #8
 8005970:	2b00      	cmp	r3, #0
 8005972:	d107      	bne.n	8005984 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005974:	4b31      	ldr	r3, [pc, #196]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x108>)
 8005976:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800597a:	0a1b      	lsrs	r3, r3, #8
 800597c:	f003 030f 	and.w	r3, r3, #15
 8005980:	61fb      	str	r3, [r7, #28]
 8005982:	e005      	b.n	8005990 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005984:	4b2d      	ldr	r3, [pc, #180]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x108>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	091b      	lsrs	r3, r3, #4
 800598a:	f003 030f 	and.w	r3, r3, #15
 800598e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005990:	4a2b      	ldr	r2, [pc, #172]	@ (8005a40 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005992:	69fb      	ldr	r3, [r7, #28]
 8005994:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005998:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d10d      	bne.n	80059bc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80059a0:	69fb      	ldr	r3, [r7, #28]
 80059a2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80059a4:	e00a      	b.n	80059bc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	2b04      	cmp	r3, #4
 80059aa:	d102      	bne.n	80059b2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80059ac:	4b25      	ldr	r3, [pc, #148]	@ (8005a44 <HAL_RCC_GetSysClockFreq+0x110>)
 80059ae:	61bb      	str	r3, [r7, #24]
 80059b0:	e004      	b.n	80059bc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	2b08      	cmp	r3, #8
 80059b6:	d101      	bne.n	80059bc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80059b8:	4b23      	ldr	r3, [pc, #140]	@ (8005a48 <HAL_RCC_GetSysClockFreq+0x114>)
 80059ba:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80059bc:	693b      	ldr	r3, [r7, #16]
 80059be:	2b0c      	cmp	r3, #12
 80059c0:	d134      	bne.n	8005a2c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80059c2:	4b1e      	ldr	r3, [pc, #120]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x108>)
 80059c4:	68db      	ldr	r3, [r3, #12]
 80059c6:	f003 0303 	and.w	r3, r3, #3
 80059ca:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	2b02      	cmp	r3, #2
 80059d0:	d003      	beq.n	80059da <HAL_RCC_GetSysClockFreq+0xa6>
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	2b03      	cmp	r3, #3
 80059d6:	d003      	beq.n	80059e0 <HAL_RCC_GetSysClockFreq+0xac>
 80059d8:	e005      	b.n	80059e6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80059da:	4b1a      	ldr	r3, [pc, #104]	@ (8005a44 <HAL_RCC_GetSysClockFreq+0x110>)
 80059dc:	617b      	str	r3, [r7, #20]
      break;
 80059de:	e005      	b.n	80059ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80059e0:	4b19      	ldr	r3, [pc, #100]	@ (8005a48 <HAL_RCC_GetSysClockFreq+0x114>)
 80059e2:	617b      	str	r3, [r7, #20]
      break;
 80059e4:	e002      	b.n	80059ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80059e6:	69fb      	ldr	r3, [r7, #28]
 80059e8:	617b      	str	r3, [r7, #20]
      break;
 80059ea:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80059ec:	4b13      	ldr	r3, [pc, #76]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x108>)
 80059ee:	68db      	ldr	r3, [r3, #12]
 80059f0:	091b      	lsrs	r3, r3, #4
 80059f2:	f003 030f 	and.w	r3, r3, #15
 80059f6:	3301      	adds	r3, #1
 80059f8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80059fa:	4b10      	ldr	r3, [pc, #64]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x108>)
 80059fc:	68db      	ldr	r3, [r3, #12]
 80059fe:	0a1b      	lsrs	r3, r3, #8
 8005a00:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a04:	697a      	ldr	r2, [r7, #20]
 8005a06:	fb03 f202 	mul.w	r2, r3, r2
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a10:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005a12:	4b0a      	ldr	r3, [pc, #40]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x108>)
 8005a14:	68db      	ldr	r3, [r3, #12]
 8005a16:	0e5b      	lsrs	r3, r3, #25
 8005a18:	f003 0303 	and.w	r3, r3, #3
 8005a1c:	3301      	adds	r3, #1
 8005a1e:	005b      	lsls	r3, r3, #1
 8005a20:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005a22:	697a      	ldr	r2, [r7, #20]
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a2a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005a2c:	69bb      	ldr	r3, [r7, #24]
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	3724      	adds	r7, #36	@ 0x24
 8005a32:	46bd      	mov	sp, r7
 8005a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a38:	4770      	bx	lr
 8005a3a:	bf00      	nop
 8005a3c:	40021000 	.word	0x40021000
 8005a40:	0800a924 	.word	0x0800a924
 8005a44:	00f42400 	.word	0x00f42400
 8005a48:	007a1200 	.word	0x007a1200

08005a4c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a50:	4b03      	ldr	r3, [pc, #12]	@ (8005a60 <HAL_RCC_GetHCLKFreq+0x14>)
 8005a52:	681b      	ldr	r3, [r3, #0]
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	46bd      	mov	sp, r7
 8005a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5c:	4770      	bx	lr
 8005a5e:	bf00      	nop
 8005a60:	20000000 	.word	0x20000000

08005a64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005a68:	f7ff fff0 	bl	8005a4c <HAL_RCC_GetHCLKFreq>
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	4b06      	ldr	r3, [pc, #24]	@ (8005a88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a70:	689b      	ldr	r3, [r3, #8]
 8005a72:	0a1b      	lsrs	r3, r3, #8
 8005a74:	f003 0307 	and.w	r3, r3, #7
 8005a78:	4904      	ldr	r1, [pc, #16]	@ (8005a8c <HAL_RCC_GetPCLK1Freq+0x28>)
 8005a7a:	5ccb      	ldrb	r3, [r1, r3]
 8005a7c:	f003 031f 	and.w	r3, r3, #31
 8005a80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a84:	4618      	mov	r0, r3
 8005a86:	bd80      	pop	{r7, pc}
 8005a88:	40021000 	.word	0x40021000
 8005a8c:	0800a91c 	.word	0x0800a91c

08005a90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005a94:	f7ff ffda 	bl	8005a4c <HAL_RCC_GetHCLKFreq>
 8005a98:	4602      	mov	r2, r0
 8005a9a:	4b06      	ldr	r3, [pc, #24]	@ (8005ab4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a9c:	689b      	ldr	r3, [r3, #8]
 8005a9e:	0adb      	lsrs	r3, r3, #11
 8005aa0:	f003 0307 	and.w	r3, r3, #7
 8005aa4:	4904      	ldr	r1, [pc, #16]	@ (8005ab8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005aa6:	5ccb      	ldrb	r3, [r1, r3]
 8005aa8:	f003 031f 	and.w	r3, r3, #31
 8005aac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	bd80      	pop	{r7, pc}
 8005ab4:	40021000 	.word	0x40021000
 8005ab8:	0800a91c 	.word	0x0800a91c

08005abc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b086      	sub	sp, #24
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005ac8:	4b27      	ldr	r3, [pc, #156]	@ (8005b68 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005aca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005acc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d003      	beq.n	8005adc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005ad4:	f7ff f916 	bl	8004d04 <HAL_PWREx_GetVoltageRange>
 8005ad8:	6178      	str	r0, [r7, #20]
 8005ada:	e014      	b.n	8005b06 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005adc:	4b22      	ldr	r3, [pc, #136]	@ (8005b68 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005ade:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ae0:	4a21      	ldr	r2, [pc, #132]	@ (8005b68 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005ae2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ae6:	6593      	str	r3, [r2, #88]	@ 0x58
 8005ae8:	4b1f      	ldr	r3, [pc, #124]	@ (8005b68 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005aea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005af0:	60fb      	str	r3, [r7, #12]
 8005af2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005af4:	f7ff f906 	bl	8004d04 <HAL_PWREx_GetVoltageRange>
 8005af8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005afa:	4b1b      	ldr	r3, [pc, #108]	@ (8005b68 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005afc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005afe:	4a1a      	ldr	r2, [pc, #104]	@ (8005b68 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005b00:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b04:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b0c:	d10b      	bne.n	8005b26 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2b80      	cmp	r3, #128	@ 0x80
 8005b12:	d913      	bls.n	8005b3c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2ba0      	cmp	r3, #160	@ 0xa0
 8005b18:	d902      	bls.n	8005b20 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005b1a:	2302      	movs	r3, #2
 8005b1c:	613b      	str	r3, [r7, #16]
 8005b1e:	e00d      	b.n	8005b3c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005b20:	2301      	movs	r3, #1
 8005b22:	613b      	str	r3, [r7, #16]
 8005b24:	e00a      	b.n	8005b3c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2b7f      	cmp	r3, #127	@ 0x7f
 8005b2a:	d902      	bls.n	8005b32 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005b2c:	2302      	movs	r3, #2
 8005b2e:	613b      	str	r3, [r7, #16]
 8005b30:	e004      	b.n	8005b3c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2b70      	cmp	r3, #112	@ 0x70
 8005b36:	d101      	bne.n	8005b3c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005b38:	2301      	movs	r3, #1
 8005b3a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005b3c:	4b0b      	ldr	r3, [pc, #44]	@ (8005b6c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f023 020f 	bic.w	r2, r3, #15
 8005b44:	4909      	ldr	r1, [pc, #36]	@ (8005b6c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005b46:	693b      	ldr	r3, [r7, #16]
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005b4c:	4b07      	ldr	r3, [pc, #28]	@ (8005b6c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f003 030f 	and.w	r3, r3, #15
 8005b54:	693a      	ldr	r2, [r7, #16]
 8005b56:	429a      	cmp	r2, r3
 8005b58:	d001      	beq.n	8005b5e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	e000      	b.n	8005b60 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8005b5e:	2300      	movs	r3, #0
}
 8005b60:	4618      	mov	r0, r3
 8005b62:	3718      	adds	r7, #24
 8005b64:	46bd      	mov	sp, r7
 8005b66:	bd80      	pop	{r7, pc}
 8005b68:	40021000 	.word	0x40021000
 8005b6c:	40022000 	.word	0x40022000

08005b70 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005b70:	b480      	push	{r7}
 8005b72:	b087      	sub	sp, #28
 8005b74:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005b76:	4b2d      	ldr	r3, [pc, #180]	@ (8005c2c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005b78:	68db      	ldr	r3, [r3, #12]
 8005b7a:	f003 0303 	and.w	r3, r3, #3
 8005b7e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2b03      	cmp	r3, #3
 8005b84:	d00b      	beq.n	8005b9e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2b03      	cmp	r3, #3
 8005b8a:	d825      	bhi.n	8005bd8 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2b01      	cmp	r3, #1
 8005b90:	d008      	beq.n	8005ba4 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2b02      	cmp	r3, #2
 8005b96:	d11f      	bne.n	8005bd8 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005b98:	4b25      	ldr	r3, [pc, #148]	@ (8005c30 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005b9a:	613b      	str	r3, [r7, #16]
    break;
 8005b9c:	e01f      	b.n	8005bde <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8005b9e:	4b25      	ldr	r3, [pc, #148]	@ (8005c34 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8005ba0:	613b      	str	r3, [r7, #16]
    break;
 8005ba2:	e01c      	b.n	8005bde <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005ba4:	4b21      	ldr	r3, [pc, #132]	@ (8005c2c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f003 0308 	and.w	r3, r3, #8
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d107      	bne.n	8005bc0 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005bb0:	4b1e      	ldr	r3, [pc, #120]	@ (8005c2c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005bb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005bb6:	0a1b      	lsrs	r3, r3, #8
 8005bb8:	f003 030f 	and.w	r3, r3, #15
 8005bbc:	617b      	str	r3, [r7, #20]
 8005bbe:	e005      	b.n	8005bcc <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005bc0:	4b1a      	ldr	r3, [pc, #104]	@ (8005c2c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	091b      	lsrs	r3, r3, #4
 8005bc6:	f003 030f 	and.w	r3, r3, #15
 8005bca:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8005bcc:	4a1a      	ldr	r2, [pc, #104]	@ (8005c38 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005bd4:	613b      	str	r3, [r7, #16]
    break;
 8005bd6:	e002      	b.n	8005bde <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8005bd8:	2300      	movs	r3, #0
 8005bda:	613b      	str	r3, [r7, #16]
    break;
 8005bdc:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005bde:	4b13      	ldr	r3, [pc, #76]	@ (8005c2c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005be0:	68db      	ldr	r3, [r3, #12]
 8005be2:	091b      	lsrs	r3, r3, #4
 8005be4:	f003 030f 	and.w	r3, r3, #15
 8005be8:	3301      	adds	r3, #1
 8005bea:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005bec:	4b0f      	ldr	r3, [pc, #60]	@ (8005c2c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005bee:	68db      	ldr	r3, [r3, #12]
 8005bf0:	0a1b      	lsrs	r3, r3, #8
 8005bf2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005bf6:	693a      	ldr	r2, [r7, #16]
 8005bf8:	fb03 f202 	mul.w	r2, r3, r2
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c02:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005c04:	4b09      	ldr	r3, [pc, #36]	@ (8005c2c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005c06:	68db      	ldr	r3, [r3, #12]
 8005c08:	0e5b      	lsrs	r3, r3, #25
 8005c0a:	f003 0303 	and.w	r3, r3, #3
 8005c0e:	3301      	adds	r3, #1
 8005c10:	005b      	lsls	r3, r3, #1
 8005c12:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005c14:	693a      	ldr	r2, [r7, #16]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c1c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005c1e:	683b      	ldr	r3, [r7, #0]
}
 8005c20:	4618      	mov	r0, r3
 8005c22:	371c      	adds	r7, #28
 8005c24:	46bd      	mov	sp, r7
 8005c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2a:	4770      	bx	lr
 8005c2c:	40021000 	.word	0x40021000
 8005c30:	00f42400 	.word	0x00f42400
 8005c34:	007a1200 	.word	0x007a1200
 8005c38:	0800a924 	.word	0x0800a924

08005c3c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8005c40:	4b05      	ldr	r3, [pc, #20]	@ (8005c58 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4a04      	ldr	r2, [pc, #16]	@ (8005c58 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005c46:	f043 0304 	orr.w	r3, r3, #4
 8005c4a:	6013      	str	r3, [r2, #0]
}
 8005c4c:	bf00      	nop
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c54:	4770      	bx	lr
 8005c56:	bf00      	nop
 8005c58:	40021000 	.word	0x40021000

08005c5c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b082      	sub	sp, #8
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d101      	bne.n	8005c6e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e049      	b.n	8005d02 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c74:	b2db      	uxtb	r3, r3
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d106      	bne.n	8005c88 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f000 f841 	bl	8005d0a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2202      	movs	r2, #2
 8005c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681a      	ldr	r2, [r3, #0]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	3304      	adds	r3, #4
 8005c98:	4619      	mov	r1, r3
 8005c9a:	4610      	mov	r0, r2
 8005c9c:	f000 fa5a 	bl	8006154 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2201      	movs	r2, #1
 8005cbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2201      	movs	r2, #1
 8005ccc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2201      	movs	r2, #1
 8005cd4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2201      	movs	r2, #1
 8005cdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2201      	movs	r2, #1
 8005cec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2201      	movs	r2, #1
 8005cf4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d00:	2300      	movs	r3, #0
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	3708      	adds	r7, #8
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bd80      	pop	{r7, pc}

08005d0a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005d0a:	b480      	push	{r7}
 8005d0c:	b083      	sub	sp, #12
 8005d0e:	af00      	add	r7, sp, #0
 8005d10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005d12:	bf00      	nop
 8005d14:	370c      	adds	r7, #12
 8005d16:	46bd      	mov	sp, r7
 8005d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1c:	4770      	bx	lr
	...

08005d20 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b084      	sub	sp, #16
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
 8005d28:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d109      	bne.n	8005d44 <HAL_TIM_PWM_Start+0x24>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005d36:	b2db      	uxtb	r3, r3
 8005d38:	2b01      	cmp	r3, #1
 8005d3a:	bf14      	ite	ne
 8005d3c:	2301      	movne	r3, #1
 8005d3e:	2300      	moveq	r3, #0
 8005d40:	b2db      	uxtb	r3, r3
 8005d42:	e03c      	b.n	8005dbe <HAL_TIM_PWM_Start+0x9e>
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	2b04      	cmp	r3, #4
 8005d48:	d109      	bne.n	8005d5e <HAL_TIM_PWM_Start+0x3e>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005d50:	b2db      	uxtb	r3, r3
 8005d52:	2b01      	cmp	r3, #1
 8005d54:	bf14      	ite	ne
 8005d56:	2301      	movne	r3, #1
 8005d58:	2300      	moveq	r3, #0
 8005d5a:	b2db      	uxtb	r3, r3
 8005d5c:	e02f      	b.n	8005dbe <HAL_TIM_PWM_Start+0x9e>
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	2b08      	cmp	r3, #8
 8005d62:	d109      	bne.n	8005d78 <HAL_TIM_PWM_Start+0x58>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005d6a:	b2db      	uxtb	r3, r3
 8005d6c:	2b01      	cmp	r3, #1
 8005d6e:	bf14      	ite	ne
 8005d70:	2301      	movne	r3, #1
 8005d72:	2300      	moveq	r3, #0
 8005d74:	b2db      	uxtb	r3, r3
 8005d76:	e022      	b.n	8005dbe <HAL_TIM_PWM_Start+0x9e>
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	2b0c      	cmp	r3, #12
 8005d7c:	d109      	bne.n	8005d92 <HAL_TIM_PWM_Start+0x72>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d84:	b2db      	uxtb	r3, r3
 8005d86:	2b01      	cmp	r3, #1
 8005d88:	bf14      	ite	ne
 8005d8a:	2301      	movne	r3, #1
 8005d8c:	2300      	moveq	r3, #0
 8005d8e:	b2db      	uxtb	r3, r3
 8005d90:	e015      	b.n	8005dbe <HAL_TIM_PWM_Start+0x9e>
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	2b10      	cmp	r3, #16
 8005d96:	d109      	bne.n	8005dac <HAL_TIM_PWM_Start+0x8c>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d9e:	b2db      	uxtb	r3, r3
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	bf14      	ite	ne
 8005da4:	2301      	movne	r3, #1
 8005da6:	2300      	moveq	r3, #0
 8005da8:	b2db      	uxtb	r3, r3
 8005daa:	e008      	b.n	8005dbe <HAL_TIM_PWM_Start+0x9e>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005db2:	b2db      	uxtb	r3, r3
 8005db4:	2b01      	cmp	r3, #1
 8005db6:	bf14      	ite	ne
 8005db8:	2301      	movne	r3, #1
 8005dba:	2300      	moveq	r3, #0
 8005dbc:	b2db      	uxtb	r3, r3
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d001      	beq.n	8005dc6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	e09c      	b.n	8005f00 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d104      	bne.n	8005dd6 <HAL_TIM_PWM_Start+0xb6>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2202      	movs	r2, #2
 8005dd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005dd4:	e023      	b.n	8005e1e <HAL_TIM_PWM_Start+0xfe>
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	2b04      	cmp	r3, #4
 8005dda:	d104      	bne.n	8005de6 <HAL_TIM_PWM_Start+0xc6>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2202      	movs	r2, #2
 8005de0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005de4:	e01b      	b.n	8005e1e <HAL_TIM_PWM_Start+0xfe>
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	2b08      	cmp	r3, #8
 8005dea:	d104      	bne.n	8005df6 <HAL_TIM_PWM_Start+0xd6>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2202      	movs	r2, #2
 8005df0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005df4:	e013      	b.n	8005e1e <HAL_TIM_PWM_Start+0xfe>
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	2b0c      	cmp	r3, #12
 8005dfa:	d104      	bne.n	8005e06 <HAL_TIM_PWM_Start+0xe6>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2202      	movs	r2, #2
 8005e00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005e04:	e00b      	b.n	8005e1e <HAL_TIM_PWM_Start+0xfe>
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	2b10      	cmp	r3, #16
 8005e0a:	d104      	bne.n	8005e16 <HAL_TIM_PWM_Start+0xf6>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2202      	movs	r2, #2
 8005e10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005e14:	e003      	b.n	8005e1e <HAL_TIM_PWM_Start+0xfe>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2202      	movs	r2, #2
 8005e1a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	2201      	movs	r2, #1
 8005e24:	6839      	ldr	r1, [r7, #0]
 8005e26:	4618      	mov	r0, r3
 8005e28:	f000 fd04 	bl	8006834 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a35      	ldr	r2, [pc, #212]	@ (8005f08 <HAL_TIM_PWM_Start+0x1e8>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d013      	beq.n	8005e5e <HAL_TIM_PWM_Start+0x13e>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a34      	ldr	r2, [pc, #208]	@ (8005f0c <HAL_TIM_PWM_Start+0x1ec>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d00e      	beq.n	8005e5e <HAL_TIM_PWM_Start+0x13e>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a32      	ldr	r2, [pc, #200]	@ (8005f10 <HAL_TIM_PWM_Start+0x1f0>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d009      	beq.n	8005e5e <HAL_TIM_PWM_Start+0x13e>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a31      	ldr	r2, [pc, #196]	@ (8005f14 <HAL_TIM_PWM_Start+0x1f4>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d004      	beq.n	8005e5e <HAL_TIM_PWM_Start+0x13e>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a2f      	ldr	r2, [pc, #188]	@ (8005f18 <HAL_TIM_PWM_Start+0x1f8>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d101      	bne.n	8005e62 <HAL_TIM_PWM_Start+0x142>
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e000      	b.n	8005e64 <HAL_TIM_PWM_Start+0x144>
 8005e62:	2300      	movs	r3, #0
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d007      	beq.n	8005e78 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005e76:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4a22      	ldr	r2, [pc, #136]	@ (8005f08 <HAL_TIM_PWM_Start+0x1e8>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d01d      	beq.n	8005ebe <HAL_TIM_PWM_Start+0x19e>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e8a:	d018      	beq.n	8005ebe <HAL_TIM_PWM_Start+0x19e>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4a22      	ldr	r2, [pc, #136]	@ (8005f1c <HAL_TIM_PWM_Start+0x1fc>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d013      	beq.n	8005ebe <HAL_TIM_PWM_Start+0x19e>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4a21      	ldr	r2, [pc, #132]	@ (8005f20 <HAL_TIM_PWM_Start+0x200>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d00e      	beq.n	8005ebe <HAL_TIM_PWM_Start+0x19e>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	4a1f      	ldr	r2, [pc, #124]	@ (8005f24 <HAL_TIM_PWM_Start+0x204>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d009      	beq.n	8005ebe <HAL_TIM_PWM_Start+0x19e>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	4a17      	ldr	r2, [pc, #92]	@ (8005f0c <HAL_TIM_PWM_Start+0x1ec>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d004      	beq.n	8005ebe <HAL_TIM_PWM_Start+0x19e>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	4a15      	ldr	r2, [pc, #84]	@ (8005f10 <HAL_TIM_PWM_Start+0x1f0>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d115      	bne.n	8005eea <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	689a      	ldr	r2, [r3, #8]
 8005ec4:	4b18      	ldr	r3, [pc, #96]	@ (8005f28 <HAL_TIM_PWM_Start+0x208>)
 8005ec6:	4013      	ands	r3, r2
 8005ec8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2b06      	cmp	r3, #6
 8005ece:	d015      	beq.n	8005efc <HAL_TIM_PWM_Start+0x1dc>
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ed6:	d011      	beq.n	8005efc <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	681a      	ldr	r2, [r3, #0]
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f042 0201 	orr.w	r2, r2, #1
 8005ee6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ee8:	e008      	b.n	8005efc <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	681a      	ldr	r2, [r3, #0]
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f042 0201 	orr.w	r2, r2, #1
 8005ef8:	601a      	str	r2, [r3, #0]
 8005efa:	e000      	b.n	8005efe <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005efc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005efe:	2300      	movs	r3, #0
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	3710      	adds	r7, #16
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bd80      	pop	{r7, pc}
 8005f08:	40012c00 	.word	0x40012c00
 8005f0c:	40013400 	.word	0x40013400
 8005f10:	40014000 	.word	0x40014000
 8005f14:	40014400 	.word	0x40014400
 8005f18:	40014800 	.word	0x40014800
 8005f1c:	40000400 	.word	0x40000400
 8005f20:	40000800 	.word	0x40000800
 8005f24:	40000c00 	.word	0x40000c00
 8005f28:	00010007 	.word	0x00010007

08005f2c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b086      	sub	sp, #24
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	60f8      	str	r0, [r7, #12]
 8005f34:	60b9      	str	r1, [r7, #8]
 8005f36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f38:	2300      	movs	r3, #0
 8005f3a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f42:	2b01      	cmp	r3, #1
 8005f44:	d101      	bne.n	8005f4a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005f46:	2302      	movs	r3, #2
 8005f48:	e0ff      	b.n	800614a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	2201      	movs	r2, #1
 8005f4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2b14      	cmp	r3, #20
 8005f56:	f200 80f0 	bhi.w	800613a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005f5a:	a201      	add	r2, pc, #4	@ (adr r2, 8005f60 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f60:	08005fb5 	.word	0x08005fb5
 8005f64:	0800613b 	.word	0x0800613b
 8005f68:	0800613b 	.word	0x0800613b
 8005f6c:	0800613b 	.word	0x0800613b
 8005f70:	08005ff5 	.word	0x08005ff5
 8005f74:	0800613b 	.word	0x0800613b
 8005f78:	0800613b 	.word	0x0800613b
 8005f7c:	0800613b 	.word	0x0800613b
 8005f80:	08006037 	.word	0x08006037
 8005f84:	0800613b 	.word	0x0800613b
 8005f88:	0800613b 	.word	0x0800613b
 8005f8c:	0800613b 	.word	0x0800613b
 8005f90:	08006077 	.word	0x08006077
 8005f94:	0800613b 	.word	0x0800613b
 8005f98:	0800613b 	.word	0x0800613b
 8005f9c:	0800613b 	.word	0x0800613b
 8005fa0:	080060b9 	.word	0x080060b9
 8005fa4:	0800613b 	.word	0x0800613b
 8005fa8:	0800613b 	.word	0x0800613b
 8005fac:	0800613b 	.word	0x0800613b
 8005fb0:	080060f9 	.word	0x080060f9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	68b9      	ldr	r1, [r7, #8]
 8005fba:	4618      	mov	r0, r3
 8005fbc:	f000 f964 	bl	8006288 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	699a      	ldr	r2, [r3, #24]
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f042 0208 	orr.w	r2, r2, #8
 8005fce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	699a      	ldr	r2, [r3, #24]
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f022 0204 	bic.w	r2, r2, #4
 8005fde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	6999      	ldr	r1, [r3, #24]
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	691a      	ldr	r2, [r3, #16]
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	430a      	orrs	r2, r1
 8005ff0:	619a      	str	r2, [r3, #24]
      break;
 8005ff2:	e0a5      	b.n	8006140 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	68b9      	ldr	r1, [r7, #8]
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f000 f9d4 	bl	80063a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	699a      	ldr	r2, [r3, #24]
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800600e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	699a      	ldr	r2, [r3, #24]
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800601e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	6999      	ldr	r1, [r3, #24]
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	691b      	ldr	r3, [r3, #16]
 800602a:	021a      	lsls	r2, r3, #8
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	430a      	orrs	r2, r1
 8006032:	619a      	str	r2, [r3, #24]
      break;
 8006034:	e084      	b.n	8006140 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	68b9      	ldr	r1, [r7, #8]
 800603c:	4618      	mov	r0, r3
 800603e:	f000 fa3d 	bl	80064bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	69da      	ldr	r2, [r3, #28]
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f042 0208 	orr.w	r2, r2, #8
 8006050:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	69da      	ldr	r2, [r3, #28]
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f022 0204 	bic.w	r2, r2, #4
 8006060:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	69d9      	ldr	r1, [r3, #28]
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	691a      	ldr	r2, [r3, #16]
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	430a      	orrs	r2, r1
 8006072:	61da      	str	r2, [r3, #28]
      break;
 8006074:	e064      	b.n	8006140 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	68b9      	ldr	r1, [r7, #8]
 800607c:	4618      	mov	r0, r3
 800607e:	f000 faa5 	bl	80065cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	69da      	ldr	r2, [r3, #28]
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006090:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	69da      	ldr	r2, [r3, #28]
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	69d9      	ldr	r1, [r3, #28]
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	691b      	ldr	r3, [r3, #16]
 80060ac:	021a      	lsls	r2, r3, #8
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	430a      	orrs	r2, r1
 80060b4:	61da      	str	r2, [r3, #28]
      break;
 80060b6:	e043      	b.n	8006140 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	68b9      	ldr	r1, [r7, #8]
 80060be:	4618      	mov	r0, r3
 80060c0:	f000 faee 	bl	80066a0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f042 0208 	orr.w	r2, r2, #8
 80060d2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f022 0204 	bic.w	r2, r2, #4
 80060e2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80060ea:	68bb      	ldr	r3, [r7, #8]
 80060ec:	691a      	ldr	r2, [r3, #16]
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	430a      	orrs	r2, r1
 80060f4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80060f6:	e023      	b.n	8006140 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	68b9      	ldr	r1, [r7, #8]
 80060fe:	4618      	mov	r0, r3
 8006100:	f000 fb32 	bl	8006768 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006112:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006122:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	691b      	ldr	r3, [r3, #16]
 800612e:	021a      	lsls	r2, r3, #8
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	430a      	orrs	r2, r1
 8006136:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006138:	e002      	b.n	8006140 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800613a:	2301      	movs	r3, #1
 800613c:	75fb      	strb	r3, [r7, #23]
      break;
 800613e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2200      	movs	r2, #0
 8006144:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006148:	7dfb      	ldrb	r3, [r7, #23]
}
 800614a:	4618      	mov	r0, r3
 800614c:	3718      	adds	r7, #24
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}
 8006152:	bf00      	nop

08006154 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006154:	b480      	push	{r7}
 8006156:	b085      	sub	sp, #20
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
 800615c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	4a40      	ldr	r2, [pc, #256]	@ (8006268 <TIM_Base_SetConfig+0x114>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d013      	beq.n	8006194 <TIM_Base_SetConfig+0x40>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006172:	d00f      	beq.n	8006194 <TIM_Base_SetConfig+0x40>
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	4a3d      	ldr	r2, [pc, #244]	@ (800626c <TIM_Base_SetConfig+0x118>)
 8006178:	4293      	cmp	r3, r2
 800617a:	d00b      	beq.n	8006194 <TIM_Base_SetConfig+0x40>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	4a3c      	ldr	r2, [pc, #240]	@ (8006270 <TIM_Base_SetConfig+0x11c>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d007      	beq.n	8006194 <TIM_Base_SetConfig+0x40>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	4a3b      	ldr	r2, [pc, #236]	@ (8006274 <TIM_Base_SetConfig+0x120>)
 8006188:	4293      	cmp	r3, r2
 800618a:	d003      	beq.n	8006194 <TIM_Base_SetConfig+0x40>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	4a3a      	ldr	r2, [pc, #232]	@ (8006278 <TIM_Base_SetConfig+0x124>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d108      	bne.n	80061a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800619a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	68fa      	ldr	r2, [r7, #12]
 80061a2:	4313      	orrs	r3, r2
 80061a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	4a2f      	ldr	r2, [pc, #188]	@ (8006268 <TIM_Base_SetConfig+0x114>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d01f      	beq.n	80061ee <TIM_Base_SetConfig+0x9a>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061b4:	d01b      	beq.n	80061ee <TIM_Base_SetConfig+0x9a>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	4a2c      	ldr	r2, [pc, #176]	@ (800626c <TIM_Base_SetConfig+0x118>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d017      	beq.n	80061ee <TIM_Base_SetConfig+0x9a>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	4a2b      	ldr	r2, [pc, #172]	@ (8006270 <TIM_Base_SetConfig+0x11c>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d013      	beq.n	80061ee <TIM_Base_SetConfig+0x9a>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	4a2a      	ldr	r2, [pc, #168]	@ (8006274 <TIM_Base_SetConfig+0x120>)
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d00f      	beq.n	80061ee <TIM_Base_SetConfig+0x9a>
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	4a29      	ldr	r2, [pc, #164]	@ (8006278 <TIM_Base_SetConfig+0x124>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d00b      	beq.n	80061ee <TIM_Base_SetConfig+0x9a>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	4a28      	ldr	r2, [pc, #160]	@ (800627c <TIM_Base_SetConfig+0x128>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d007      	beq.n	80061ee <TIM_Base_SetConfig+0x9a>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	4a27      	ldr	r2, [pc, #156]	@ (8006280 <TIM_Base_SetConfig+0x12c>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d003      	beq.n	80061ee <TIM_Base_SetConfig+0x9a>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	4a26      	ldr	r2, [pc, #152]	@ (8006284 <TIM_Base_SetConfig+0x130>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d108      	bne.n	8006200 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	68db      	ldr	r3, [r3, #12]
 80061fa:	68fa      	ldr	r2, [r7, #12]
 80061fc:	4313      	orrs	r3, r2
 80061fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	695b      	ldr	r3, [r3, #20]
 800620a:	4313      	orrs	r3, r2
 800620c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	68fa      	ldr	r2, [r7, #12]
 8006212:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	689a      	ldr	r2, [r3, #8]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	681a      	ldr	r2, [r3, #0]
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	4a10      	ldr	r2, [pc, #64]	@ (8006268 <TIM_Base_SetConfig+0x114>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d00f      	beq.n	800624c <TIM_Base_SetConfig+0xf8>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	4a12      	ldr	r2, [pc, #72]	@ (8006278 <TIM_Base_SetConfig+0x124>)
 8006230:	4293      	cmp	r3, r2
 8006232:	d00b      	beq.n	800624c <TIM_Base_SetConfig+0xf8>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	4a11      	ldr	r2, [pc, #68]	@ (800627c <TIM_Base_SetConfig+0x128>)
 8006238:	4293      	cmp	r3, r2
 800623a:	d007      	beq.n	800624c <TIM_Base_SetConfig+0xf8>
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	4a10      	ldr	r2, [pc, #64]	@ (8006280 <TIM_Base_SetConfig+0x12c>)
 8006240:	4293      	cmp	r3, r2
 8006242:	d003      	beq.n	800624c <TIM_Base_SetConfig+0xf8>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	4a0f      	ldr	r2, [pc, #60]	@ (8006284 <TIM_Base_SetConfig+0x130>)
 8006248:	4293      	cmp	r3, r2
 800624a:	d103      	bne.n	8006254 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	691a      	ldr	r2, [r3, #16]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2201      	movs	r2, #1
 8006258:	615a      	str	r2, [r3, #20]
}
 800625a:	bf00      	nop
 800625c:	3714      	adds	r7, #20
 800625e:	46bd      	mov	sp, r7
 8006260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006264:	4770      	bx	lr
 8006266:	bf00      	nop
 8006268:	40012c00 	.word	0x40012c00
 800626c:	40000400 	.word	0x40000400
 8006270:	40000800 	.word	0x40000800
 8006274:	40000c00 	.word	0x40000c00
 8006278:	40013400 	.word	0x40013400
 800627c:	40014000 	.word	0x40014000
 8006280:	40014400 	.word	0x40014400
 8006284:	40014800 	.word	0x40014800

08006288 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006288:	b480      	push	{r7}
 800628a:	b087      	sub	sp, #28
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6a1b      	ldr	r3, [r3, #32]
 8006296:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6a1b      	ldr	r3, [r3, #32]
 800629c:	f023 0201 	bic.w	r2, r3, #1
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	699b      	ldr	r3, [r3, #24]
 80062ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80062b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f023 0303 	bic.w	r3, r3, #3
 80062c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	68fa      	ldr	r2, [r7, #12]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	f023 0302 	bic.w	r3, r3, #2
 80062d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	689b      	ldr	r3, [r3, #8]
 80062da:	697a      	ldr	r2, [r7, #20]
 80062dc:	4313      	orrs	r3, r2
 80062de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	4a2c      	ldr	r2, [pc, #176]	@ (8006394 <TIM_OC1_SetConfig+0x10c>)
 80062e4:	4293      	cmp	r3, r2
 80062e6:	d00f      	beq.n	8006308 <TIM_OC1_SetConfig+0x80>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	4a2b      	ldr	r2, [pc, #172]	@ (8006398 <TIM_OC1_SetConfig+0x110>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d00b      	beq.n	8006308 <TIM_OC1_SetConfig+0x80>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	4a2a      	ldr	r2, [pc, #168]	@ (800639c <TIM_OC1_SetConfig+0x114>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d007      	beq.n	8006308 <TIM_OC1_SetConfig+0x80>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	4a29      	ldr	r2, [pc, #164]	@ (80063a0 <TIM_OC1_SetConfig+0x118>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d003      	beq.n	8006308 <TIM_OC1_SetConfig+0x80>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	4a28      	ldr	r2, [pc, #160]	@ (80063a4 <TIM_OC1_SetConfig+0x11c>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d10c      	bne.n	8006322 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	f023 0308 	bic.w	r3, r3, #8
 800630e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	68db      	ldr	r3, [r3, #12]
 8006314:	697a      	ldr	r2, [r7, #20]
 8006316:	4313      	orrs	r3, r2
 8006318:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	f023 0304 	bic.w	r3, r3, #4
 8006320:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	4a1b      	ldr	r2, [pc, #108]	@ (8006394 <TIM_OC1_SetConfig+0x10c>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d00f      	beq.n	800634a <TIM_OC1_SetConfig+0xc2>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	4a1a      	ldr	r2, [pc, #104]	@ (8006398 <TIM_OC1_SetConfig+0x110>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d00b      	beq.n	800634a <TIM_OC1_SetConfig+0xc2>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	4a19      	ldr	r2, [pc, #100]	@ (800639c <TIM_OC1_SetConfig+0x114>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d007      	beq.n	800634a <TIM_OC1_SetConfig+0xc2>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	4a18      	ldr	r2, [pc, #96]	@ (80063a0 <TIM_OC1_SetConfig+0x118>)
 800633e:	4293      	cmp	r3, r2
 8006340:	d003      	beq.n	800634a <TIM_OC1_SetConfig+0xc2>
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	4a17      	ldr	r2, [pc, #92]	@ (80063a4 <TIM_OC1_SetConfig+0x11c>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d111      	bne.n	800636e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800634a:	693b      	ldr	r3, [r7, #16]
 800634c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006350:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006352:	693b      	ldr	r3, [r7, #16]
 8006354:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006358:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	695b      	ldr	r3, [r3, #20]
 800635e:	693a      	ldr	r2, [r7, #16]
 8006360:	4313      	orrs	r3, r2
 8006362:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	699b      	ldr	r3, [r3, #24]
 8006368:	693a      	ldr	r2, [r7, #16]
 800636a:	4313      	orrs	r3, r2
 800636c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	693a      	ldr	r2, [r7, #16]
 8006372:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	68fa      	ldr	r2, [r7, #12]
 8006378:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	685a      	ldr	r2, [r3, #4]
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	697a      	ldr	r2, [r7, #20]
 8006386:	621a      	str	r2, [r3, #32]
}
 8006388:	bf00      	nop
 800638a:	371c      	adds	r7, #28
 800638c:	46bd      	mov	sp, r7
 800638e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006392:	4770      	bx	lr
 8006394:	40012c00 	.word	0x40012c00
 8006398:	40013400 	.word	0x40013400
 800639c:	40014000 	.word	0x40014000
 80063a0:	40014400 	.word	0x40014400
 80063a4:	40014800 	.word	0x40014800

080063a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80063a8:	b480      	push	{r7}
 80063aa:	b087      	sub	sp, #28
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
 80063b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6a1b      	ldr	r3, [r3, #32]
 80063b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6a1b      	ldr	r3, [r3, #32]
 80063bc:	f023 0210 	bic.w	r2, r3, #16
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	699b      	ldr	r3, [r3, #24]
 80063ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80063d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80063da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	021b      	lsls	r3, r3, #8
 80063ea:	68fa      	ldr	r2, [r7, #12]
 80063ec:	4313      	orrs	r3, r2
 80063ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80063f0:	697b      	ldr	r3, [r7, #20]
 80063f2:	f023 0320 	bic.w	r3, r3, #32
 80063f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	689b      	ldr	r3, [r3, #8]
 80063fc:	011b      	lsls	r3, r3, #4
 80063fe:	697a      	ldr	r2, [r7, #20]
 8006400:	4313      	orrs	r3, r2
 8006402:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	4a28      	ldr	r2, [pc, #160]	@ (80064a8 <TIM_OC2_SetConfig+0x100>)
 8006408:	4293      	cmp	r3, r2
 800640a:	d003      	beq.n	8006414 <TIM_OC2_SetConfig+0x6c>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	4a27      	ldr	r2, [pc, #156]	@ (80064ac <TIM_OC2_SetConfig+0x104>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d10d      	bne.n	8006430 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006414:	697b      	ldr	r3, [r7, #20]
 8006416:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800641a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	68db      	ldr	r3, [r3, #12]
 8006420:	011b      	lsls	r3, r3, #4
 8006422:	697a      	ldr	r2, [r7, #20]
 8006424:	4313      	orrs	r3, r2
 8006426:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800642e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	4a1d      	ldr	r2, [pc, #116]	@ (80064a8 <TIM_OC2_SetConfig+0x100>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d00f      	beq.n	8006458 <TIM_OC2_SetConfig+0xb0>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	4a1c      	ldr	r2, [pc, #112]	@ (80064ac <TIM_OC2_SetConfig+0x104>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d00b      	beq.n	8006458 <TIM_OC2_SetConfig+0xb0>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	4a1b      	ldr	r2, [pc, #108]	@ (80064b0 <TIM_OC2_SetConfig+0x108>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d007      	beq.n	8006458 <TIM_OC2_SetConfig+0xb0>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	4a1a      	ldr	r2, [pc, #104]	@ (80064b4 <TIM_OC2_SetConfig+0x10c>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d003      	beq.n	8006458 <TIM_OC2_SetConfig+0xb0>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	4a19      	ldr	r2, [pc, #100]	@ (80064b8 <TIM_OC2_SetConfig+0x110>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d113      	bne.n	8006480 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006458:	693b      	ldr	r3, [r7, #16]
 800645a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800645e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006460:	693b      	ldr	r3, [r7, #16]
 8006462:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006466:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	695b      	ldr	r3, [r3, #20]
 800646c:	009b      	lsls	r3, r3, #2
 800646e:	693a      	ldr	r2, [r7, #16]
 8006470:	4313      	orrs	r3, r2
 8006472:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	699b      	ldr	r3, [r3, #24]
 8006478:	009b      	lsls	r3, r3, #2
 800647a:	693a      	ldr	r2, [r7, #16]
 800647c:	4313      	orrs	r3, r2
 800647e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	693a      	ldr	r2, [r7, #16]
 8006484:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	68fa      	ldr	r2, [r7, #12]
 800648a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	685a      	ldr	r2, [r3, #4]
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	697a      	ldr	r2, [r7, #20]
 8006498:	621a      	str	r2, [r3, #32]
}
 800649a:	bf00      	nop
 800649c:	371c      	adds	r7, #28
 800649e:	46bd      	mov	sp, r7
 80064a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a4:	4770      	bx	lr
 80064a6:	bf00      	nop
 80064a8:	40012c00 	.word	0x40012c00
 80064ac:	40013400 	.word	0x40013400
 80064b0:	40014000 	.word	0x40014000
 80064b4:	40014400 	.word	0x40014400
 80064b8:	40014800 	.word	0x40014800

080064bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80064bc:	b480      	push	{r7}
 80064be:	b087      	sub	sp, #28
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
 80064c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6a1b      	ldr	r3, [r3, #32]
 80064ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6a1b      	ldr	r3, [r3, #32]
 80064d0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	69db      	ldr	r3, [r3, #28]
 80064e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80064ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f023 0303 	bic.w	r3, r3, #3
 80064f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	68fa      	ldr	r2, [r7, #12]
 80064fe:	4313      	orrs	r3, r2
 8006500:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006502:	697b      	ldr	r3, [r7, #20]
 8006504:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006508:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	689b      	ldr	r3, [r3, #8]
 800650e:	021b      	lsls	r3, r3, #8
 8006510:	697a      	ldr	r2, [r7, #20]
 8006512:	4313      	orrs	r3, r2
 8006514:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	4a27      	ldr	r2, [pc, #156]	@ (80065b8 <TIM_OC3_SetConfig+0xfc>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d003      	beq.n	8006526 <TIM_OC3_SetConfig+0x6a>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	4a26      	ldr	r2, [pc, #152]	@ (80065bc <TIM_OC3_SetConfig+0x100>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d10d      	bne.n	8006542 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800652c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	68db      	ldr	r3, [r3, #12]
 8006532:	021b      	lsls	r3, r3, #8
 8006534:	697a      	ldr	r2, [r7, #20]
 8006536:	4313      	orrs	r3, r2
 8006538:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006540:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	4a1c      	ldr	r2, [pc, #112]	@ (80065b8 <TIM_OC3_SetConfig+0xfc>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d00f      	beq.n	800656a <TIM_OC3_SetConfig+0xae>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	4a1b      	ldr	r2, [pc, #108]	@ (80065bc <TIM_OC3_SetConfig+0x100>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d00b      	beq.n	800656a <TIM_OC3_SetConfig+0xae>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	4a1a      	ldr	r2, [pc, #104]	@ (80065c0 <TIM_OC3_SetConfig+0x104>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d007      	beq.n	800656a <TIM_OC3_SetConfig+0xae>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	4a19      	ldr	r2, [pc, #100]	@ (80065c4 <TIM_OC3_SetConfig+0x108>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d003      	beq.n	800656a <TIM_OC3_SetConfig+0xae>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	4a18      	ldr	r2, [pc, #96]	@ (80065c8 <TIM_OC3_SetConfig+0x10c>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d113      	bne.n	8006592 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800656a:	693b      	ldr	r3, [r7, #16]
 800656c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006570:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006572:	693b      	ldr	r3, [r7, #16]
 8006574:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006578:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	695b      	ldr	r3, [r3, #20]
 800657e:	011b      	lsls	r3, r3, #4
 8006580:	693a      	ldr	r2, [r7, #16]
 8006582:	4313      	orrs	r3, r2
 8006584:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	699b      	ldr	r3, [r3, #24]
 800658a:	011b      	lsls	r3, r3, #4
 800658c:	693a      	ldr	r2, [r7, #16]
 800658e:	4313      	orrs	r3, r2
 8006590:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	693a      	ldr	r2, [r7, #16]
 8006596:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	68fa      	ldr	r2, [r7, #12]
 800659c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	685a      	ldr	r2, [r3, #4]
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	697a      	ldr	r2, [r7, #20]
 80065aa:	621a      	str	r2, [r3, #32]
}
 80065ac:	bf00      	nop
 80065ae:	371c      	adds	r7, #28
 80065b0:	46bd      	mov	sp, r7
 80065b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b6:	4770      	bx	lr
 80065b8:	40012c00 	.word	0x40012c00
 80065bc:	40013400 	.word	0x40013400
 80065c0:	40014000 	.word	0x40014000
 80065c4:	40014400 	.word	0x40014400
 80065c8:	40014800 	.word	0x40014800

080065cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b087      	sub	sp, #28
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
 80065d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6a1b      	ldr	r3, [r3, #32]
 80065da:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6a1b      	ldr	r3, [r3, #32]
 80065e0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	69db      	ldr	r3, [r3, #28]
 80065f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80065fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80065fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006606:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	021b      	lsls	r3, r3, #8
 800660e:	68fa      	ldr	r2, [r7, #12]
 8006610:	4313      	orrs	r3, r2
 8006612:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006614:	693b      	ldr	r3, [r7, #16]
 8006616:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800661a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	689b      	ldr	r3, [r3, #8]
 8006620:	031b      	lsls	r3, r3, #12
 8006622:	693a      	ldr	r2, [r7, #16]
 8006624:	4313      	orrs	r3, r2
 8006626:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	4a18      	ldr	r2, [pc, #96]	@ (800668c <TIM_OC4_SetConfig+0xc0>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d00f      	beq.n	8006650 <TIM_OC4_SetConfig+0x84>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	4a17      	ldr	r2, [pc, #92]	@ (8006690 <TIM_OC4_SetConfig+0xc4>)
 8006634:	4293      	cmp	r3, r2
 8006636:	d00b      	beq.n	8006650 <TIM_OC4_SetConfig+0x84>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	4a16      	ldr	r2, [pc, #88]	@ (8006694 <TIM_OC4_SetConfig+0xc8>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d007      	beq.n	8006650 <TIM_OC4_SetConfig+0x84>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	4a15      	ldr	r2, [pc, #84]	@ (8006698 <TIM_OC4_SetConfig+0xcc>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d003      	beq.n	8006650 <TIM_OC4_SetConfig+0x84>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	4a14      	ldr	r2, [pc, #80]	@ (800669c <TIM_OC4_SetConfig+0xd0>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d109      	bne.n	8006664 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006656:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	695b      	ldr	r3, [r3, #20]
 800665c:	019b      	lsls	r3, r3, #6
 800665e:	697a      	ldr	r2, [r7, #20]
 8006660:	4313      	orrs	r3, r2
 8006662:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	697a      	ldr	r2, [r7, #20]
 8006668:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	68fa      	ldr	r2, [r7, #12]
 800666e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	685a      	ldr	r2, [r3, #4]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	693a      	ldr	r2, [r7, #16]
 800667c:	621a      	str	r2, [r3, #32]
}
 800667e:	bf00      	nop
 8006680:	371c      	adds	r7, #28
 8006682:	46bd      	mov	sp, r7
 8006684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006688:	4770      	bx	lr
 800668a:	bf00      	nop
 800668c:	40012c00 	.word	0x40012c00
 8006690:	40013400 	.word	0x40013400
 8006694:	40014000 	.word	0x40014000
 8006698:	40014400 	.word	0x40014400
 800669c:	40014800 	.word	0x40014800

080066a0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b087      	sub	sp, #28
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
 80066a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6a1b      	ldr	r3, [r3, #32]
 80066ae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6a1b      	ldr	r3, [r3, #32]
 80066b4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80066ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	68fa      	ldr	r2, [r7, #12]
 80066da:	4313      	orrs	r3, r2
 80066dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80066de:	693b      	ldr	r3, [r7, #16]
 80066e0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80066e4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	689b      	ldr	r3, [r3, #8]
 80066ea:	041b      	lsls	r3, r3, #16
 80066ec:	693a      	ldr	r2, [r7, #16]
 80066ee:	4313      	orrs	r3, r2
 80066f0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	4a17      	ldr	r2, [pc, #92]	@ (8006754 <TIM_OC5_SetConfig+0xb4>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d00f      	beq.n	800671a <TIM_OC5_SetConfig+0x7a>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	4a16      	ldr	r2, [pc, #88]	@ (8006758 <TIM_OC5_SetConfig+0xb8>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d00b      	beq.n	800671a <TIM_OC5_SetConfig+0x7a>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	4a15      	ldr	r2, [pc, #84]	@ (800675c <TIM_OC5_SetConfig+0xbc>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d007      	beq.n	800671a <TIM_OC5_SetConfig+0x7a>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	4a14      	ldr	r2, [pc, #80]	@ (8006760 <TIM_OC5_SetConfig+0xc0>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d003      	beq.n	800671a <TIM_OC5_SetConfig+0x7a>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	4a13      	ldr	r2, [pc, #76]	@ (8006764 <TIM_OC5_SetConfig+0xc4>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d109      	bne.n	800672e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800671a:	697b      	ldr	r3, [r7, #20]
 800671c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006720:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	695b      	ldr	r3, [r3, #20]
 8006726:	021b      	lsls	r3, r3, #8
 8006728:	697a      	ldr	r2, [r7, #20]
 800672a:	4313      	orrs	r3, r2
 800672c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	697a      	ldr	r2, [r7, #20]
 8006732:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	68fa      	ldr	r2, [r7, #12]
 8006738:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	685a      	ldr	r2, [r3, #4]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	693a      	ldr	r2, [r7, #16]
 8006746:	621a      	str	r2, [r3, #32]
}
 8006748:	bf00      	nop
 800674a:	371c      	adds	r7, #28
 800674c:	46bd      	mov	sp, r7
 800674e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006752:	4770      	bx	lr
 8006754:	40012c00 	.word	0x40012c00
 8006758:	40013400 	.word	0x40013400
 800675c:	40014000 	.word	0x40014000
 8006760:	40014400 	.word	0x40014400
 8006764:	40014800 	.word	0x40014800

08006768 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006768:	b480      	push	{r7}
 800676a:	b087      	sub	sp, #28
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
 8006770:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6a1b      	ldr	r3, [r3, #32]
 8006776:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6a1b      	ldr	r3, [r3, #32]
 800677c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	685b      	ldr	r3, [r3, #4]
 8006788:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800678e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006796:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800679a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	021b      	lsls	r3, r3, #8
 80067a2:	68fa      	ldr	r2, [r7, #12]
 80067a4:	4313      	orrs	r3, r2
 80067a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80067a8:	693b      	ldr	r3, [r7, #16]
 80067aa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80067ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	689b      	ldr	r3, [r3, #8]
 80067b4:	051b      	lsls	r3, r3, #20
 80067b6:	693a      	ldr	r2, [r7, #16]
 80067b8:	4313      	orrs	r3, r2
 80067ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	4a18      	ldr	r2, [pc, #96]	@ (8006820 <TIM_OC6_SetConfig+0xb8>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d00f      	beq.n	80067e4 <TIM_OC6_SetConfig+0x7c>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	4a17      	ldr	r2, [pc, #92]	@ (8006824 <TIM_OC6_SetConfig+0xbc>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d00b      	beq.n	80067e4 <TIM_OC6_SetConfig+0x7c>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	4a16      	ldr	r2, [pc, #88]	@ (8006828 <TIM_OC6_SetConfig+0xc0>)
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d007      	beq.n	80067e4 <TIM_OC6_SetConfig+0x7c>
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	4a15      	ldr	r2, [pc, #84]	@ (800682c <TIM_OC6_SetConfig+0xc4>)
 80067d8:	4293      	cmp	r3, r2
 80067da:	d003      	beq.n	80067e4 <TIM_OC6_SetConfig+0x7c>
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	4a14      	ldr	r2, [pc, #80]	@ (8006830 <TIM_OC6_SetConfig+0xc8>)
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d109      	bne.n	80067f8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80067ea:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	695b      	ldr	r3, [r3, #20]
 80067f0:	029b      	lsls	r3, r3, #10
 80067f2:	697a      	ldr	r2, [r7, #20]
 80067f4:	4313      	orrs	r3, r2
 80067f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	697a      	ldr	r2, [r7, #20]
 80067fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	68fa      	ldr	r2, [r7, #12]
 8006802:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	685a      	ldr	r2, [r3, #4]
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	693a      	ldr	r2, [r7, #16]
 8006810:	621a      	str	r2, [r3, #32]
}
 8006812:	bf00      	nop
 8006814:	371c      	adds	r7, #28
 8006816:	46bd      	mov	sp, r7
 8006818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681c:	4770      	bx	lr
 800681e:	bf00      	nop
 8006820:	40012c00 	.word	0x40012c00
 8006824:	40013400 	.word	0x40013400
 8006828:	40014000 	.word	0x40014000
 800682c:	40014400 	.word	0x40014400
 8006830:	40014800 	.word	0x40014800

08006834 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006834:	b480      	push	{r7}
 8006836:	b087      	sub	sp, #28
 8006838:	af00      	add	r7, sp, #0
 800683a:	60f8      	str	r0, [r7, #12]
 800683c:	60b9      	str	r1, [r7, #8]
 800683e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	f003 031f 	and.w	r3, r3, #31
 8006846:	2201      	movs	r2, #1
 8006848:	fa02 f303 	lsl.w	r3, r2, r3
 800684c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	6a1a      	ldr	r2, [r3, #32]
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	43db      	mvns	r3, r3
 8006856:	401a      	ands	r2, r3
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	6a1a      	ldr	r2, [r3, #32]
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	f003 031f 	and.w	r3, r3, #31
 8006866:	6879      	ldr	r1, [r7, #4]
 8006868:	fa01 f303 	lsl.w	r3, r1, r3
 800686c:	431a      	orrs	r2, r3
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	621a      	str	r2, [r3, #32]
}
 8006872:	bf00      	nop
 8006874:	371c      	adds	r7, #28
 8006876:	46bd      	mov	sp, r7
 8006878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687c:	4770      	bx	lr

0800687e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800687e:	b580      	push	{r7, lr}
 8006880:	b082      	sub	sp, #8
 8006882:	af00      	add	r7, sp, #0
 8006884:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d101      	bne.n	8006890 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800688c:	2301      	movs	r3, #1
 800688e:	e042      	b.n	8006916 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006896:	2b00      	cmp	r3, #0
 8006898:	d106      	bne.n	80068a8 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2200      	movs	r2, #0
 800689e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	f000 f83b 	bl	800691e <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2224      	movs	r2, #36	@ 0x24
 80068ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	681a      	ldr	r2, [r3, #0]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f022 0201 	bic.w	r2, r2, #1
 80068be:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d002      	beq.n	80068ce <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80068c8:	6878      	ldr	r0, [r7, #4]
 80068ca:	f000 fbbd 	bl	8007048 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80068ce:	6878      	ldr	r0, [r7, #4]
 80068d0:	f000 f8be 	bl	8006a50 <UART_SetConfig>
 80068d4:	4603      	mov	r3, r0
 80068d6:	2b01      	cmp	r3, #1
 80068d8:	d101      	bne.n	80068de <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80068da:	2301      	movs	r3, #1
 80068dc:	e01b      	b.n	8006916 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	685a      	ldr	r2, [r3, #4]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80068ec:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	689a      	ldr	r2, [r3, #8]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80068fc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	681a      	ldr	r2, [r3, #0]
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f042 0201 	orr.w	r2, r2, #1
 800690c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800690e:	6878      	ldr	r0, [r7, #4]
 8006910:	f000 fc3c 	bl	800718c <UART_CheckIdleState>
 8006914:	4603      	mov	r3, r0
}
 8006916:	4618      	mov	r0, r3
 8006918:	3708      	adds	r7, #8
 800691a:	46bd      	mov	sp, r7
 800691c:	bd80      	pop	{r7, pc}

0800691e <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800691e:	b480      	push	{r7}
 8006920:	b083      	sub	sp, #12
 8006922:	af00      	add	r7, sp, #0
 8006924:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8006926:	bf00      	nop
 8006928:	370c      	adds	r7, #12
 800692a:	46bd      	mov	sp, r7
 800692c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006930:	4770      	bx	lr

08006932 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006932:	b580      	push	{r7, lr}
 8006934:	b08a      	sub	sp, #40	@ 0x28
 8006936:	af02      	add	r7, sp, #8
 8006938:	60f8      	str	r0, [r7, #12]
 800693a:	60b9      	str	r1, [r7, #8]
 800693c:	603b      	str	r3, [r7, #0]
 800693e:	4613      	mov	r3, r2
 8006940:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006948:	2b20      	cmp	r3, #32
 800694a:	d17b      	bne.n	8006a44 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d002      	beq.n	8006958 <HAL_UART_Transmit+0x26>
 8006952:	88fb      	ldrh	r3, [r7, #6]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d101      	bne.n	800695c <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006958:	2301      	movs	r3, #1
 800695a:	e074      	b.n	8006a46 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	2200      	movs	r2, #0
 8006960:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	2221      	movs	r2, #33	@ 0x21
 8006968:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800696c:	f7fd f88c 	bl	8003a88 <HAL_GetTick>
 8006970:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	88fa      	ldrh	r2, [r7, #6]
 8006976:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	88fa      	ldrh	r2, [r7, #6]
 800697e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	689b      	ldr	r3, [r3, #8]
 8006986:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800698a:	d108      	bne.n	800699e <HAL_UART_Transmit+0x6c>
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	691b      	ldr	r3, [r3, #16]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d104      	bne.n	800699e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006994:	2300      	movs	r3, #0
 8006996:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	61bb      	str	r3, [r7, #24]
 800699c:	e003      	b.n	80069a6 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80069a2:	2300      	movs	r3, #0
 80069a4:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80069a6:	e030      	b.n	8006a0a <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	9300      	str	r3, [sp, #0]
 80069ac:	697b      	ldr	r3, [r7, #20]
 80069ae:	2200      	movs	r2, #0
 80069b0:	2180      	movs	r1, #128	@ 0x80
 80069b2:	68f8      	ldr	r0, [r7, #12]
 80069b4:	f000 fc94 	bl	80072e0 <UART_WaitOnFlagUntilTimeout>
 80069b8:	4603      	mov	r3, r0
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d005      	beq.n	80069ca <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	2220      	movs	r2, #32
 80069c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80069c6:	2303      	movs	r3, #3
 80069c8:	e03d      	b.n	8006a46 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80069ca:	69fb      	ldr	r3, [r7, #28]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d10b      	bne.n	80069e8 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80069d0:	69bb      	ldr	r3, [r7, #24]
 80069d2:	881a      	ldrh	r2, [r3, #0]
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80069dc:	b292      	uxth	r2, r2
 80069de:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80069e0:	69bb      	ldr	r3, [r7, #24]
 80069e2:	3302      	adds	r3, #2
 80069e4:	61bb      	str	r3, [r7, #24]
 80069e6:	e007      	b.n	80069f8 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80069e8:	69fb      	ldr	r3, [r7, #28]
 80069ea:	781a      	ldrb	r2, [r3, #0]
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80069f2:	69fb      	ldr	r3, [r7, #28]
 80069f4:	3301      	adds	r3, #1
 80069f6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80069fe:	b29b      	uxth	r3, r3
 8006a00:	3b01      	subs	r3, #1
 8006a02:	b29a      	uxth	r2, r3
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006a10:	b29b      	uxth	r3, r3
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d1c8      	bne.n	80069a8 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	9300      	str	r3, [sp, #0]
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	2140      	movs	r1, #64	@ 0x40
 8006a20:	68f8      	ldr	r0, [r7, #12]
 8006a22:	f000 fc5d 	bl	80072e0 <UART_WaitOnFlagUntilTimeout>
 8006a26:	4603      	mov	r3, r0
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d005      	beq.n	8006a38 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	2220      	movs	r2, #32
 8006a30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006a34:	2303      	movs	r3, #3
 8006a36:	e006      	b.n	8006a46 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	2220      	movs	r2, #32
 8006a3c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006a40:	2300      	movs	r3, #0
 8006a42:	e000      	b.n	8006a46 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006a44:	2302      	movs	r3, #2
  }
}
 8006a46:	4618      	mov	r0, r3
 8006a48:	3720      	adds	r7, #32
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	bd80      	pop	{r7, pc}
	...

08006a50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a54:	b08c      	sub	sp, #48	@ 0x30
 8006a56:	af00      	add	r7, sp, #0
 8006a58:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006a60:	697b      	ldr	r3, [r7, #20]
 8006a62:	689a      	ldr	r2, [r3, #8]
 8006a64:	697b      	ldr	r3, [r7, #20]
 8006a66:	691b      	ldr	r3, [r3, #16]
 8006a68:	431a      	orrs	r2, r3
 8006a6a:	697b      	ldr	r3, [r7, #20]
 8006a6c:	695b      	ldr	r3, [r3, #20]
 8006a6e:	431a      	orrs	r2, r3
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	69db      	ldr	r3, [r3, #28]
 8006a74:	4313      	orrs	r3, r2
 8006a76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	681a      	ldr	r2, [r3, #0]
 8006a7e:	4baa      	ldr	r3, [pc, #680]	@ (8006d28 <UART_SetConfig+0x2d8>)
 8006a80:	4013      	ands	r3, r2
 8006a82:	697a      	ldr	r2, [r7, #20]
 8006a84:	6812      	ldr	r2, [r2, #0]
 8006a86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a88:	430b      	orrs	r3, r1
 8006a8a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a8c:	697b      	ldr	r3, [r7, #20]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	685b      	ldr	r3, [r3, #4]
 8006a92:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006a96:	697b      	ldr	r3, [r7, #20]
 8006a98:	68da      	ldr	r2, [r3, #12]
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	430a      	orrs	r2, r1
 8006aa0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006aa2:	697b      	ldr	r3, [r7, #20]
 8006aa4:	699b      	ldr	r3, [r3, #24]
 8006aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006aa8:	697b      	ldr	r3, [r7, #20]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a9f      	ldr	r2, [pc, #636]	@ (8006d2c <UART_SetConfig+0x2dc>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d004      	beq.n	8006abc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006ab2:	697b      	ldr	r3, [r7, #20]
 8006ab4:	6a1b      	ldr	r3, [r3, #32]
 8006ab6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006abc:	697b      	ldr	r3, [r7, #20]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	689b      	ldr	r3, [r3, #8]
 8006ac2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006ac6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006aca:	697a      	ldr	r2, [r7, #20]
 8006acc:	6812      	ldr	r2, [r2, #0]
 8006ace:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ad0:	430b      	orrs	r3, r1
 8006ad2:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ada:	f023 010f 	bic.w	r1, r3, #15
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006ae2:	697b      	ldr	r3, [r7, #20]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	430a      	orrs	r2, r1
 8006ae8:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a90      	ldr	r2, [pc, #576]	@ (8006d30 <UART_SetConfig+0x2e0>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d125      	bne.n	8006b40 <UART_SetConfig+0xf0>
 8006af4:	4b8f      	ldr	r3, [pc, #572]	@ (8006d34 <UART_SetConfig+0x2e4>)
 8006af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006afa:	f003 0303 	and.w	r3, r3, #3
 8006afe:	2b03      	cmp	r3, #3
 8006b00:	d81a      	bhi.n	8006b38 <UART_SetConfig+0xe8>
 8006b02:	a201      	add	r2, pc, #4	@ (adr r2, 8006b08 <UART_SetConfig+0xb8>)
 8006b04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b08:	08006b19 	.word	0x08006b19
 8006b0c:	08006b29 	.word	0x08006b29
 8006b10:	08006b21 	.word	0x08006b21
 8006b14:	08006b31 	.word	0x08006b31
 8006b18:	2301      	movs	r3, #1
 8006b1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b1e:	e116      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006b20:	2302      	movs	r3, #2
 8006b22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b26:	e112      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006b28:	2304      	movs	r3, #4
 8006b2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b2e:	e10e      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006b30:	2308      	movs	r3, #8
 8006b32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b36:	e10a      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006b38:	2310      	movs	r3, #16
 8006b3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b3e:	e106      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006b40:	697b      	ldr	r3, [r7, #20]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	4a7c      	ldr	r2, [pc, #496]	@ (8006d38 <UART_SetConfig+0x2e8>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d138      	bne.n	8006bbc <UART_SetConfig+0x16c>
 8006b4a:	4b7a      	ldr	r3, [pc, #488]	@ (8006d34 <UART_SetConfig+0x2e4>)
 8006b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b50:	f003 030c 	and.w	r3, r3, #12
 8006b54:	2b0c      	cmp	r3, #12
 8006b56:	d82d      	bhi.n	8006bb4 <UART_SetConfig+0x164>
 8006b58:	a201      	add	r2, pc, #4	@ (adr r2, 8006b60 <UART_SetConfig+0x110>)
 8006b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b5e:	bf00      	nop
 8006b60:	08006b95 	.word	0x08006b95
 8006b64:	08006bb5 	.word	0x08006bb5
 8006b68:	08006bb5 	.word	0x08006bb5
 8006b6c:	08006bb5 	.word	0x08006bb5
 8006b70:	08006ba5 	.word	0x08006ba5
 8006b74:	08006bb5 	.word	0x08006bb5
 8006b78:	08006bb5 	.word	0x08006bb5
 8006b7c:	08006bb5 	.word	0x08006bb5
 8006b80:	08006b9d 	.word	0x08006b9d
 8006b84:	08006bb5 	.word	0x08006bb5
 8006b88:	08006bb5 	.word	0x08006bb5
 8006b8c:	08006bb5 	.word	0x08006bb5
 8006b90:	08006bad 	.word	0x08006bad
 8006b94:	2300      	movs	r3, #0
 8006b96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b9a:	e0d8      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006b9c:	2302      	movs	r3, #2
 8006b9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ba2:	e0d4      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006ba4:	2304      	movs	r3, #4
 8006ba6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006baa:	e0d0      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006bac:	2308      	movs	r3, #8
 8006bae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bb2:	e0cc      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006bb4:	2310      	movs	r3, #16
 8006bb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bba:	e0c8      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006bbc:	697b      	ldr	r3, [r7, #20]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	4a5e      	ldr	r2, [pc, #376]	@ (8006d3c <UART_SetConfig+0x2ec>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d125      	bne.n	8006c12 <UART_SetConfig+0x1c2>
 8006bc6:	4b5b      	ldr	r3, [pc, #364]	@ (8006d34 <UART_SetConfig+0x2e4>)
 8006bc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bcc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006bd0:	2b30      	cmp	r3, #48	@ 0x30
 8006bd2:	d016      	beq.n	8006c02 <UART_SetConfig+0x1b2>
 8006bd4:	2b30      	cmp	r3, #48	@ 0x30
 8006bd6:	d818      	bhi.n	8006c0a <UART_SetConfig+0x1ba>
 8006bd8:	2b20      	cmp	r3, #32
 8006bda:	d00a      	beq.n	8006bf2 <UART_SetConfig+0x1a2>
 8006bdc:	2b20      	cmp	r3, #32
 8006bde:	d814      	bhi.n	8006c0a <UART_SetConfig+0x1ba>
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d002      	beq.n	8006bea <UART_SetConfig+0x19a>
 8006be4:	2b10      	cmp	r3, #16
 8006be6:	d008      	beq.n	8006bfa <UART_SetConfig+0x1aa>
 8006be8:	e00f      	b.n	8006c0a <UART_SetConfig+0x1ba>
 8006bea:	2300      	movs	r3, #0
 8006bec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bf0:	e0ad      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006bf2:	2302      	movs	r3, #2
 8006bf4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bf8:	e0a9      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006bfa:	2304      	movs	r3, #4
 8006bfc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c00:	e0a5      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006c02:	2308      	movs	r3, #8
 8006c04:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c08:	e0a1      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006c0a:	2310      	movs	r3, #16
 8006c0c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c10:	e09d      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	4a4a      	ldr	r2, [pc, #296]	@ (8006d40 <UART_SetConfig+0x2f0>)
 8006c18:	4293      	cmp	r3, r2
 8006c1a:	d125      	bne.n	8006c68 <UART_SetConfig+0x218>
 8006c1c:	4b45      	ldr	r3, [pc, #276]	@ (8006d34 <UART_SetConfig+0x2e4>)
 8006c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c22:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006c26:	2bc0      	cmp	r3, #192	@ 0xc0
 8006c28:	d016      	beq.n	8006c58 <UART_SetConfig+0x208>
 8006c2a:	2bc0      	cmp	r3, #192	@ 0xc0
 8006c2c:	d818      	bhi.n	8006c60 <UART_SetConfig+0x210>
 8006c2e:	2b80      	cmp	r3, #128	@ 0x80
 8006c30:	d00a      	beq.n	8006c48 <UART_SetConfig+0x1f8>
 8006c32:	2b80      	cmp	r3, #128	@ 0x80
 8006c34:	d814      	bhi.n	8006c60 <UART_SetConfig+0x210>
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d002      	beq.n	8006c40 <UART_SetConfig+0x1f0>
 8006c3a:	2b40      	cmp	r3, #64	@ 0x40
 8006c3c:	d008      	beq.n	8006c50 <UART_SetConfig+0x200>
 8006c3e:	e00f      	b.n	8006c60 <UART_SetConfig+0x210>
 8006c40:	2300      	movs	r3, #0
 8006c42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c46:	e082      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006c48:	2302      	movs	r3, #2
 8006c4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c4e:	e07e      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006c50:	2304      	movs	r3, #4
 8006c52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c56:	e07a      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006c58:	2308      	movs	r3, #8
 8006c5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c5e:	e076      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006c60:	2310      	movs	r3, #16
 8006c62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c66:	e072      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006c68:	697b      	ldr	r3, [r7, #20]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	4a35      	ldr	r2, [pc, #212]	@ (8006d44 <UART_SetConfig+0x2f4>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d12a      	bne.n	8006cc8 <UART_SetConfig+0x278>
 8006c72:	4b30      	ldr	r3, [pc, #192]	@ (8006d34 <UART_SetConfig+0x2e4>)
 8006c74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c78:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c7c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006c80:	d01a      	beq.n	8006cb8 <UART_SetConfig+0x268>
 8006c82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006c86:	d81b      	bhi.n	8006cc0 <UART_SetConfig+0x270>
 8006c88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c8c:	d00c      	beq.n	8006ca8 <UART_SetConfig+0x258>
 8006c8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c92:	d815      	bhi.n	8006cc0 <UART_SetConfig+0x270>
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d003      	beq.n	8006ca0 <UART_SetConfig+0x250>
 8006c98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c9c:	d008      	beq.n	8006cb0 <UART_SetConfig+0x260>
 8006c9e:	e00f      	b.n	8006cc0 <UART_SetConfig+0x270>
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ca6:	e052      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006ca8:	2302      	movs	r3, #2
 8006caa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cae:	e04e      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006cb0:	2304      	movs	r3, #4
 8006cb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cb6:	e04a      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006cb8:	2308      	movs	r3, #8
 8006cba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cbe:	e046      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006cc0:	2310      	movs	r3, #16
 8006cc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cc6:	e042      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006cc8:	697b      	ldr	r3, [r7, #20]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	4a17      	ldr	r2, [pc, #92]	@ (8006d2c <UART_SetConfig+0x2dc>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d13a      	bne.n	8006d48 <UART_SetConfig+0x2f8>
 8006cd2:	4b18      	ldr	r3, [pc, #96]	@ (8006d34 <UART_SetConfig+0x2e4>)
 8006cd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cd8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006cdc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006ce0:	d01a      	beq.n	8006d18 <UART_SetConfig+0x2c8>
 8006ce2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006ce6:	d81b      	bhi.n	8006d20 <UART_SetConfig+0x2d0>
 8006ce8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006cec:	d00c      	beq.n	8006d08 <UART_SetConfig+0x2b8>
 8006cee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006cf2:	d815      	bhi.n	8006d20 <UART_SetConfig+0x2d0>
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d003      	beq.n	8006d00 <UART_SetConfig+0x2b0>
 8006cf8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cfc:	d008      	beq.n	8006d10 <UART_SetConfig+0x2c0>
 8006cfe:	e00f      	b.n	8006d20 <UART_SetConfig+0x2d0>
 8006d00:	2300      	movs	r3, #0
 8006d02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d06:	e022      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006d08:	2302      	movs	r3, #2
 8006d0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d0e:	e01e      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006d10:	2304      	movs	r3, #4
 8006d12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d16:	e01a      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006d18:	2308      	movs	r3, #8
 8006d1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d1e:	e016      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006d20:	2310      	movs	r3, #16
 8006d22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d26:	e012      	b.n	8006d4e <UART_SetConfig+0x2fe>
 8006d28:	cfff69f3 	.word	0xcfff69f3
 8006d2c:	40008000 	.word	0x40008000
 8006d30:	40013800 	.word	0x40013800
 8006d34:	40021000 	.word	0x40021000
 8006d38:	40004400 	.word	0x40004400
 8006d3c:	40004800 	.word	0x40004800
 8006d40:	40004c00 	.word	0x40004c00
 8006d44:	40005000 	.word	0x40005000
 8006d48:	2310      	movs	r3, #16
 8006d4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006d4e:	697b      	ldr	r3, [r7, #20]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	4aae      	ldr	r2, [pc, #696]	@ (800700c <UART_SetConfig+0x5bc>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	f040 8097 	bne.w	8006e88 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006d5a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006d5e:	2b08      	cmp	r3, #8
 8006d60:	d823      	bhi.n	8006daa <UART_SetConfig+0x35a>
 8006d62:	a201      	add	r2, pc, #4	@ (adr r2, 8006d68 <UART_SetConfig+0x318>)
 8006d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d68:	08006d8d 	.word	0x08006d8d
 8006d6c:	08006dab 	.word	0x08006dab
 8006d70:	08006d95 	.word	0x08006d95
 8006d74:	08006dab 	.word	0x08006dab
 8006d78:	08006d9b 	.word	0x08006d9b
 8006d7c:	08006dab 	.word	0x08006dab
 8006d80:	08006dab 	.word	0x08006dab
 8006d84:	08006dab 	.word	0x08006dab
 8006d88:	08006da3 	.word	0x08006da3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d8c:	f7fe fe6a 	bl	8005a64 <HAL_RCC_GetPCLK1Freq>
 8006d90:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006d92:	e010      	b.n	8006db6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006d94:	4b9e      	ldr	r3, [pc, #632]	@ (8007010 <UART_SetConfig+0x5c0>)
 8006d96:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006d98:	e00d      	b.n	8006db6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d9a:	f7fe fdcb 	bl	8005934 <HAL_RCC_GetSysClockFreq>
 8006d9e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006da0:	e009      	b.n	8006db6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006da2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006da6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006da8:	e005      	b.n	8006db6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006daa:	2300      	movs	r3, #0
 8006dac:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006dae:	2301      	movs	r3, #1
 8006db0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006db4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	f000 8130 	beq.w	800701e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006dbe:	697b      	ldr	r3, [r7, #20]
 8006dc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dc2:	4a94      	ldr	r2, [pc, #592]	@ (8007014 <UART_SetConfig+0x5c4>)
 8006dc4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006dc8:	461a      	mov	r2, r3
 8006dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dcc:	fbb3 f3f2 	udiv	r3, r3, r2
 8006dd0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	685a      	ldr	r2, [r3, #4]
 8006dd6:	4613      	mov	r3, r2
 8006dd8:	005b      	lsls	r3, r3, #1
 8006dda:	4413      	add	r3, r2
 8006ddc:	69ba      	ldr	r2, [r7, #24]
 8006dde:	429a      	cmp	r2, r3
 8006de0:	d305      	bcc.n	8006dee <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	685b      	ldr	r3, [r3, #4]
 8006de6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006de8:	69ba      	ldr	r2, [r7, #24]
 8006dea:	429a      	cmp	r2, r3
 8006dec:	d903      	bls.n	8006df6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006dee:	2301      	movs	r3, #1
 8006df0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006df4:	e113      	b.n	800701e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006df8:	2200      	movs	r2, #0
 8006dfa:	60bb      	str	r3, [r7, #8]
 8006dfc:	60fa      	str	r2, [r7, #12]
 8006dfe:	697b      	ldr	r3, [r7, #20]
 8006e00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e02:	4a84      	ldr	r2, [pc, #528]	@ (8007014 <UART_SetConfig+0x5c4>)
 8006e04:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006e08:	b29b      	uxth	r3, r3
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	603b      	str	r3, [r7, #0]
 8006e0e:	607a      	str	r2, [r7, #4]
 8006e10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e14:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006e18:	f7f9 ff2e 	bl	8000c78 <__aeabi_uldivmod>
 8006e1c:	4602      	mov	r2, r0
 8006e1e:	460b      	mov	r3, r1
 8006e20:	4610      	mov	r0, r2
 8006e22:	4619      	mov	r1, r3
 8006e24:	f04f 0200 	mov.w	r2, #0
 8006e28:	f04f 0300 	mov.w	r3, #0
 8006e2c:	020b      	lsls	r3, r1, #8
 8006e2e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006e32:	0202      	lsls	r2, r0, #8
 8006e34:	6979      	ldr	r1, [r7, #20]
 8006e36:	6849      	ldr	r1, [r1, #4]
 8006e38:	0849      	lsrs	r1, r1, #1
 8006e3a:	2000      	movs	r0, #0
 8006e3c:	460c      	mov	r4, r1
 8006e3e:	4605      	mov	r5, r0
 8006e40:	eb12 0804 	adds.w	r8, r2, r4
 8006e44:	eb43 0905 	adc.w	r9, r3, r5
 8006e48:	697b      	ldr	r3, [r7, #20]
 8006e4a:	685b      	ldr	r3, [r3, #4]
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	469a      	mov	sl, r3
 8006e50:	4693      	mov	fp, r2
 8006e52:	4652      	mov	r2, sl
 8006e54:	465b      	mov	r3, fp
 8006e56:	4640      	mov	r0, r8
 8006e58:	4649      	mov	r1, r9
 8006e5a:	f7f9 ff0d 	bl	8000c78 <__aeabi_uldivmod>
 8006e5e:	4602      	mov	r2, r0
 8006e60:	460b      	mov	r3, r1
 8006e62:	4613      	mov	r3, r2
 8006e64:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006e66:	6a3b      	ldr	r3, [r7, #32]
 8006e68:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e6c:	d308      	bcc.n	8006e80 <UART_SetConfig+0x430>
 8006e6e:	6a3b      	ldr	r3, [r7, #32]
 8006e70:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006e74:	d204      	bcs.n	8006e80 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	6a3a      	ldr	r2, [r7, #32]
 8006e7c:	60da      	str	r2, [r3, #12]
 8006e7e:	e0ce      	b.n	800701e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006e80:	2301      	movs	r3, #1
 8006e82:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006e86:	e0ca      	b.n	800701e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	69db      	ldr	r3, [r3, #28]
 8006e8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e90:	d166      	bne.n	8006f60 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006e92:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006e96:	2b08      	cmp	r3, #8
 8006e98:	d827      	bhi.n	8006eea <UART_SetConfig+0x49a>
 8006e9a:	a201      	add	r2, pc, #4	@ (adr r2, 8006ea0 <UART_SetConfig+0x450>)
 8006e9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ea0:	08006ec5 	.word	0x08006ec5
 8006ea4:	08006ecd 	.word	0x08006ecd
 8006ea8:	08006ed5 	.word	0x08006ed5
 8006eac:	08006eeb 	.word	0x08006eeb
 8006eb0:	08006edb 	.word	0x08006edb
 8006eb4:	08006eeb 	.word	0x08006eeb
 8006eb8:	08006eeb 	.word	0x08006eeb
 8006ebc:	08006eeb 	.word	0x08006eeb
 8006ec0:	08006ee3 	.word	0x08006ee3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ec4:	f7fe fdce 	bl	8005a64 <HAL_RCC_GetPCLK1Freq>
 8006ec8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006eca:	e014      	b.n	8006ef6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006ecc:	f7fe fde0 	bl	8005a90 <HAL_RCC_GetPCLK2Freq>
 8006ed0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006ed2:	e010      	b.n	8006ef6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ed4:	4b4e      	ldr	r3, [pc, #312]	@ (8007010 <UART_SetConfig+0x5c0>)
 8006ed6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006ed8:	e00d      	b.n	8006ef6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006eda:	f7fe fd2b 	bl	8005934 <HAL_RCC_GetSysClockFreq>
 8006ede:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006ee0:	e009      	b.n	8006ef6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ee2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ee6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006ee8:	e005      	b.n	8006ef6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006eea:	2300      	movs	r3, #0
 8006eec:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006eee:	2301      	movs	r3, #1
 8006ef0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006ef4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	f000 8090 	beq.w	800701e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006efe:	697b      	ldr	r3, [r7, #20]
 8006f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f02:	4a44      	ldr	r2, [pc, #272]	@ (8007014 <UART_SetConfig+0x5c4>)
 8006f04:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f08:	461a      	mov	r2, r3
 8006f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f0c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006f10:	005a      	lsls	r2, r3, #1
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	685b      	ldr	r3, [r3, #4]
 8006f16:	085b      	lsrs	r3, r3, #1
 8006f18:	441a      	add	r2, r3
 8006f1a:	697b      	ldr	r3, [r7, #20]
 8006f1c:	685b      	ldr	r3, [r3, #4]
 8006f1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f22:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f24:	6a3b      	ldr	r3, [r7, #32]
 8006f26:	2b0f      	cmp	r3, #15
 8006f28:	d916      	bls.n	8006f58 <UART_SetConfig+0x508>
 8006f2a:	6a3b      	ldr	r3, [r7, #32]
 8006f2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f30:	d212      	bcs.n	8006f58 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006f32:	6a3b      	ldr	r3, [r7, #32]
 8006f34:	b29b      	uxth	r3, r3
 8006f36:	f023 030f 	bic.w	r3, r3, #15
 8006f3a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006f3c:	6a3b      	ldr	r3, [r7, #32]
 8006f3e:	085b      	lsrs	r3, r3, #1
 8006f40:	b29b      	uxth	r3, r3
 8006f42:	f003 0307 	and.w	r3, r3, #7
 8006f46:	b29a      	uxth	r2, r3
 8006f48:	8bfb      	ldrh	r3, [r7, #30]
 8006f4a:	4313      	orrs	r3, r2
 8006f4c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006f4e:	697b      	ldr	r3, [r7, #20]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	8bfa      	ldrh	r2, [r7, #30]
 8006f54:	60da      	str	r2, [r3, #12]
 8006f56:	e062      	b.n	800701e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006f58:	2301      	movs	r3, #1
 8006f5a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006f5e:	e05e      	b.n	800701e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006f60:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006f64:	2b08      	cmp	r3, #8
 8006f66:	d828      	bhi.n	8006fba <UART_SetConfig+0x56a>
 8006f68:	a201      	add	r2, pc, #4	@ (adr r2, 8006f70 <UART_SetConfig+0x520>)
 8006f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f6e:	bf00      	nop
 8006f70:	08006f95 	.word	0x08006f95
 8006f74:	08006f9d 	.word	0x08006f9d
 8006f78:	08006fa5 	.word	0x08006fa5
 8006f7c:	08006fbb 	.word	0x08006fbb
 8006f80:	08006fab 	.word	0x08006fab
 8006f84:	08006fbb 	.word	0x08006fbb
 8006f88:	08006fbb 	.word	0x08006fbb
 8006f8c:	08006fbb 	.word	0x08006fbb
 8006f90:	08006fb3 	.word	0x08006fb3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f94:	f7fe fd66 	bl	8005a64 <HAL_RCC_GetPCLK1Freq>
 8006f98:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006f9a:	e014      	b.n	8006fc6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f9c:	f7fe fd78 	bl	8005a90 <HAL_RCC_GetPCLK2Freq>
 8006fa0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006fa2:	e010      	b.n	8006fc6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006fa4:	4b1a      	ldr	r3, [pc, #104]	@ (8007010 <UART_SetConfig+0x5c0>)
 8006fa6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006fa8:	e00d      	b.n	8006fc6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006faa:	f7fe fcc3 	bl	8005934 <HAL_RCC_GetSysClockFreq>
 8006fae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006fb0:	e009      	b.n	8006fc6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006fb2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006fb6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006fb8:	e005      	b.n	8006fc6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006fba:	2300      	movs	r3, #0
 8006fbc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006fc4:	bf00      	nop
    }

    if (pclk != 0U)
 8006fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d028      	beq.n	800701e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006fcc:	697b      	ldr	r3, [r7, #20]
 8006fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fd0:	4a10      	ldr	r2, [pc, #64]	@ (8007014 <UART_SetConfig+0x5c4>)
 8006fd2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006fd6:	461a      	mov	r2, r3
 8006fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fda:	fbb3 f2f2 	udiv	r2, r3, r2
 8006fde:	697b      	ldr	r3, [r7, #20]
 8006fe0:	685b      	ldr	r3, [r3, #4]
 8006fe2:	085b      	lsrs	r3, r3, #1
 8006fe4:	441a      	add	r2, r3
 8006fe6:	697b      	ldr	r3, [r7, #20]
 8006fe8:	685b      	ldr	r3, [r3, #4]
 8006fea:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fee:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ff0:	6a3b      	ldr	r3, [r7, #32]
 8006ff2:	2b0f      	cmp	r3, #15
 8006ff4:	d910      	bls.n	8007018 <UART_SetConfig+0x5c8>
 8006ff6:	6a3b      	ldr	r3, [r7, #32]
 8006ff8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ffc:	d20c      	bcs.n	8007018 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006ffe:	6a3b      	ldr	r3, [r7, #32]
 8007000:	b29a      	uxth	r2, r3
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	60da      	str	r2, [r3, #12]
 8007008:	e009      	b.n	800701e <UART_SetConfig+0x5ce>
 800700a:	bf00      	nop
 800700c:	40008000 	.word	0x40008000
 8007010:	00f42400 	.word	0x00f42400
 8007014:	0800b0cc 	.word	0x0800b0cc
      }
      else
      {
        ret = HAL_ERROR;
 8007018:	2301      	movs	r3, #1
 800701a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800701e:	697b      	ldr	r3, [r7, #20]
 8007020:	2201      	movs	r2, #1
 8007022:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007026:	697b      	ldr	r3, [r7, #20]
 8007028:	2201      	movs	r2, #1
 800702a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800702e:	697b      	ldr	r3, [r7, #20]
 8007030:	2200      	movs	r2, #0
 8007032:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007034:	697b      	ldr	r3, [r7, #20]
 8007036:	2200      	movs	r2, #0
 8007038:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800703a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800703e:	4618      	mov	r0, r3
 8007040:	3730      	adds	r7, #48	@ 0x30
 8007042:	46bd      	mov	sp, r7
 8007044:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007048 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007048:	b480      	push	{r7}
 800704a:	b083      	sub	sp, #12
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007054:	f003 0308 	and.w	r3, r3, #8
 8007058:	2b00      	cmp	r3, #0
 800705a:	d00a      	beq.n	8007072 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	430a      	orrs	r2, r1
 8007070:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007076:	f003 0301 	and.w	r3, r3, #1
 800707a:	2b00      	cmp	r3, #0
 800707c:	d00a      	beq.n	8007094 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	685b      	ldr	r3, [r3, #4]
 8007084:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	430a      	orrs	r2, r1
 8007092:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007098:	f003 0302 	and.w	r3, r3, #2
 800709c:	2b00      	cmp	r3, #0
 800709e:	d00a      	beq.n	80070b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	685b      	ldr	r3, [r3, #4]
 80070a6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	430a      	orrs	r2, r1
 80070b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070ba:	f003 0304 	and.w	r3, r3, #4
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d00a      	beq.n	80070d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	430a      	orrs	r2, r1
 80070d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070dc:	f003 0310 	and.w	r3, r3, #16
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d00a      	beq.n	80070fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	689b      	ldr	r3, [r3, #8]
 80070ea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	430a      	orrs	r2, r1
 80070f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070fe:	f003 0320 	and.w	r3, r3, #32
 8007102:	2b00      	cmp	r3, #0
 8007104:	d00a      	beq.n	800711c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	430a      	orrs	r2, r1
 800711a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007120:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007124:	2b00      	cmp	r3, #0
 8007126:	d01a      	beq.n	800715e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	430a      	orrs	r2, r1
 800713c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007142:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007146:	d10a      	bne.n	800715e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	685b      	ldr	r3, [r3, #4]
 800714e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	430a      	orrs	r2, r1
 800715c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007162:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007166:	2b00      	cmp	r3, #0
 8007168:	d00a      	beq.n	8007180 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	685b      	ldr	r3, [r3, #4]
 8007170:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	430a      	orrs	r2, r1
 800717e:	605a      	str	r2, [r3, #4]
  }
}
 8007180:	bf00      	nop
 8007182:	370c      	adds	r7, #12
 8007184:	46bd      	mov	sp, r7
 8007186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718a:	4770      	bx	lr

0800718c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800718c:	b580      	push	{r7, lr}
 800718e:	b098      	sub	sp, #96	@ 0x60
 8007190:	af02      	add	r7, sp, #8
 8007192:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2200      	movs	r2, #0
 8007198:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800719c:	f7fc fc74 	bl	8003a88 <HAL_GetTick>
 80071a0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f003 0308 	and.w	r3, r3, #8
 80071ac:	2b08      	cmp	r3, #8
 80071ae:	d12f      	bne.n	8007210 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80071b0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80071b4:	9300      	str	r3, [sp, #0]
 80071b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80071b8:	2200      	movs	r2, #0
 80071ba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80071be:	6878      	ldr	r0, [r7, #4]
 80071c0:	f000 f88e 	bl	80072e0 <UART_WaitOnFlagUntilTimeout>
 80071c4:	4603      	mov	r3, r0
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d022      	beq.n	8007210 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071d2:	e853 3f00 	ldrex	r3, [r3]
 80071d6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80071d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80071de:	653b      	str	r3, [r7, #80]	@ 0x50
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	461a      	mov	r2, r3
 80071e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80071e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80071ea:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80071ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80071f0:	e841 2300 	strex	r3, r2, [r1]
 80071f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80071f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d1e6      	bne.n	80071ca <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2220      	movs	r2, #32
 8007200:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2200      	movs	r2, #0
 8007208:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800720c:	2303      	movs	r3, #3
 800720e:	e063      	b.n	80072d8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f003 0304 	and.w	r3, r3, #4
 800721a:	2b04      	cmp	r3, #4
 800721c:	d149      	bne.n	80072b2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800721e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007222:	9300      	str	r3, [sp, #0]
 8007224:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007226:	2200      	movs	r2, #0
 8007228:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800722c:	6878      	ldr	r0, [r7, #4]
 800722e:	f000 f857 	bl	80072e0 <UART_WaitOnFlagUntilTimeout>
 8007232:	4603      	mov	r3, r0
 8007234:	2b00      	cmp	r3, #0
 8007236:	d03c      	beq.n	80072b2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800723e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007240:	e853 3f00 	ldrex	r3, [r3]
 8007244:	623b      	str	r3, [r7, #32]
   return(result);
 8007246:	6a3b      	ldr	r3, [r7, #32]
 8007248:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800724c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	461a      	mov	r2, r3
 8007254:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007256:	633b      	str	r3, [r7, #48]	@ 0x30
 8007258:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800725a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800725c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800725e:	e841 2300 	strex	r3, r2, [r1]
 8007262:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007266:	2b00      	cmp	r3, #0
 8007268:	d1e6      	bne.n	8007238 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	3308      	adds	r3, #8
 8007270:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007272:	693b      	ldr	r3, [r7, #16]
 8007274:	e853 3f00 	ldrex	r3, [r3]
 8007278:	60fb      	str	r3, [r7, #12]
   return(result);
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	f023 0301 	bic.w	r3, r3, #1
 8007280:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	3308      	adds	r3, #8
 8007288:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800728a:	61fa      	str	r2, [r7, #28]
 800728c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800728e:	69b9      	ldr	r1, [r7, #24]
 8007290:	69fa      	ldr	r2, [r7, #28]
 8007292:	e841 2300 	strex	r3, r2, [r1]
 8007296:	617b      	str	r3, [r7, #20]
   return(result);
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d1e5      	bne.n	800726a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2220      	movs	r2, #32
 80072a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2200      	movs	r2, #0
 80072aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80072ae:	2303      	movs	r3, #3
 80072b0:	e012      	b.n	80072d8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2220      	movs	r2, #32
 80072b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2220      	movs	r2, #32
 80072be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2200      	movs	r2, #0
 80072c6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2200      	movs	r2, #0
 80072cc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2200      	movs	r2, #0
 80072d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80072d6:	2300      	movs	r3, #0
}
 80072d8:	4618      	mov	r0, r3
 80072da:	3758      	adds	r7, #88	@ 0x58
 80072dc:	46bd      	mov	sp, r7
 80072de:	bd80      	pop	{r7, pc}

080072e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b084      	sub	sp, #16
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	60f8      	str	r0, [r7, #12]
 80072e8:	60b9      	str	r1, [r7, #8]
 80072ea:	603b      	str	r3, [r7, #0]
 80072ec:	4613      	mov	r3, r2
 80072ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072f0:	e049      	b.n	8007386 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80072f2:	69bb      	ldr	r3, [r7, #24]
 80072f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072f8:	d045      	beq.n	8007386 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072fa:	f7fc fbc5 	bl	8003a88 <HAL_GetTick>
 80072fe:	4602      	mov	r2, r0
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	1ad3      	subs	r3, r2, r3
 8007304:	69ba      	ldr	r2, [r7, #24]
 8007306:	429a      	cmp	r2, r3
 8007308:	d302      	bcc.n	8007310 <UART_WaitOnFlagUntilTimeout+0x30>
 800730a:	69bb      	ldr	r3, [r7, #24]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d101      	bne.n	8007314 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007310:	2303      	movs	r3, #3
 8007312:	e048      	b.n	80073a6 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f003 0304 	and.w	r3, r3, #4
 800731e:	2b00      	cmp	r3, #0
 8007320:	d031      	beq.n	8007386 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	69db      	ldr	r3, [r3, #28]
 8007328:	f003 0308 	and.w	r3, r3, #8
 800732c:	2b08      	cmp	r3, #8
 800732e:	d110      	bne.n	8007352 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	2208      	movs	r2, #8
 8007336:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007338:	68f8      	ldr	r0, [r7, #12]
 800733a:	f000 f838 	bl	80073ae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	2208      	movs	r2, #8
 8007342:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	2200      	movs	r2, #0
 800734a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800734e:	2301      	movs	r3, #1
 8007350:	e029      	b.n	80073a6 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	69db      	ldr	r3, [r3, #28]
 8007358:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800735c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007360:	d111      	bne.n	8007386 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800736a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800736c:	68f8      	ldr	r0, [r7, #12]
 800736e:	f000 f81e 	bl	80073ae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	2220      	movs	r2, #32
 8007376:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	2200      	movs	r2, #0
 800737e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007382:	2303      	movs	r3, #3
 8007384:	e00f      	b.n	80073a6 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	69da      	ldr	r2, [r3, #28]
 800738c:	68bb      	ldr	r3, [r7, #8]
 800738e:	4013      	ands	r3, r2
 8007390:	68ba      	ldr	r2, [r7, #8]
 8007392:	429a      	cmp	r2, r3
 8007394:	bf0c      	ite	eq
 8007396:	2301      	moveq	r3, #1
 8007398:	2300      	movne	r3, #0
 800739a:	b2db      	uxtb	r3, r3
 800739c:	461a      	mov	r2, r3
 800739e:	79fb      	ldrb	r3, [r7, #7]
 80073a0:	429a      	cmp	r2, r3
 80073a2:	d0a6      	beq.n	80072f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80073a4:	2300      	movs	r3, #0
}
 80073a6:	4618      	mov	r0, r3
 80073a8:	3710      	adds	r7, #16
 80073aa:	46bd      	mov	sp, r7
 80073ac:	bd80      	pop	{r7, pc}

080073ae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80073ae:	b480      	push	{r7}
 80073b0:	b095      	sub	sp, #84	@ 0x54
 80073b2:	af00      	add	r7, sp, #0
 80073b4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073be:	e853 3f00 	ldrex	r3, [r3]
 80073c2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80073c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80073ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	461a      	mov	r2, r3
 80073d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80073d6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073d8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80073da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80073dc:	e841 2300 	strex	r3, r2, [r1]
 80073e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80073e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d1e6      	bne.n	80073b6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	3308      	adds	r3, #8
 80073ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073f0:	6a3b      	ldr	r3, [r7, #32]
 80073f2:	e853 3f00 	ldrex	r3, [r3]
 80073f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80073f8:	69fb      	ldr	r3, [r7, #28]
 80073fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80073fe:	f023 0301 	bic.w	r3, r3, #1
 8007402:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	3308      	adds	r3, #8
 800740a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800740c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800740e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007410:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007412:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007414:	e841 2300 	strex	r3, r2, [r1]
 8007418:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800741a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800741c:	2b00      	cmp	r3, #0
 800741e:	d1e3      	bne.n	80073e8 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007424:	2b01      	cmp	r3, #1
 8007426:	d118      	bne.n	800745a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	e853 3f00 	ldrex	r3, [r3]
 8007434:	60bb      	str	r3, [r7, #8]
   return(result);
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	f023 0310 	bic.w	r3, r3, #16
 800743c:	647b      	str	r3, [r7, #68]	@ 0x44
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	461a      	mov	r2, r3
 8007444:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007446:	61bb      	str	r3, [r7, #24]
 8007448:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800744a:	6979      	ldr	r1, [r7, #20]
 800744c:	69ba      	ldr	r2, [r7, #24]
 800744e:	e841 2300 	strex	r3, r2, [r1]
 8007452:	613b      	str	r3, [r7, #16]
   return(result);
 8007454:	693b      	ldr	r3, [r7, #16]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d1e6      	bne.n	8007428 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2220      	movs	r2, #32
 800745e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2200      	movs	r2, #0
 8007466:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2200      	movs	r2, #0
 800746c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800746e:	bf00      	nop
 8007470:	3754      	adds	r7, #84	@ 0x54
 8007472:	46bd      	mov	sp, r7
 8007474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007478:	4770      	bx	lr
	...

0800747c <findslot>:
 800747c:	4b0a      	ldr	r3, [pc, #40]	@ (80074a8 <findslot+0x2c>)
 800747e:	b510      	push	{r4, lr}
 8007480:	4604      	mov	r4, r0
 8007482:	6818      	ldr	r0, [r3, #0]
 8007484:	b118      	cbz	r0, 800748e <findslot+0x12>
 8007486:	6a03      	ldr	r3, [r0, #32]
 8007488:	b90b      	cbnz	r3, 800748e <findslot+0x12>
 800748a:	f000 ff75 	bl	8008378 <__sinit>
 800748e:	2c13      	cmp	r4, #19
 8007490:	d807      	bhi.n	80074a2 <findslot+0x26>
 8007492:	4806      	ldr	r0, [pc, #24]	@ (80074ac <findslot+0x30>)
 8007494:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8007498:	3201      	adds	r2, #1
 800749a:	d002      	beq.n	80074a2 <findslot+0x26>
 800749c:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 80074a0:	bd10      	pop	{r4, pc}
 80074a2:	2000      	movs	r0, #0
 80074a4:	e7fc      	b.n	80074a0 <findslot+0x24>
 80074a6:	bf00      	nop
 80074a8:	200000e8 	.word	0x200000e8
 80074ac:	200008e4 	.word	0x200008e4

080074b0 <error>:
 80074b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074b2:	4604      	mov	r4, r0
 80074b4:	f001 f8f4 	bl	80086a0 <__errno>
 80074b8:	2613      	movs	r6, #19
 80074ba:	4605      	mov	r5, r0
 80074bc:	2700      	movs	r7, #0
 80074be:	4630      	mov	r0, r6
 80074c0:	4639      	mov	r1, r7
 80074c2:	beab      	bkpt	0x00ab
 80074c4:	4606      	mov	r6, r0
 80074c6:	602e      	str	r6, [r5, #0]
 80074c8:	4620      	mov	r0, r4
 80074ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080074cc <checkerror>:
 80074cc:	1c43      	adds	r3, r0, #1
 80074ce:	d101      	bne.n	80074d4 <checkerror+0x8>
 80074d0:	f7ff bfee 	b.w	80074b0 <error>
 80074d4:	4770      	bx	lr

080074d6 <_swiread>:
 80074d6:	b530      	push	{r4, r5, lr}
 80074d8:	b085      	sub	sp, #20
 80074da:	e9cd 0101 	strd	r0, r1, [sp, #4]
 80074de:	9203      	str	r2, [sp, #12]
 80074e0:	2406      	movs	r4, #6
 80074e2:	ad01      	add	r5, sp, #4
 80074e4:	4620      	mov	r0, r4
 80074e6:	4629      	mov	r1, r5
 80074e8:	beab      	bkpt	0x00ab
 80074ea:	4604      	mov	r4, r0
 80074ec:	4620      	mov	r0, r4
 80074ee:	f7ff ffed 	bl	80074cc <checkerror>
 80074f2:	b005      	add	sp, #20
 80074f4:	bd30      	pop	{r4, r5, pc}

080074f6 <_read>:
 80074f6:	b570      	push	{r4, r5, r6, lr}
 80074f8:	460e      	mov	r6, r1
 80074fa:	4614      	mov	r4, r2
 80074fc:	f7ff ffbe 	bl	800747c <findslot>
 8007500:	4605      	mov	r5, r0
 8007502:	b930      	cbnz	r0, 8007512 <_read+0x1c>
 8007504:	f001 f8cc 	bl	80086a0 <__errno>
 8007508:	2309      	movs	r3, #9
 800750a:	6003      	str	r3, [r0, #0]
 800750c:	f04f 30ff 	mov.w	r0, #4294967295
 8007510:	bd70      	pop	{r4, r5, r6, pc}
 8007512:	6800      	ldr	r0, [r0, #0]
 8007514:	4622      	mov	r2, r4
 8007516:	4631      	mov	r1, r6
 8007518:	f7ff ffdd 	bl	80074d6 <_swiread>
 800751c:	1c43      	adds	r3, r0, #1
 800751e:	d0f5      	beq.n	800750c <_read+0x16>
 8007520:	686b      	ldr	r3, [r5, #4]
 8007522:	1a20      	subs	r0, r4, r0
 8007524:	4403      	add	r3, r0
 8007526:	606b      	str	r3, [r5, #4]
 8007528:	e7f2      	b.n	8007510 <_read+0x1a>

0800752a <_swilseek>:
 800752a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800752c:	460c      	mov	r4, r1
 800752e:	4616      	mov	r6, r2
 8007530:	f7ff ffa4 	bl	800747c <findslot>
 8007534:	4605      	mov	r5, r0
 8007536:	b940      	cbnz	r0, 800754a <_swilseek+0x20>
 8007538:	f001 f8b2 	bl	80086a0 <__errno>
 800753c:	2309      	movs	r3, #9
 800753e:	6003      	str	r3, [r0, #0]
 8007540:	f04f 34ff 	mov.w	r4, #4294967295
 8007544:	4620      	mov	r0, r4
 8007546:	b003      	add	sp, #12
 8007548:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800754a:	2e02      	cmp	r6, #2
 800754c:	d903      	bls.n	8007556 <_swilseek+0x2c>
 800754e:	f001 f8a7 	bl	80086a0 <__errno>
 8007552:	2316      	movs	r3, #22
 8007554:	e7f3      	b.n	800753e <_swilseek+0x14>
 8007556:	2e01      	cmp	r6, #1
 8007558:	d112      	bne.n	8007580 <_swilseek+0x56>
 800755a:	6843      	ldr	r3, [r0, #4]
 800755c:	18e4      	adds	r4, r4, r3
 800755e:	d4f6      	bmi.n	800754e <_swilseek+0x24>
 8007560:	682b      	ldr	r3, [r5, #0]
 8007562:	260a      	movs	r6, #10
 8007564:	e9cd 3400 	strd	r3, r4, [sp]
 8007568:	466f      	mov	r7, sp
 800756a:	4630      	mov	r0, r6
 800756c:	4639      	mov	r1, r7
 800756e:	beab      	bkpt	0x00ab
 8007570:	4606      	mov	r6, r0
 8007572:	4630      	mov	r0, r6
 8007574:	f7ff ffaa 	bl	80074cc <checkerror>
 8007578:	2800      	cmp	r0, #0
 800757a:	dbe1      	blt.n	8007540 <_swilseek+0x16>
 800757c:	606c      	str	r4, [r5, #4]
 800757e:	e7e1      	b.n	8007544 <_swilseek+0x1a>
 8007580:	2e02      	cmp	r6, #2
 8007582:	6803      	ldr	r3, [r0, #0]
 8007584:	d1ec      	bne.n	8007560 <_swilseek+0x36>
 8007586:	9300      	str	r3, [sp, #0]
 8007588:	260c      	movs	r6, #12
 800758a:	466f      	mov	r7, sp
 800758c:	4630      	mov	r0, r6
 800758e:	4639      	mov	r1, r7
 8007590:	beab      	bkpt	0x00ab
 8007592:	4606      	mov	r6, r0
 8007594:	4630      	mov	r0, r6
 8007596:	f7ff ff99 	bl	80074cc <checkerror>
 800759a:	1c43      	adds	r3, r0, #1
 800759c:	d0d0      	beq.n	8007540 <_swilseek+0x16>
 800759e:	4404      	add	r4, r0
 80075a0:	e7de      	b.n	8007560 <_swilseek+0x36>

080075a2 <_lseek>:
 80075a2:	f7ff bfc2 	b.w	800752a <_swilseek>

080075a6 <_swiwrite>:
 80075a6:	b530      	push	{r4, r5, lr}
 80075a8:	b085      	sub	sp, #20
 80075aa:	e9cd 0101 	strd	r0, r1, [sp, #4]
 80075ae:	9203      	str	r2, [sp, #12]
 80075b0:	2405      	movs	r4, #5
 80075b2:	ad01      	add	r5, sp, #4
 80075b4:	4620      	mov	r0, r4
 80075b6:	4629      	mov	r1, r5
 80075b8:	beab      	bkpt	0x00ab
 80075ba:	4604      	mov	r4, r0
 80075bc:	4620      	mov	r0, r4
 80075be:	f7ff ff85 	bl	80074cc <checkerror>
 80075c2:	b005      	add	sp, #20
 80075c4:	bd30      	pop	{r4, r5, pc}

080075c6 <_write>:
 80075c6:	b570      	push	{r4, r5, r6, lr}
 80075c8:	460e      	mov	r6, r1
 80075ca:	4615      	mov	r5, r2
 80075cc:	f7ff ff56 	bl	800747c <findslot>
 80075d0:	4604      	mov	r4, r0
 80075d2:	b930      	cbnz	r0, 80075e2 <_write+0x1c>
 80075d4:	f001 f864 	bl	80086a0 <__errno>
 80075d8:	2309      	movs	r3, #9
 80075da:	6003      	str	r3, [r0, #0]
 80075dc:	f04f 30ff 	mov.w	r0, #4294967295
 80075e0:	bd70      	pop	{r4, r5, r6, pc}
 80075e2:	6800      	ldr	r0, [r0, #0]
 80075e4:	462a      	mov	r2, r5
 80075e6:	4631      	mov	r1, r6
 80075e8:	f7ff ffdd 	bl	80075a6 <_swiwrite>
 80075ec:	1e03      	subs	r3, r0, #0
 80075ee:	dbf5      	blt.n	80075dc <_write+0x16>
 80075f0:	6862      	ldr	r2, [r4, #4]
 80075f2:	1ae8      	subs	r0, r5, r3
 80075f4:	4402      	add	r2, r0
 80075f6:	42ab      	cmp	r3, r5
 80075f8:	6062      	str	r2, [r4, #4]
 80075fa:	d1f1      	bne.n	80075e0 <_write+0x1a>
 80075fc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007600:	2000      	movs	r0, #0
 8007602:	f7ff bf55 	b.w	80074b0 <error>

08007606 <_swiclose>:
 8007606:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007608:	2402      	movs	r4, #2
 800760a:	9001      	str	r0, [sp, #4]
 800760c:	ad01      	add	r5, sp, #4
 800760e:	4620      	mov	r0, r4
 8007610:	4629      	mov	r1, r5
 8007612:	beab      	bkpt	0x00ab
 8007614:	4604      	mov	r4, r0
 8007616:	4620      	mov	r0, r4
 8007618:	f7ff ff58 	bl	80074cc <checkerror>
 800761c:	b003      	add	sp, #12
 800761e:	bd30      	pop	{r4, r5, pc}

08007620 <_close>:
 8007620:	b538      	push	{r3, r4, r5, lr}
 8007622:	4605      	mov	r5, r0
 8007624:	f7ff ff2a 	bl	800747c <findslot>
 8007628:	4604      	mov	r4, r0
 800762a:	b930      	cbnz	r0, 800763a <_close+0x1a>
 800762c:	f001 f838 	bl	80086a0 <__errno>
 8007630:	2309      	movs	r3, #9
 8007632:	6003      	str	r3, [r0, #0]
 8007634:	f04f 30ff 	mov.w	r0, #4294967295
 8007638:	bd38      	pop	{r3, r4, r5, pc}
 800763a:	3d01      	subs	r5, #1
 800763c:	2d01      	cmp	r5, #1
 800763e:	d809      	bhi.n	8007654 <_close+0x34>
 8007640:	4b09      	ldr	r3, [pc, #36]	@ (8007668 <_close+0x48>)
 8007642:	689a      	ldr	r2, [r3, #8]
 8007644:	691b      	ldr	r3, [r3, #16]
 8007646:	429a      	cmp	r2, r3
 8007648:	d104      	bne.n	8007654 <_close+0x34>
 800764a:	f04f 33ff 	mov.w	r3, #4294967295
 800764e:	6003      	str	r3, [r0, #0]
 8007650:	2000      	movs	r0, #0
 8007652:	e7f1      	b.n	8007638 <_close+0x18>
 8007654:	6820      	ldr	r0, [r4, #0]
 8007656:	f7ff ffd6 	bl	8007606 <_swiclose>
 800765a:	2800      	cmp	r0, #0
 800765c:	d1ec      	bne.n	8007638 <_close+0x18>
 800765e:	f04f 33ff 	mov.w	r3, #4294967295
 8007662:	6023      	str	r3, [r4, #0]
 8007664:	e7e8      	b.n	8007638 <_close+0x18>
 8007666:	bf00      	nop
 8007668:	200008e4 	.word	0x200008e4

0800766c <_getpid>:
 800766c:	2001      	movs	r0, #1
 800766e:	4770      	bx	lr

08007670 <_swistat>:
 8007670:	b570      	push	{r4, r5, r6, lr}
 8007672:	460c      	mov	r4, r1
 8007674:	f7ff ff02 	bl	800747c <findslot>
 8007678:	4605      	mov	r5, r0
 800767a:	b930      	cbnz	r0, 800768a <_swistat+0x1a>
 800767c:	f001 f810 	bl	80086a0 <__errno>
 8007680:	2309      	movs	r3, #9
 8007682:	6003      	str	r3, [r0, #0]
 8007684:	f04f 30ff 	mov.w	r0, #4294967295
 8007688:	bd70      	pop	{r4, r5, r6, pc}
 800768a:	6863      	ldr	r3, [r4, #4]
 800768c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8007690:	6063      	str	r3, [r4, #4]
 8007692:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007696:	64a3      	str	r3, [r4, #72]	@ 0x48
 8007698:	260c      	movs	r6, #12
 800769a:	4630      	mov	r0, r6
 800769c:	4629      	mov	r1, r5
 800769e:	beab      	bkpt	0x00ab
 80076a0:	4605      	mov	r5, r0
 80076a2:	4628      	mov	r0, r5
 80076a4:	f7ff ff12 	bl	80074cc <checkerror>
 80076a8:	1c43      	adds	r3, r0, #1
 80076aa:	d0eb      	beq.n	8007684 <_swistat+0x14>
 80076ac:	6120      	str	r0, [r4, #16]
 80076ae:	2000      	movs	r0, #0
 80076b0:	e7ea      	b.n	8007688 <_swistat+0x18>

080076b2 <_fstat>:
 80076b2:	460b      	mov	r3, r1
 80076b4:	b510      	push	{r4, lr}
 80076b6:	2100      	movs	r1, #0
 80076b8:	4604      	mov	r4, r0
 80076ba:	2258      	movs	r2, #88	@ 0x58
 80076bc:	4618      	mov	r0, r3
 80076be:	f000 ff9d 	bl	80085fc <memset>
 80076c2:	4601      	mov	r1, r0
 80076c4:	4620      	mov	r0, r4
 80076c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076ca:	f7ff bfd1 	b.w	8007670 <_swistat>

080076ce <_stat>:
 80076ce:	b538      	push	{r3, r4, r5, lr}
 80076d0:	460d      	mov	r5, r1
 80076d2:	4604      	mov	r4, r0
 80076d4:	2258      	movs	r2, #88	@ 0x58
 80076d6:	2100      	movs	r1, #0
 80076d8:	4628      	mov	r0, r5
 80076da:	f000 ff8f 	bl	80085fc <memset>
 80076de:	4620      	mov	r0, r4
 80076e0:	2100      	movs	r1, #0
 80076e2:	f000 f811 	bl	8007708 <_swiopen>
 80076e6:	1c43      	adds	r3, r0, #1
 80076e8:	4604      	mov	r4, r0
 80076ea:	d00b      	beq.n	8007704 <_stat+0x36>
 80076ec:	686b      	ldr	r3, [r5, #4]
 80076ee:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80076f2:	606b      	str	r3, [r5, #4]
 80076f4:	4629      	mov	r1, r5
 80076f6:	f7ff ffbb 	bl	8007670 <_swistat>
 80076fa:	4605      	mov	r5, r0
 80076fc:	4620      	mov	r0, r4
 80076fe:	f7ff ff8f 	bl	8007620 <_close>
 8007702:	462c      	mov	r4, r5
 8007704:	4620      	mov	r0, r4
 8007706:	bd38      	pop	{r3, r4, r5, pc}

08007708 <_swiopen>:
 8007708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800770c:	f8df 90a8 	ldr.w	r9, [pc, #168]	@ 80077b8 <_swiopen+0xb0>
 8007710:	b096      	sub	sp, #88	@ 0x58
 8007712:	4607      	mov	r7, r0
 8007714:	460e      	mov	r6, r1
 8007716:	2400      	movs	r4, #0
 8007718:	f859 3034 	ldr.w	r3, [r9, r4, lsl #3]
 800771c:	3301      	adds	r3, #1
 800771e:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8007722:	d032      	beq.n	800778a <_swiopen+0x82>
 8007724:	3401      	adds	r4, #1
 8007726:	2c14      	cmp	r4, #20
 8007728:	d1f6      	bne.n	8007718 <_swiopen+0x10>
 800772a:	f000 ffb9 	bl	80086a0 <__errno>
 800772e:	2318      	movs	r3, #24
 8007730:	e03a      	b.n	80077a8 <_swiopen+0xa0>
 8007732:	f3c6 4500 	ubfx	r5, r6, #16, #1
 8007736:	f240 6301 	movw	r3, #1537	@ 0x601
 800773a:	07b2      	lsls	r2, r6, #30
 800773c:	bf48      	it	mi
 800773e:	f045 0502 	orrmi.w	r5, r5, #2
 8007742:	421e      	tst	r6, r3
 8007744:	bf18      	it	ne
 8007746:	f045 0504 	orrne.w	r5, r5, #4
 800774a:	0733      	lsls	r3, r6, #28
 800774c:	bf48      	it	mi
 800774e:	f025 0504 	bicmi.w	r5, r5, #4
 8007752:	4638      	mov	r0, r7
 8007754:	bf48      	it	mi
 8007756:	f045 0508 	orrmi.w	r5, r5, #8
 800775a:	9700      	str	r7, [sp, #0]
 800775c:	f7f8 fda0 	bl	80002a0 <strlen>
 8007760:	e9cd 5001 	strd	r5, r0, [sp, #4]
 8007764:	2501      	movs	r5, #1
 8007766:	4628      	mov	r0, r5
 8007768:	4651      	mov	r1, sl
 800776a:	beab      	bkpt	0x00ab
 800776c:	4605      	mov	r5, r0
 800776e:	2d00      	cmp	r5, #0
 8007770:	db06      	blt.n	8007780 <_swiopen+0x78>
 8007772:	44c8      	add	r8, r9
 8007774:	2300      	movs	r3, #0
 8007776:	f849 5034 	str.w	r5, [r9, r4, lsl #3]
 800777a:	f8c8 3004 	str.w	r3, [r8, #4]
 800777e:	e016      	b.n	80077ae <_swiopen+0xa6>
 8007780:	4628      	mov	r0, r5
 8007782:	f7ff fe95 	bl	80074b0 <error>
 8007786:	4604      	mov	r4, r0
 8007788:	e011      	b.n	80077ae <_swiopen+0xa6>
 800778a:	f406 6320 	and.w	r3, r6, #2560	@ 0xa00
 800778e:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8007792:	46ea      	mov	sl, sp
 8007794:	d1cd      	bne.n	8007732 <_swiopen+0x2a>
 8007796:	4651      	mov	r1, sl
 8007798:	4638      	mov	r0, r7
 800779a:	f7ff ff98 	bl	80076ce <_stat>
 800779e:	3001      	adds	r0, #1
 80077a0:	d0c7      	beq.n	8007732 <_swiopen+0x2a>
 80077a2:	f000 ff7d 	bl	80086a0 <__errno>
 80077a6:	2311      	movs	r3, #17
 80077a8:	6003      	str	r3, [r0, #0]
 80077aa:	f04f 34ff 	mov.w	r4, #4294967295
 80077ae:	4620      	mov	r0, r4
 80077b0:	b016      	add	sp, #88	@ 0x58
 80077b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077b6:	bf00      	nop
 80077b8:	200008e4 	.word	0x200008e4

080077bc <_get_semihosting_exts>:
 80077bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80077c0:	4606      	mov	r6, r0
 80077c2:	460f      	mov	r7, r1
 80077c4:	4829      	ldr	r0, [pc, #164]	@ (800786c <_get_semihosting_exts+0xb0>)
 80077c6:	2100      	movs	r1, #0
 80077c8:	4615      	mov	r5, r2
 80077ca:	f7ff ff9d 	bl	8007708 <_swiopen>
 80077ce:	462a      	mov	r2, r5
 80077d0:	4604      	mov	r4, r0
 80077d2:	2100      	movs	r1, #0
 80077d4:	4630      	mov	r0, r6
 80077d6:	f000 ff11 	bl	80085fc <memset>
 80077da:	1c63      	adds	r3, r4, #1
 80077dc:	d014      	beq.n	8007808 <_get_semihosting_exts+0x4c>
 80077de:	4620      	mov	r0, r4
 80077e0:	f7ff fe4c 	bl	800747c <findslot>
 80077e4:	f04f 080c 	mov.w	r8, #12
 80077e8:	4681      	mov	r9, r0
 80077ea:	4640      	mov	r0, r8
 80077ec:	4649      	mov	r1, r9
 80077ee:	beab      	bkpt	0x00ab
 80077f0:	4680      	mov	r8, r0
 80077f2:	4640      	mov	r0, r8
 80077f4:	f7ff fe6a 	bl	80074cc <checkerror>
 80077f8:	2803      	cmp	r0, #3
 80077fa:	dd02      	ble.n	8007802 <_get_semihosting_exts+0x46>
 80077fc:	1ec3      	subs	r3, r0, #3
 80077fe:	42ab      	cmp	r3, r5
 8007800:	dc07      	bgt.n	8007812 <_get_semihosting_exts+0x56>
 8007802:	4620      	mov	r0, r4
 8007804:	f7ff ff0c 	bl	8007620 <_close>
 8007808:	f04f 30ff 	mov.w	r0, #4294967295
 800780c:	b003      	add	sp, #12
 800780e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007812:	2204      	movs	r2, #4
 8007814:	eb0d 0102 	add.w	r1, sp, r2
 8007818:	4620      	mov	r0, r4
 800781a:	f7ff fe6c 	bl	80074f6 <_read>
 800781e:	2803      	cmp	r0, #3
 8007820:	ddef      	ble.n	8007802 <_get_semihosting_exts+0x46>
 8007822:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8007826:	2b53      	cmp	r3, #83	@ 0x53
 8007828:	d1eb      	bne.n	8007802 <_get_semihosting_exts+0x46>
 800782a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800782e:	2b48      	cmp	r3, #72	@ 0x48
 8007830:	d1e7      	bne.n	8007802 <_get_semihosting_exts+0x46>
 8007832:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8007836:	2b46      	cmp	r3, #70	@ 0x46
 8007838:	d1e3      	bne.n	8007802 <_get_semihosting_exts+0x46>
 800783a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800783e:	2b42      	cmp	r3, #66	@ 0x42
 8007840:	d1df      	bne.n	8007802 <_get_semihosting_exts+0x46>
 8007842:	2201      	movs	r2, #1
 8007844:	4639      	mov	r1, r7
 8007846:	4620      	mov	r0, r4
 8007848:	f7ff fe6f 	bl	800752a <_swilseek>
 800784c:	2800      	cmp	r0, #0
 800784e:	dbd8      	blt.n	8007802 <_get_semihosting_exts+0x46>
 8007850:	462a      	mov	r2, r5
 8007852:	4631      	mov	r1, r6
 8007854:	4620      	mov	r0, r4
 8007856:	f7ff fe4e 	bl	80074f6 <_read>
 800785a:	4605      	mov	r5, r0
 800785c:	4620      	mov	r0, r4
 800785e:	f7ff fedf 	bl	8007620 <_close>
 8007862:	4628      	mov	r0, r5
 8007864:	f7ff fe32 	bl	80074cc <checkerror>
 8007868:	e7d0      	b.n	800780c <_get_semihosting_exts+0x50>
 800786a:	bf00      	nop
 800786c:	0800b0e4 	.word	0x0800b0e4

08007870 <initialise_semihosting_exts>:
 8007870:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007872:	4d0a      	ldr	r5, [pc, #40]	@ (800789c <initialise_semihosting_exts+0x2c>)
 8007874:	4c0a      	ldr	r4, [pc, #40]	@ (80078a0 <initialise_semihosting_exts+0x30>)
 8007876:	2100      	movs	r1, #0
 8007878:	2201      	movs	r2, #1
 800787a:	a801      	add	r0, sp, #4
 800787c:	6029      	str	r1, [r5, #0]
 800787e:	6022      	str	r2, [r4, #0]
 8007880:	f7ff ff9c 	bl	80077bc <_get_semihosting_exts>
 8007884:	2800      	cmp	r0, #0
 8007886:	dd07      	ble.n	8007898 <initialise_semihosting_exts+0x28>
 8007888:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800788c:	f003 0201 	and.w	r2, r3, #1
 8007890:	f003 0302 	and.w	r3, r3, #2
 8007894:	602a      	str	r2, [r5, #0]
 8007896:	6023      	str	r3, [r4, #0]
 8007898:	b003      	add	sp, #12
 800789a:	bd30      	pop	{r4, r5, pc}
 800789c:	200000d8 	.word	0x200000d8
 80078a0:	200000d4 	.word	0x200000d4

080078a4 <_has_ext_stdout_stderr>:
 80078a4:	b510      	push	{r4, lr}
 80078a6:	4c04      	ldr	r4, [pc, #16]	@ (80078b8 <_has_ext_stdout_stderr+0x14>)
 80078a8:	6823      	ldr	r3, [r4, #0]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	da01      	bge.n	80078b2 <_has_ext_stdout_stderr+0xe>
 80078ae:	f7ff ffdf 	bl	8007870 <initialise_semihosting_exts>
 80078b2:	6820      	ldr	r0, [r4, #0]
 80078b4:	bd10      	pop	{r4, pc}
 80078b6:	bf00      	nop
 80078b8:	200000d4 	.word	0x200000d4

080078bc <initialise_monitor_handles>:
 80078bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078c0:	b085      	sub	sp, #20
 80078c2:	f8df 90b0 	ldr.w	r9, [pc, #176]	@ 8007974 <initialise_monitor_handles+0xb8>
 80078c6:	f8cd 9004 	str.w	r9, [sp, #4]
 80078ca:	2303      	movs	r3, #3
 80078cc:	2400      	movs	r4, #0
 80078ce:	9303      	str	r3, [sp, #12]
 80078d0:	af01      	add	r7, sp, #4
 80078d2:	9402      	str	r4, [sp, #8]
 80078d4:	2501      	movs	r5, #1
 80078d6:	4628      	mov	r0, r5
 80078d8:	4639      	mov	r1, r7
 80078da:	beab      	bkpt	0x00ab
 80078dc:	4605      	mov	r5, r0
 80078de:	f8df 8098 	ldr.w	r8, [pc, #152]	@ 8007978 <initialise_monitor_handles+0xbc>
 80078e2:	4623      	mov	r3, r4
 80078e4:	4c20      	ldr	r4, [pc, #128]	@ (8007968 <initialise_monitor_handles+0xac>)
 80078e6:	f8c8 5000 	str.w	r5, [r8]
 80078ea:	f04f 32ff 	mov.w	r2, #4294967295
 80078ee:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 80078f2:	3301      	adds	r3, #1
 80078f4:	2b14      	cmp	r3, #20
 80078f6:	d1fa      	bne.n	80078ee <initialise_monitor_handles+0x32>
 80078f8:	f7ff ffd4 	bl	80078a4 <_has_ext_stdout_stderr>
 80078fc:	4d1b      	ldr	r5, [pc, #108]	@ (800796c <initialise_monitor_handles+0xb0>)
 80078fe:	b1d0      	cbz	r0, 8007936 <initialise_monitor_handles+0x7a>
 8007900:	f04f 0a03 	mov.w	sl, #3
 8007904:	2304      	movs	r3, #4
 8007906:	f8cd 9004 	str.w	r9, [sp, #4]
 800790a:	2601      	movs	r6, #1
 800790c:	f8cd a00c 	str.w	sl, [sp, #12]
 8007910:	9302      	str	r3, [sp, #8]
 8007912:	4630      	mov	r0, r6
 8007914:	4639      	mov	r1, r7
 8007916:	beab      	bkpt	0x00ab
 8007918:	4683      	mov	fp, r0
 800791a:	4b15      	ldr	r3, [pc, #84]	@ (8007970 <initialise_monitor_handles+0xb4>)
 800791c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007920:	f8c3 b000 	str.w	fp, [r3]
 8007924:	2308      	movs	r3, #8
 8007926:	f8cd a00c 	str.w	sl, [sp, #12]
 800792a:	9302      	str	r3, [sp, #8]
 800792c:	4630      	mov	r0, r6
 800792e:	4639      	mov	r1, r7
 8007930:	beab      	bkpt	0x00ab
 8007932:	4606      	mov	r6, r0
 8007934:	602e      	str	r6, [r5, #0]
 8007936:	682b      	ldr	r3, [r5, #0]
 8007938:	3301      	adds	r3, #1
 800793a:	bf02      	ittt	eq
 800793c:	4b0c      	ldreq	r3, [pc, #48]	@ (8007970 <initialise_monitor_handles+0xb4>)
 800793e:	681b      	ldreq	r3, [r3, #0]
 8007940:	602b      	streq	r3, [r5, #0]
 8007942:	2600      	movs	r6, #0
 8007944:	f8d8 3000 	ldr.w	r3, [r8]
 8007948:	6023      	str	r3, [r4, #0]
 800794a:	6066      	str	r6, [r4, #4]
 800794c:	f7ff ffaa 	bl	80078a4 <_has_ext_stdout_stderr>
 8007950:	b130      	cbz	r0, 8007960 <initialise_monitor_handles+0xa4>
 8007952:	4b07      	ldr	r3, [pc, #28]	@ (8007970 <initialise_monitor_handles+0xb4>)
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	e9c4 3602 	strd	r3, r6, [r4, #8]
 800795a:	682b      	ldr	r3, [r5, #0]
 800795c:	e9c4 3604 	strd	r3, r6, [r4, #16]
 8007960:	b005      	add	sp, #20
 8007962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007966:	bf00      	nop
 8007968:	200008e4 	.word	0x200008e4
 800796c:	200008d8 	.word	0x200008d8
 8007970:	200008dc 	.word	0x200008dc
 8007974:	0800b0fa 	.word	0x0800b0fa
 8007978:	200008e0 	.word	0x200008e0

0800797c <_isatty>:
 800797c:	b570      	push	{r4, r5, r6, lr}
 800797e:	f7ff fd7d 	bl	800747c <findslot>
 8007982:	2409      	movs	r4, #9
 8007984:	4605      	mov	r5, r0
 8007986:	b920      	cbnz	r0, 8007992 <_isatty+0x16>
 8007988:	f000 fe8a 	bl	80086a0 <__errno>
 800798c:	6004      	str	r4, [r0, #0]
 800798e:	2000      	movs	r0, #0
 8007990:	bd70      	pop	{r4, r5, r6, pc}
 8007992:	4620      	mov	r0, r4
 8007994:	4629      	mov	r1, r5
 8007996:	beab      	bkpt	0x00ab
 8007998:	4604      	mov	r4, r0
 800799a:	2c01      	cmp	r4, #1
 800799c:	4620      	mov	r0, r4
 800799e:	d0f7      	beq.n	8007990 <_isatty+0x14>
 80079a0:	f000 fe7e 	bl	80086a0 <__errno>
 80079a4:	2513      	movs	r5, #19
 80079a6:	4604      	mov	r4, r0
 80079a8:	2600      	movs	r6, #0
 80079aa:	4628      	mov	r0, r5
 80079ac:	4631      	mov	r1, r6
 80079ae:	beab      	bkpt	0x00ab
 80079b0:	4605      	mov	r5, r0
 80079b2:	6025      	str	r5, [r4, #0]
 80079b4:	e7eb      	b.n	800798e <_isatty+0x12>

080079b6 <__cvt>:
 80079b6:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80079ba:	ec57 6b10 	vmov	r6, r7, d0
 80079be:	2f00      	cmp	r7, #0
 80079c0:	460c      	mov	r4, r1
 80079c2:	4619      	mov	r1, r3
 80079c4:	463b      	mov	r3, r7
 80079c6:	bfbb      	ittet	lt
 80079c8:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80079cc:	461f      	movlt	r7, r3
 80079ce:	2300      	movge	r3, #0
 80079d0:	232d      	movlt	r3, #45	@ 0x2d
 80079d2:	700b      	strb	r3, [r1, #0]
 80079d4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80079d6:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80079da:	4691      	mov	r9, r2
 80079dc:	f023 0820 	bic.w	r8, r3, #32
 80079e0:	bfbc      	itt	lt
 80079e2:	4632      	movlt	r2, r6
 80079e4:	4616      	movlt	r6, r2
 80079e6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80079ea:	d005      	beq.n	80079f8 <__cvt+0x42>
 80079ec:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80079f0:	d100      	bne.n	80079f4 <__cvt+0x3e>
 80079f2:	3401      	adds	r4, #1
 80079f4:	2102      	movs	r1, #2
 80079f6:	e000      	b.n	80079fa <__cvt+0x44>
 80079f8:	2103      	movs	r1, #3
 80079fa:	ab03      	add	r3, sp, #12
 80079fc:	9301      	str	r3, [sp, #4]
 80079fe:	ab02      	add	r3, sp, #8
 8007a00:	9300      	str	r3, [sp, #0]
 8007a02:	ec47 6b10 	vmov	d0, r6, r7
 8007a06:	4653      	mov	r3, sl
 8007a08:	4622      	mov	r2, r4
 8007a0a:	f000 ff2d 	bl	8008868 <_dtoa_r>
 8007a0e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007a12:	4605      	mov	r5, r0
 8007a14:	d119      	bne.n	8007a4a <__cvt+0x94>
 8007a16:	f019 0f01 	tst.w	r9, #1
 8007a1a:	d00e      	beq.n	8007a3a <__cvt+0x84>
 8007a1c:	eb00 0904 	add.w	r9, r0, r4
 8007a20:	2200      	movs	r2, #0
 8007a22:	2300      	movs	r3, #0
 8007a24:	4630      	mov	r0, r6
 8007a26:	4639      	mov	r1, r7
 8007a28:	f7f9 f866 	bl	8000af8 <__aeabi_dcmpeq>
 8007a2c:	b108      	cbz	r0, 8007a32 <__cvt+0x7c>
 8007a2e:	f8cd 900c 	str.w	r9, [sp, #12]
 8007a32:	2230      	movs	r2, #48	@ 0x30
 8007a34:	9b03      	ldr	r3, [sp, #12]
 8007a36:	454b      	cmp	r3, r9
 8007a38:	d31e      	bcc.n	8007a78 <__cvt+0xc2>
 8007a3a:	9b03      	ldr	r3, [sp, #12]
 8007a3c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007a3e:	1b5b      	subs	r3, r3, r5
 8007a40:	4628      	mov	r0, r5
 8007a42:	6013      	str	r3, [r2, #0]
 8007a44:	b004      	add	sp, #16
 8007a46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a4a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007a4e:	eb00 0904 	add.w	r9, r0, r4
 8007a52:	d1e5      	bne.n	8007a20 <__cvt+0x6a>
 8007a54:	7803      	ldrb	r3, [r0, #0]
 8007a56:	2b30      	cmp	r3, #48	@ 0x30
 8007a58:	d10a      	bne.n	8007a70 <__cvt+0xba>
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	4630      	mov	r0, r6
 8007a60:	4639      	mov	r1, r7
 8007a62:	f7f9 f849 	bl	8000af8 <__aeabi_dcmpeq>
 8007a66:	b918      	cbnz	r0, 8007a70 <__cvt+0xba>
 8007a68:	f1c4 0401 	rsb	r4, r4, #1
 8007a6c:	f8ca 4000 	str.w	r4, [sl]
 8007a70:	f8da 3000 	ldr.w	r3, [sl]
 8007a74:	4499      	add	r9, r3
 8007a76:	e7d3      	b.n	8007a20 <__cvt+0x6a>
 8007a78:	1c59      	adds	r1, r3, #1
 8007a7a:	9103      	str	r1, [sp, #12]
 8007a7c:	701a      	strb	r2, [r3, #0]
 8007a7e:	e7d9      	b.n	8007a34 <__cvt+0x7e>

08007a80 <__exponent>:
 8007a80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a82:	2900      	cmp	r1, #0
 8007a84:	bfba      	itte	lt
 8007a86:	4249      	neglt	r1, r1
 8007a88:	232d      	movlt	r3, #45	@ 0x2d
 8007a8a:	232b      	movge	r3, #43	@ 0x2b
 8007a8c:	2909      	cmp	r1, #9
 8007a8e:	7002      	strb	r2, [r0, #0]
 8007a90:	7043      	strb	r3, [r0, #1]
 8007a92:	dd29      	ble.n	8007ae8 <__exponent+0x68>
 8007a94:	f10d 0307 	add.w	r3, sp, #7
 8007a98:	461d      	mov	r5, r3
 8007a9a:	270a      	movs	r7, #10
 8007a9c:	461a      	mov	r2, r3
 8007a9e:	fbb1 f6f7 	udiv	r6, r1, r7
 8007aa2:	fb07 1416 	mls	r4, r7, r6, r1
 8007aa6:	3430      	adds	r4, #48	@ 0x30
 8007aa8:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007aac:	460c      	mov	r4, r1
 8007aae:	2c63      	cmp	r4, #99	@ 0x63
 8007ab0:	f103 33ff 	add.w	r3, r3, #4294967295
 8007ab4:	4631      	mov	r1, r6
 8007ab6:	dcf1      	bgt.n	8007a9c <__exponent+0x1c>
 8007ab8:	3130      	adds	r1, #48	@ 0x30
 8007aba:	1e94      	subs	r4, r2, #2
 8007abc:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007ac0:	1c41      	adds	r1, r0, #1
 8007ac2:	4623      	mov	r3, r4
 8007ac4:	42ab      	cmp	r3, r5
 8007ac6:	d30a      	bcc.n	8007ade <__exponent+0x5e>
 8007ac8:	f10d 0309 	add.w	r3, sp, #9
 8007acc:	1a9b      	subs	r3, r3, r2
 8007ace:	42ac      	cmp	r4, r5
 8007ad0:	bf88      	it	hi
 8007ad2:	2300      	movhi	r3, #0
 8007ad4:	3302      	adds	r3, #2
 8007ad6:	4403      	add	r3, r0
 8007ad8:	1a18      	subs	r0, r3, r0
 8007ada:	b003      	add	sp, #12
 8007adc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ade:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007ae2:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007ae6:	e7ed      	b.n	8007ac4 <__exponent+0x44>
 8007ae8:	2330      	movs	r3, #48	@ 0x30
 8007aea:	3130      	adds	r1, #48	@ 0x30
 8007aec:	7083      	strb	r3, [r0, #2]
 8007aee:	70c1      	strb	r1, [r0, #3]
 8007af0:	1d03      	adds	r3, r0, #4
 8007af2:	e7f1      	b.n	8007ad8 <__exponent+0x58>

08007af4 <_printf_float>:
 8007af4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007af8:	b08d      	sub	sp, #52	@ 0x34
 8007afa:	460c      	mov	r4, r1
 8007afc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007b00:	4616      	mov	r6, r2
 8007b02:	461f      	mov	r7, r3
 8007b04:	4605      	mov	r5, r0
 8007b06:	f000 fd81 	bl	800860c <_localeconv_r>
 8007b0a:	6803      	ldr	r3, [r0, #0]
 8007b0c:	9304      	str	r3, [sp, #16]
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f7f8 fbc6 	bl	80002a0 <strlen>
 8007b14:	2300      	movs	r3, #0
 8007b16:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b18:	f8d8 3000 	ldr.w	r3, [r8]
 8007b1c:	9005      	str	r0, [sp, #20]
 8007b1e:	3307      	adds	r3, #7
 8007b20:	f023 0307 	bic.w	r3, r3, #7
 8007b24:	f103 0208 	add.w	r2, r3, #8
 8007b28:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007b2c:	f8d4 b000 	ldr.w	fp, [r4]
 8007b30:	f8c8 2000 	str.w	r2, [r8]
 8007b34:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007b38:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007b3c:	9307      	str	r3, [sp, #28]
 8007b3e:	f8cd 8018 	str.w	r8, [sp, #24]
 8007b42:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007b46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b4a:	4b9c      	ldr	r3, [pc, #624]	@ (8007dbc <_printf_float+0x2c8>)
 8007b4c:	f04f 32ff 	mov.w	r2, #4294967295
 8007b50:	f7f9 f804 	bl	8000b5c <__aeabi_dcmpun>
 8007b54:	bb70      	cbnz	r0, 8007bb4 <_printf_float+0xc0>
 8007b56:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b5a:	4b98      	ldr	r3, [pc, #608]	@ (8007dbc <_printf_float+0x2c8>)
 8007b5c:	f04f 32ff 	mov.w	r2, #4294967295
 8007b60:	f7f8 ffde 	bl	8000b20 <__aeabi_dcmple>
 8007b64:	bb30      	cbnz	r0, 8007bb4 <_printf_float+0xc0>
 8007b66:	2200      	movs	r2, #0
 8007b68:	2300      	movs	r3, #0
 8007b6a:	4640      	mov	r0, r8
 8007b6c:	4649      	mov	r1, r9
 8007b6e:	f7f8 ffcd 	bl	8000b0c <__aeabi_dcmplt>
 8007b72:	b110      	cbz	r0, 8007b7a <_printf_float+0x86>
 8007b74:	232d      	movs	r3, #45	@ 0x2d
 8007b76:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007b7a:	4a91      	ldr	r2, [pc, #580]	@ (8007dc0 <_printf_float+0x2cc>)
 8007b7c:	4b91      	ldr	r3, [pc, #580]	@ (8007dc4 <_printf_float+0x2d0>)
 8007b7e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007b82:	bf8c      	ite	hi
 8007b84:	4690      	movhi	r8, r2
 8007b86:	4698      	movls	r8, r3
 8007b88:	2303      	movs	r3, #3
 8007b8a:	6123      	str	r3, [r4, #16]
 8007b8c:	f02b 0304 	bic.w	r3, fp, #4
 8007b90:	6023      	str	r3, [r4, #0]
 8007b92:	f04f 0900 	mov.w	r9, #0
 8007b96:	9700      	str	r7, [sp, #0]
 8007b98:	4633      	mov	r3, r6
 8007b9a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007b9c:	4621      	mov	r1, r4
 8007b9e:	4628      	mov	r0, r5
 8007ba0:	f000 f9d2 	bl	8007f48 <_printf_common>
 8007ba4:	3001      	adds	r0, #1
 8007ba6:	f040 808d 	bne.w	8007cc4 <_printf_float+0x1d0>
 8007baa:	f04f 30ff 	mov.w	r0, #4294967295
 8007bae:	b00d      	add	sp, #52	@ 0x34
 8007bb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bb4:	4642      	mov	r2, r8
 8007bb6:	464b      	mov	r3, r9
 8007bb8:	4640      	mov	r0, r8
 8007bba:	4649      	mov	r1, r9
 8007bbc:	f7f8 ffce 	bl	8000b5c <__aeabi_dcmpun>
 8007bc0:	b140      	cbz	r0, 8007bd4 <_printf_float+0xe0>
 8007bc2:	464b      	mov	r3, r9
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	bfbc      	itt	lt
 8007bc8:	232d      	movlt	r3, #45	@ 0x2d
 8007bca:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007bce:	4a7e      	ldr	r2, [pc, #504]	@ (8007dc8 <_printf_float+0x2d4>)
 8007bd0:	4b7e      	ldr	r3, [pc, #504]	@ (8007dcc <_printf_float+0x2d8>)
 8007bd2:	e7d4      	b.n	8007b7e <_printf_float+0x8a>
 8007bd4:	6863      	ldr	r3, [r4, #4]
 8007bd6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007bda:	9206      	str	r2, [sp, #24]
 8007bdc:	1c5a      	adds	r2, r3, #1
 8007bde:	d13b      	bne.n	8007c58 <_printf_float+0x164>
 8007be0:	2306      	movs	r3, #6
 8007be2:	6063      	str	r3, [r4, #4]
 8007be4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007be8:	2300      	movs	r3, #0
 8007bea:	6022      	str	r2, [r4, #0]
 8007bec:	9303      	str	r3, [sp, #12]
 8007bee:	ab0a      	add	r3, sp, #40	@ 0x28
 8007bf0:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007bf4:	ab09      	add	r3, sp, #36	@ 0x24
 8007bf6:	9300      	str	r3, [sp, #0]
 8007bf8:	6861      	ldr	r1, [r4, #4]
 8007bfa:	ec49 8b10 	vmov	d0, r8, r9
 8007bfe:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007c02:	4628      	mov	r0, r5
 8007c04:	f7ff fed7 	bl	80079b6 <__cvt>
 8007c08:	9b06      	ldr	r3, [sp, #24]
 8007c0a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007c0c:	2b47      	cmp	r3, #71	@ 0x47
 8007c0e:	4680      	mov	r8, r0
 8007c10:	d129      	bne.n	8007c66 <_printf_float+0x172>
 8007c12:	1cc8      	adds	r0, r1, #3
 8007c14:	db02      	blt.n	8007c1c <_printf_float+0x128>
 8007c16:	6863      	ldr	r3, [r4, #4]
 8007c18:	4299      	cmp	r1, r3
 8007c1a:	dd41      	ble.n	8007ca0 <_printf_float+0x1ac>
 8007c1c:	f1aa 0a02 	sub.w	sl, sl, #2
 8007c20:	fa5f fa8a 	uxtb.w	sl, sl
 8007c24:	3901      	subs	r1, #1
 8007c26:	4652      	mov	r2, sl
 8007c28:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007c2c:	9109      	str	r1, [sp, #36]	@ 0x24
 8007c2e:	f7ff ff27 	bl	8007a80 <__exponent>
 8007c32:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007c34:	1813      	adds	r3, r2, r0
 8007c36:	2a01      	cmp	r2, #1
 8007c38:	4681      	mov	r9, r0
 8007c3a:	6123      	str	r3, [r4, #16]
 8007c3c:	dc02      	bgt.n	8007c44 <_printf_float+0x150>
 8007c3e:	6822      	ldr	r2, [r4, #0]
 8007c40:	07d2      	lsls	r2, r2, #31
 8007c42:	d501      	bpl.n	8007c48 <_printf_float+0x154>
 8007c44:	3301      	adds	r3, #1
 8007c46:	6123      	str	r3, [r4, #16]
 8007c48:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d0a2      	beq.n	8007b96 <_printf_float+0xa2>
 8007c50:	232d      	movs	r3, #45	@ 0x2d
 8007c52:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007c56:	e79e      	b.n	8007b96 <_printf_float+0xa2>
 8007c58:	9a06      	ldr	r2, [sp, #24]
 8007c5a:	2a47      	cmp	r2, #71	@ 0x47
 8007c5c:	d1c2      	bne.n	8007be4 <_printf_float+0xf0>
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d1c0      	bne.n	8007be4 <_printf_float+0xf0>
 8007c62:	2301      	movs	r3, #1
 8007c64:	e7bd      	b.n	8007be2 <_printf_float+0xee>
 8007c66:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007c6a:	d9db      	bls.n	8007c24 <_printf_float+0x130>
 8007c6c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007c70:	d118      	bne.n	8007ca4 <_printf_float+0x1b0>
 8007c72:	2900      	cmp	r1, #0
 8007c74:	6863      	ldr	r3, [r4, #4]
 8007c76:	dd0b      	ble.n	8007c90 <_printf_float+0x19c>
 8007c78:	6121      	str	r1, [r4, #16]
 8007c7a:	b913      	cbnz	r3, 8007c82 <_printf_float+0x18e>
 8007c7c:	6822      	ldr	r2, [r4, #0]
 8007c7e:	07d0      	lsls	r0, r2, #31
 8007c80:	d502      	bpl.n	8007c88 <_printf_float+0x194>
 8007c82:	3301      	adds	r3, #1
 8007c84:	440b      	add	r3, r1
 8007c86:	6123      	str	r3, [r4, #16]
 8007c88:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007c8a:	f04f 0900 	mov.w	r9, #0
 8007c8e:	e7db      	b.n	8007c48 <_printf_float+0x154>
 8007c90:	b913      	cbnz	r3, 8007c98 <_printf_float+0x1a4>
 8007c92:	6822      	ldr	r2, [r4, #0]
 8007c94:	07d2      	lsls	r2, r2, #31
 8007c96:	d501      	bpl.n	8007c9c <_printf_float+0x1a8>
 8007c98:	3302      	adds	r3, #2
 8007c9a:	e7f4      	b.n	8007c86 <_printf_float+0x192>
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	e7f2      	b.n	8007c86 <_printf_float+0x192>
 8007ca0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007ca4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ca6:	4299      	cmp	r1, r3
 8007ca8:	db05      	blt.n	8007cb6 <_printf_float+0x1c2>
 8007caa:	6823      	ldr	r3, [r4, #0]
 8007cac:	6121      	str	r1, [r4, #16]
 8007cae:	07d8      	lsls	r0, r3, #31
 8007cb0:	d5ea      	bpl.n	8007c88 <_printf_float+0x194>
 8007cb2:	1c4b      	adds	r3, r1, #1
 8007cb4:	e7e7      	b.n	8007c86 <_printf_float+0x192>
 8007cb6:	2900      	cmp	r1, #0
 8007cb8:	bfd4      	ite	le
 8007cba:	f1c1 0202 	rsble	r2, r1, #2
 8007cbe:	2201      	movgt	r2, #1
 8007cc0:	4413      	add	r3, r2
 8007cc2:	e7e0      	b.n	8007c86 <_printf_float+0x192>
 8007cc4:	6823      	ldr	r3, [r4, #0]
 8007cc6:	055a      	lsls	r2, r3, #21
 8007cc8:	d407      	bmi.n	8007cda <_printf_float+0x1e6>
 8007cca:	6923      	ldr	r3, [r4, #16]
 8007ccc:	4642      	mov	r2, r8
 8007cce:	4631      	mov	r1, r6
 8007cd0:	4628      	mov	r0, r5
 8007cd2:	47b8      	blx	r7
 8007cd4:	3001      	adds	r0, #1
 8007cd6:	d12b      	bne.n	8007d30 <_printf_float+0x23c>
 8007cd8:	e767      	b.n	8007baa <_printf_float+0xb6>
 8007cda:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007cde:	f240 80dd 	bls.w	8007e9c <_printf_float+0x3a8>
 8007ce2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	2300      	movs	r3, #0
 8007cea:	f7f8 ff05 	bl	8000af8 <__aeabi_dcmpeq>
 8007cee:	2800      	cmp	r0, #0
 8007cf0:	d033      	beq.n	8007d5a <_printf_float+0x266>
 8007cf2:	4a37      	ldr	r2, [pc, #220]	@ (8007dd0 <_printf_float+0x2dc>)
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	4631      	mov	r1, r6
 8007cf8:	4628      	mov	r0, r5
 8007cfa:	47b8      	blx	r7
 8007cfc:	3001      	adds	r0, #1
 8007cfe:	f43f af54 	beq.w	8007baa <_printf_float+0xb6>
 8007d02:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007d06:	4543      	cmp	r3, r8
 8007d08:	db02      	blt.n	8007d10 <_printf_float+0x21c>
 8007d0a:	6823      	ldr	r3, [r4, #0]
 8007d0c:	07d8      	lsls	r0, r3, #31
 8007d0e:	d50f      	bpl.n	8007d30 <_printf_float+0x23c>
 8007d10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d14:	4631      	mov	r1, r6
 8007d16:	4628      	mov	r0, r5
 8007d18:	47b8      	blx	r7
 8007d1a:	3001      	adds	r0, #1
 8007d1c:	f43f af45 	beq.w	8007baa <_printf_float+0xb6>
 8007d20:	f04f 0900 	mov.w	r9, #0
 8007d24:	f108 38ff 	add.w	r8, r8, #4294967295
 8007d28:	f104 0a1a 	add.w	sl, r4, #26
 8007d2c:	45c8      	cmp	r8, r9
 8007d2e:	dc09      	bgt.n	8007d44 <_printf_float+0x250>
 8007d30:	6823      	ldr	r3, [r4, #0]
 8007d32:	079b      	lsls	r3, r3, #30
 8007d34:	f100 8103 	bmi.w	8007f3e <_printf_float+0x44a>
 8007d38:	68e0      	ldr	r0, [r4, #12]
 8007d3a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d3c:	4298      	cmp	r0, r3
 8007d3e:	bfb8      	it	lt
 8007d40:	4618      	movlt	r0, r3
 8007d42:	e734      	b.n	8007bae <_printf_float+0xba>
 8007d44:	2301      	movs	r3, #1
 8007d46:	4652      	mov	r2, sl
 8007d48:	4631      	mov	r1, r6
 8007d4a:	4628      	mov	r0, r5
 8007d4c:	47b8      	blx	r7
 8007d4e:	3001      	adds	r0, #1
 8007d50:	f43f af2b 	beq.w	8007baa <_printf_float+0xb6>
 8007d54:	f109 0901 	add.w	r9, r9, #1
 8007d58:	e7e8      	b.n	8007d2c <_printf_float+0x238>
 8007d5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	dc39      	bgt.n	8007dd4 <_printf_float+0x2e0>
 8007d60:	4a1b      	ldr	r2, [pc, #108]	@ (8007dd0 <_printf_float+0x2dc>)
 8007d62:	2301      	movs	r3, #1
 8007d64:	4631      	mov	r1, r6
 8007d66:	4628      	mov	r0, r5
 8007d68:	47b8      	blx	r7
 8007d6a:	3001      	adds	r0, #1
 8007d6c:	f43f af1d 	beq.w	8007baa <_printf_float+0xb6>
 8007d70:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007d74:	ea59 0303 	orrs.w	r3, r9, r3
 8007d78:	d102      	bne.n	8007d80 <_printf_float+0x28c>
 8007d7a:	6823      	ldr	r3, [r4, #0]
 8007d7c:	07d9      	lsls	r1, r3, #31
 8007d7e:	d5d7      	bpl.n	8007d30 <_printf_float+0x23c>
 8007d80:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d84:	4631      	mov	r1, r6
 8007d86:	4628      	mov	r0, r5
 8007d88:	47b8      	blx	r7
 8007d8a:	3001      	adds	r0, #1
 8007d8c:	f43f af0d 	beq.w	8007baa <_printf_float+0xb6>
 8007d90:	f04f 0a00 	mov.w	sl, #0
 8007d94:	f104 0b1a 	add.w	fp, r4, #26
 8007d98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d9a:	425b      	negs	r3, r3
 8007d9c:	4553      	cmp	r3, sl
 8007d9e:	dc01      	bgt.n	8007da4 <_printf_float+0x2b0>
 8007da0:	464b      	mov	r3, r9
 8007da2:	e793      	b.n	8007ccc <_printf_float+0x1d8>
 8007da4:	2301      	movs	r3, #1
 8007da6:	465a      	mov	r2, fp
 8007da8:	4631      	mov	r1, r6
 8007daa:	4628      	mov	r0, r5
 8007dac:	47b8      	blx	r7
 8007dae:	3001      	adds	r0, #1
 8007db0:	f43f aefb 	beq.w	8007baa <_printf_float+0xb6>
 8007db4:	f10a 0a01 	add.w	sl, sl, #1
 8007db8:	e7ee      	b.n	8007d98 <_printf_float+0x2a4>
 8007dba:	bf00      	nop
 8007dbc:	7fefffff 	.word	0x7fefffff
 8007dc0:	0800b102 	.word	0x0800b102
 8007dc4:	0800b0fe 	.word	0x0800b0fe
 8007dc8:	0800b10a 	.word	0x0800b10a
 8007dcc:	0800b106 	.word	0x0800b106
 8007dd0:	0800b10e 	.word	0x0800b10e
 8007dd4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007dd6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007dda:	4553      	cmp	r3, sl
 8007ddc:	bfa8      	it	ge
 8007dde:	4653      	movge	r3, sl
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	4699      	mov	r9, r3
 8007de4:	dc36      	bgt.n	8007e54 <_printf_float+0x360>
 8007de6:	f04f 0b00 	mov.w	fp, #0
 8007dea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007dee:	f104 021a 	add.w	r2, r4, #26
 8007df2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007df4:	9306      	str	r3, [sp, #24]
 8007df6:	eba3 0309 	sub.w	r3, r3, r9
 8007dfa:	455b      	cmp	r3, fp
 8007dfc:	dc31      	bgt.n	8007e62 <_printf_float+0x36e>
 8007dfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e00:	459a      	cmp	sl, r3
 8007e02:	dc3a      	bgt.n	8007e7a <_printf_float+0x386>
 8007e04:	6823      	ldr	r3, [r4, #0]
 8007e06:	07da      	lsls	r2, r3, #31
 8007e08:	d437      	bmi.n	8007e7a <_printf_float+0x386>
 8007e0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e0c:	ebaa 0903 	sub.w	r9, sl, r3
 8007e10:	9b06      	ldr	r3, [sp, #24]
 8007e12:	ebaa 0303 	sub.w	r3, sl, r3
 8007e16:	4599      	cmp	r9, r3
 8007e18:	bfa8      	it	ge
 8007e1a:	4699      	movge	r9, r3
 8007e1c:	f1b9 0f00 	cmp.w	r9, #0
 8007e20:	dc33      	bgt.n	8007e8a <_printf_float+0x396>
 8007e22:	f04f 0800 	mov.w	r8, #0
 8007e26:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007e2a:	f104 0b1a 	add.w	fp, r4, #26
 8007e2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e30:	ebaa 0303 	sub.w	r3, sl, r3
 8007e34:	eba3 0309 	sub.w	r3, r3, r9
 8007e38:	4543      	cmp	r3, r8
 8007e3a:	f77f af79 	ble.w	8007d30 <_printf_float+0x23c>
 8007e3e:	2301      	movs	r3, #1
 8007e40:	465a      	mov	r2, fp
 8007e42:	4631      	mov	r1, r6
 8007e44:	4628      	mov	r0, r5
 8007e46:	47b8      	blx	r7
 8007e48:	3001      	adds	r0, #1
 8007e4a:	f43f aeae 	beq.w	8007baa <_printf_float+0xb6>
 8007e4e:	f108 0801 	add.w	r8, r8, #1
 8007e52:	e7ec      	b.n	8007e2e <_printf_float+0x33a>
 8007e54:	4642      	mov	r2, r8
 8007e56:	4631      	mov	r1, r6
 8007e58:	4628      	mov	r0, r5
 8007e5a:	47b8      	blx	r7
 8007e5c:	3001      	adds	r0, #1
 8007e5e:	d1c2      	bne.n	8007de6 <_printf_float+0x2f2>
 8007e60:	e6a3      	b.n	8007baa <_printf_float+0xb6>
 8007e62:	2301      	movs	r3, #1
 8007e64:	4631      	mov	r1, r6
 8007e66:	4628      	mov	r0, r5
 8007e68:	9206      	str	r2, [sp, #24]
 8007e6a:	47b8      	blx	r7
 8007e6c:	3001      	adds	r0, #1
 8007e6e:	f43f ae9c 	beq.w	8007baa <_printf_float+0xb6>
 8007e72:	9a06      	ldr	r2, [sp, #24]
 8007e74:	f10b 0b01 	add.w	fp, fp, #1
 8007e78:	e7bb      	b.n	8007df2 <_printf_float+0x2fe>
 8007e7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e7e:	4631      	mov	r1, r6
 8007e80:	4628      	mov	r0, r5
 8007e82:	47b8      	blx	r7
 8007e84:	3001      	adds	r0, #1
 8007e86:	d1c0      	bne.n	8007e0a <_printf_float+0x316>
 8007e88:	e68f      	b.n	8007baa <_printf_float+0xb6>
 8007e8a:	9a06      	ldr	r2, [sp, #24]
 8007e8c:	464b      	mov	r3, r9
 8007e8e:	4442      	add	r2, r8
 8007e90:	4631      	mov	r1, r6
 8007e92:	4628      	mov	r0, r5
 8007e94:	47b8      	blx	r7
 8007e96:	3001      	adds	r0, #1
 8007e98:	d1c3      	bne.n	8007e22 <_printf_float+0x32e>
 8007e9a:	e686      	b.n	8007baa <_printf_float+0xb6>
 8007e9c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007ea0:	f1ba 0f01 	cmp.w	sl, #1
 8007ea4:	dc01      	bgt.n	8007eaa <_printf_float+0x3b6>
 8007ea6:	07db      	lsls	r3, r3, #31
 8007ea8:	d536      	bpl.n	8007f18 <_printf_float+0x424>
 8007eaa:	2301      	movs	r3, #1
 8007eac:	4642      	mov	r2, r8
 8007eae:	4631      	mov	r1, r6
 8007eb0:	4628      	mov	r0, r5
 8007eb2:	47b8      	blx	r7
 8007eb4:	3001      	adds	r0, #1
 8007eb6:	f43f ae78 	beq.w	8007baa <_printf_float+0xb6>
 8007eba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ebe:	4631      	mov	r1, r6
 8007ec0:	4628      	mov	r0, r5
 8007ec2:	47b8      	blx	r7
 8007ec4:	3001      	adds	r0, #1
 8007ec6:	f43f ae70 	beq.w	8007baa <_printf_float+0xb6>
 8007eca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007ece:	2200      	movs	r2, #0
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007ed6:	f7f8 fe0f 	bl	8000af8 <__aeabi_dcmpeq>
 8007eda:	b9c0      	cbnz	r0, 8007f0e <_printf_float+0x41a>
 8007edc:	4653      	mov	r3, sl
 8007ede:	f108 0201 	add.w	r2, r8, #1
 8007ee2:	4631      	mov	r1, r6
 8007ee4:	4628      	mov	r0, r5
 8007ee6:	47b8      	blx	r7
 8007ee8:	3001      	adds	r0, #1
 8007eea:	d10c      	bne.n	8007f06 <_printf_float+0x412>
 8007eec:	e65d      	b.n	8007baa <_printf_float+0xb6>
 8007eee:	2301      	movs	r3, #1
 8007ef0:	465a      	mov	r2, fp
 8007ef2:	4631      	mov	r1, r6
 8007ef4:	4628      	mov	r0, r5
 8007ef6:	47b8      	blx	r7
 8007ef8:	3001      	adds	r0, #1
 8007efa:	f43f ae56 	beq.w	8007baa <_printf_float+0xb6>
 8007efe:	f108 0801 	add.w	r8, r8, #1
 8007f02:	45d0      	cmp	r8, sl
 8007f04:	dbf3      	blt.n	8007eee <_printf_float+0x3fa>
 8007f06:	464b      	mov	r3, r9
 8007f08:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007f0c:	e6df      	b.n	8007cce <_printf_float+0x1da>
 8007f0e:	f04f 0800 	mov.w	r8, #0
 8007f12:	f104 0b1a 	add.w	fp, r4, #26
 8007f16:	e7f4      	b.n	8007f02 <_printf_float+0x40e>
 8007f18:	2301      	movs	r3, #1
 8007f1a:	4642      	mov	r2, r8
 8007f1c:	e7e1      	b.n	8007ee2 <_printf_float+0x3ee>
 8007f1e:	2301      	movs	r3, #1
 8007f20:	464a      	mov	r2, r9
 8007f22:	4631      	mov	r1, r6
 8007f24:	4628      	mov	r0, r5
 8007f26:	47b8      	blx	r7
 8007f28:	3001      	adds	r0, #1
 8007f2a:	f43f ae3e 	beq.w	8007baa <_printf_float+0xb6>
 8007f2e:	f108 0801 	add.w	r8, r8, #1
 8007f32:	68e3      	ldr	r3, [r4, #12]
 8007f34:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007f36:	1a5b      	subs	r3, r3, r1
 8007f38:	4543      	cmp	r3, r8
 8007f3a:	dcf0      	bgt.n	8007f1e <_printf_float+0x42a>
 8007f3c:	e6fc      	b.n	8007d38 <_printf_float+0x244>
 8007f3e:	f04f 0800 	mov.w	r8, #0
 8007f42:	f104 0919 	add.w	r9, r4, #25
 8007f46:	e7f4      	b.n	8007f32 <_printf_float+0x43e>

08007f48 <_printf_common>:
 8007f48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f4c:	4616      	mov	r6, r2
 8007f4e:	4698      	mov	r8, r3
 8007f50:	688a      	ldr	r2, [r1, #8]
 8007f52:	690b      	ldr	r3, [r1, #16]
 8007f54:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007f58:	4293      	cmp	r3, r2
 8007f5a:	bfb8      	it	lt
 8007f5c:	4613      	movlt	r3, r2
 8007f5e:	6033      	str	r3, [r6, #0]
 8007f60:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007f64:	4607      	mov	r7, r0
 8007f66:	460c      	mov	r4, r1
 8007f68:	b10a      	cbz	r2, 8007f6e <_printf_common+0x26>
 8007f6a:	3301      	adds	r3, #1
 8007f6c:	6033      	str	r3, [r6, #0]
 8007f6e:	6823      	ldr	r3, [r4, #0]
 8007f70:	0699      	lsls	r1, r3, #26
 8007f72:	bf42      	ittt	mi
 8007f74:	6833      	ldrmi	r3, [r6, #0]
 8007f76:	3302      	addmi	r3, #2
 8007f78:	6033      	strmi	r3, [r6, #0]
 8007f7a:	6825      	ldr	r5, [r4, #0]
 8007f7c:	f015 0506 	ands.w	r5, r5, #6
 8007f80:	d106      	bne.n	8007f90 <_printf_common+0x48>
 8007f82:	f104 0a19 	add.w	sl, r4, #25
 8007f86:	68e3      	ldr	r3, [r4, #12]
 8007f88:	6832      	ldr	r2, [r6, #0]
 8007f8a:	1a9b      	subs	r3, r3, r2
 8007f8c:	42ab      	cmp	r3, r5
 8007f8e:	dc26      	bgt.n	8007fde <_printf_common+0x96>
 8007f90:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007f94:	6822      	ldr	r2, [r4, #0]
 8007f96:	3b00      	subs	r3, #0
 8007f98:	bf18      	it	ne
 8007f9a:	2301      	movne	r3, #1
 8007f9c:	0692      	lsls	r2, r2, #26
 8007f9e:	d42b      	bmi.n	8007ff8 <_printf_common+0xb0>
 8007fa0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007fa4:	4641      	mov	r1, r8
 8007fa6:	4638      	mov	r0, r7
 8007fa8:	47c8      	blx	r9
 8007faa:	3001      	adds	r0, #1
 8007fac:	d01e      	beq.n	8007fec <_printf_common+0xa4>
 8007fae:	6823      	ldr	r3, [r4, #0]
 8007fb0:	6922      	ldr	r2, [r4, #16]
 8007fb2:	f003 0306 	and.w	r3, r3, #6
 8007fb6:	2b04      	cmp	r3, #4
 8007fb8:	bf02      	ittt	eq
 8007fba:	68e5      	ldreq	r5, [r4, #12]
 8007fbc:	6833      	ldreq	r3, [r6, #0]
 8007fbe:	1aed      	subeq	r5, r5, r3
 8007fc0:	68a3      	ldr	r3, [r4, #8]
 8007fc2:	bf0c      	ite	eq
 8007fc4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007fc8:	2500      	movne	r5, #0
 8007fca:	4293      	cmp	r3, r2
 8007fcc:	bfc4      	itt	gt
 8007fce:	1a9b      	subgt	r3, r3, r2
 8007fd0:	18ed      	addgt	r5, r5, r3
 8007fd2:	2600      	movs	r6, #0
 8007fd4:	341a      	adds	r4, #26
 8007fd6:	42b5      	cmp	r5, r6
 8007fd8:	d11a      	bne.n	8008010 <_printf_common+0xc8>
 8007fda:	2000      	movs	r0, #0
 8007fdc:	e008      	b.n	8007ff0 <_printf_common+0xa8>
 8007fde:	2301      	movs	r3, #1
 8007fe0:	4652      	mov	r2, sl
 8007fe2:	4641      	mov	r1, r8
 8007fe4:	4638      	mov	r0, r7
 8007fe6:	47c8      	blx	r9
 8007fe8:	3001      	adds	r0, #1
 8007fea:	d103      	bne.n	8007ff4 <_printf_common+0xac>
 8007fec:	f04f 30ff 	mov.w	r0, #4294967295
 8007ff0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ff4:	3501      	adds	r5, #1
 8007ff6:	e7c6      	b.n	8007f86 <_printf_common+0x3e>
 8007ff8:	18e1      	adds	r1, r4, r3
 8007ffa:	1c5a      	adds	r2, r3, #1
 8007ffc:	2030      	movs	r0, #48	@ 0x30
 8007ffe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008002:	4422      	add	r2, r4
 8008004:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008008:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800800c:	3302      	adds	r3, #2
 800800e:	e7c7      	b.n	8007fa0 <_printf_common+0x58>
 8008010:	2301      	movs	r3, #1
 8008012:	4622      	mov	r2, r4
 8008014:	4641      	mov	r1, r8
 8008016:	4638      	mov	r0, r7
 8008018:	47c8      	blx	r9
 800801a:	3001      	adds	r0, #1
 800801c:	d0e6      	beq.n	8007fec <_printf_common+0xa4>
 800801e:	3601      	adds	r6, #1
 8008020:	e7d9      	b.n	8007fd6 <_printf_common+0x8e>
	...

08008024 <_printf_i>:
 8008024:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008028:	7e0f      	ldrb	r7, [r1, #24]
 800802a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800802c:	2f78      	cmp	r7, #120	@ 0x78
 800802e:	4691      	mov	r9, r2
 8008030:	4680      	mov	r8, r0
 8008032:	460c      	mov	r4, r1
 8008034:	469a      	mov	sl, r3
 8008036:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800803a:	d807      	bhi.n	800804c <_printf_i+0x28>
 800803c:	2f62      	cmp	r7, #98	@ 0x62
 800803e:	d80a      	bhi.n	8008056 <_printf_i+0x32>
 8008040:	2f00      	cmp	r7, #0
 8008042:	f000 80d1 	beq.w	80081e8 <_printf_i+0x1c4>
 8008046:	2f58      	cmp	r7, #88	@ 0x58
 8008048:	f000 80b8 	beq.w	80081bc <_printf_i+0x198>
 800804c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008050:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008054:	e03a      	b.n	80080cc <_printf_i+0xa8>
 8008056:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800805a:	2b15      	cmp	r3, #21
 800805c:	d8f6      	bhi.n	800804c <_printf_i+0x28>
 800805e:	a101      	add	r1, pc, #4	@ (adr r1, 8008064 <_printf_i+0x40>)
 8008060:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008064:	080080bd 	.word	0x080080bd
 8008068:	080080d1 	.word	0x080080d1
 800806c:	0800804d 	.word	0x0800804d
 8008070:	0800804d 	.word	0x0800804d
 8008074:	0800804d 	.word	0x0800804d
 8008078:	0800804d 	.word	0x0800804d
 800807c:	080080d1 	.word	0x080080d1
 8008080:	0800804d 	.word	0x0800804d
 8008084:	0800804d 	.word	0x0800804d
 8008088:	0800804d 	.word	0x0800804d
 800808c:	0800804d 	.word	0x0800804d
 8008090:	080081cf 	.word	0x080081cf
 8008094:	080080fb 	.word	0x080080fb
 8008098:	08008189 	.word	0x08008189
 800809c:	0800804d 	.word	0x0800804d
 80080a0:	0800804d 	.word	0x0800804d
 80080a4:	080081f1 	.word	0x080081f1
 80080a8:	0800804d 	.word	0x0800804d
 80080ac:	080080fb 	.word	0x080080fb
 80080b0:	0800804d 	.word	0x0800804d
 80080b4:	0800804d 	.word	0x0800804d
 80080b8:	08008191 	.word	0x08008191
 80080bc:	6833      	ldr	r3, [r6, #0]
 80080be:	1d1a      	adds	r2, r3, #4
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	6032      	str	r2, [r6, #0]
 80080c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80080c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80080cc:	2301      	movs	r3, #1
 80080ce:	e09c      	b.n	800820a <_printf_i+0x1e6>
 80080d0:	6833      	ldr	r3, [r6, #0]
 80080d2:	6820      	ldr	r0, [r4, #0]
 80080d4:	1d19      	adds	r1, r3, #4
 80080d6:	6031      	str	r1, [r6, #0]
 80080d8:	0606      	lsls	r6, r0, #24
 80080da:	d501      	bpl.n	80080e0 <_printf_i+0xbc>
 80080dc:	681d      	ldr	r5, [r3, #0]
 80080de:	e003      	b.n	80080e8 <_printf_i+0xc4>
 80080e0:	0645      	lsls	r5, r0, #25
 80080e2:	d5fb      	bpl.n	80080dc <_printf_i+0xb8>
 80080e4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80080e8:	2d00      	cmp	r5, #0
 80080ea:	da03      	bge.n	80080f4 <_printf_i+0xd0>
 80080ec:	232d      	movs	r3, #45	@ 0x2d
 80080ee:	426d      	negs	r5, r5
 80080f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80080f4:	4858      	ldr	r0, [pc, #352]	@ (8008258 <_printf_i+0x234>)
 80080f6:	230a      	movs	r3, #10
 80080f8:	e011      	b.n	800811e <_printf_i+0xfa>
 80080fa:	6821      	ldr	r1, [r4, #0]
 80080fc:	6833      	ldr	r3, [r6, #0]
 80080fe:	0608      	lsls	r0, r1, #24
 8008100:	f853 5b04 	ldr.w	r5, [r3], #4
 8008104:	d402      	bmi.n	800810c <_printf_i+0xe8>
 8008106:	0649      	lsls	r1, r1, #25
 8008108:	bf48      	it	mi
 800810a:	b2ad      	uxthmi	r5, r5
 800810c:	2f6f      	cmp	r7, #111	@ 0x6f
 800810e:	4852      	ldr	r0, [pc, #328]	@ (8008258 <_printf_i+0x234>)
 8008110:	6033      	str	r3, [r6, #0]
 8008112:	bf14      	ite	ne
 8008114:	230a      	movne	r3, #10
 8008116:	2308      	moveq	r3, #8
 8008118:	2100      	movs	r1, #0
 800811a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800811e:	6866      	ldr	r6, [r4, #4]
 8008120:	60a6      	str	r6, [r4, #8]
 8008122:	2e00      	cmp	r6, #0
 8008124:	db05      	blt.n	8008132 <_printf_i+0x10e>
 8008126:	6821      	ldr	r1, [r4, #0]
 8008128:	432e      	orrs	r6, r5
 800812a:	f021 0104 	bic.w	r1, r1, #4
 800812e:	6021      	str	r1, [r4, #0]
 8008130:	d04b      	beq.n	80081ca <_printf_i+0x1a6>
 8008132:	4616      	mov	r6, r2
 8008134:	fbb5 f1f3 	udiv	r1, r5, r3
 8008138:	fb03 5711 	mls	r7, r3, r1, r5
 800813c:	5dc7      	ldrb	r7, [r0, r7]
 800813e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008142:	462f      	mov	r7, r5
 8008144:	42bb      	cmp	r3, r7
 8008146:	460d      	mov	r5, r1
 8008148:	d9f4      	bls.n	8008134 <_printf_i+0x110>
 800814a:	2b08      	cmp	r3, #8
 800814c:	d10b      	bne.n	8008166 <_printf_i+0x142>
 800814e:	6823      	ldr	r3, [r4, #0]
 8008150:	07df      	lsls	r7, r3, #31
 8008152:	d508      	bpl.n	8008166 <_printf_i+0x142>
 8008154:	6923      	ldr	r3, [r4, #16]
 8008156:	6861      	ldr	r1, [r4, #4]
 8008158:	4299      	cmp	r1, r3
 800815a:	bfde      	ittt	le
 800815c:	2330      	movle	r3, #48	@ 0x30
 800815e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008162:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008166:	1b92      	subs	r2, r2, r6
 8008168:	6122      	str	r2, [r4, #16]
 800816a:	f8cd a000 	str.w	sl, [sp]
 800816e:	464b      	mov	r3, r9
 8008170:	aa03      	add	r2, sp, #12
 8008172:	4621      	mov	r1, r4
 8008174:	4640      	mov	r0, r8
 8008176:	f7ff fee7 	bl	8007f48 <_printf_common>
 800817a:	3001      	adds	r0, #1
 800817c:	d14a      	bne.n	8008214 <_printf_i+0x1f0>
 800817e:	f04f 30ff 	mov.w	r0, #4294967295
 8008182:	b004      	add	sp, #16
 8008184:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008188:	6823      	ldr	r3, [r4, #0]
 800818a:	f043 0320 	orr.w	r3, r3, #32
 800818e:	6023      	str	r3, [r4, #0]
 8008190:	4832      	ldr	r0, [pc, #200]	@ (800825c <_printf_i+0x238>)
 8008192:	2778      	movs	r7, #120	@ 0x78
 8008194:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008198:	6823      	ldr	r3, [r4, #0]
 800819a:	6831      	ldr	r1, [r6, #0]
 800819c:	061f      	lsls	r7, r3, #24
 800819e:	f851 5b04 	ldr.w	r5, [r1], #4
 80081a2:	d402      	bmi.n	80081aa <_printf_i+0x186>
 80081a4:	065f      	lsls	r7, r3, #25
 80081a6:	bf48      	it	mi
 80081a8:	b2ad      	uxthmi	r5, r5
 80081aa:	6031      	str	r1, [r6, #0]
 80081ac:	07d9      	lsls	r1, r3, #31
 80081ae:	bf44      	itt	mi
 80081b0:	f043 0320 	orrmi.w	r3, r3, #32
 80081b4:	6023      	strmi	r3, [r4, #0]
 80081b6:	b11d      	cbz	r5, 80081c0 <_printf_i+0x19c>
 80081b8:	2310      	movs	r3, #16
 80081ba:	e7ad      	b.n	8008118 <_printf_i+0xf4>
 80081bc:	4826      	ldr	r0, [pc, #152]	@ (8008258 <_printf_i+0x234>)
 80081be:	e7e9      	b.n	8008194 <_printf_i+0x170>
 80081c0:	6823      	ldr	r3, [r4, #0]
 80081c2:	f023 0320 	bic.w	r3, r3, #32
 80081c6:	6023      	str	r3, [r4, #0]
 80081c8:	e7f6      	b.n	80081b8 <_printf_i+0x194>
 80081ca:	4616      	mov	r6, r2
 80081cc:	e7bd      	b.n	800814a <_printf_i+0x126>
 80081ce:	6833      	ldr	r3, [r6, #0]
 80081d0:	6825      	ldr	r5, [r4, #0]
 80081d2:	6961      	ldr	r1, [r4, #20]
 80081d4:	1d18      	adds	r0, r3, #4
 80081d6:	6030      	str	r0, [r6, #0]
 80081d8:	062e      	lsls	r6, r5, #24
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	d501      	bpl.n	80081e2 <_printf_i+0x1be>
 80081de:	6019      	str	r1, [r3, #0]
 80081e0:	e002      	b.n	80081e8 <_printf_i+0x1c4>
 80081e2:	0668      	lsls	r0, r5, #25
 80081e4:	d5fb      	bpl.n	80081de <_printf_i+0x1ba>
 80081e6:	8019      	strh	r1, [r3, #0]
 80081e8:	2300      	movs	r3, #0
 80081ea:	6123      	str	r3, [r4, #16]
 80081ec:	4616      	mov	r6, r2
 80081ee:	e7bc      	b.n	800816a <_printf_i+0x146>
 80081f0:	6833      	ldr	r3, [r6, #0]
 80081f2:	1d1a      	adds	r2, r3, #4
 80081f4:	6032      	str	r2, [r6, #0]
 80081f6:	681e      	ldr	r6, [r3, #0]
 80081f8:	6862      	ldr	r2, [r4, #4]
 80081fa:	2100      	movs	r1, #0
 80081fc:	4630      	mov	r0, r6
 80081fe:	f7f7 ffff 	bl	8000200 <memchr>
 8008202:	b108      	cbz	r0, 8008208 <_printf_i+0x1e4>
 8008204:	1b80      	subs	r0, r0, r6
 8008206:	6060      	str	r0, [r4, #4]
 8008208:	6863      	ldr	r3, [r4, #4]
 800820a:	6123      	str	r3, [r4, #16]
 800820c:	2300      	movs	r3, #0
 800820e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008212:	e7aa      	b.n	800816a <_printf_i+0x146>
 8008214:	6923      	ldr	r3, [r4, #16]
 8008216:	4632      	mov	r2, r6
 8008218:	4649      	mov	r1, r9
 800821a:	4640      	mov	r0, r8
 800821c:	47d0      	blx	sl
 800821e:	3001      	adds	r0, #1
 8008220:	d0ad      	beq.n	800817e <_printf_i+0x15a>
 8008222:	6823      	ldr	r3, [r4, #0]
 8008224:	079b      	lsls	r3, r3, #30
 8008226:	d413      	bmi.n	8008250 <_printf_i+0x22c>
 8008228:	68e0      	ldr	r0, [r4, #12]
 800822a:	9b03      	ldr	r3, [sp, #12]
 800822c:	4298      	cmp	r0, r3
 800822e:	bfb8      	it	lt
 8008230:	4618      	movlt	r0, r3
 8008232:	e7a6      	b.n	8008182 <_printf_i+0x15e>
 8008234:	2301      	movs	r3, #1
 8008236:	4632      	mov	r2, r6
 8008238:	4649      	mov	r1, r9
 800823a:	4640      	mov	r0, r8
 800823c:	47d0      	blx	sl
 800823e:	3001      	adds	r0, #1
 8008240:	d09d      	beq.n	800817e <_printf_i+0x15a>
 8008242:	3501      	adds	r5, #1
 8008244:	68e3      	ldr	r3, [r4, #12]
 8008246:	9903      	ldr	r1, [sp, #12]
 8008248:	1a5b      	subs	r3, r3, r1
 800824a:	42ab      	cmp	r3, r5
 800824c:	dcf2      	bgt.n	8008234 <_printf_i+0x210>
 800824e:	e7eb      	b.n	8008228 <_printf_i+0x204>
 8008250:	2500      	movs	r5, #0
 8008252:	f104 0619 	add.w	r6, r4, #25
 8008256:	e7f5      	b.n	8008244 <_printf_i+0x220>
 8008258:	0800b110 	.word	0x0800b110
 800825c:	0800b121 	.word	0x0800b121

08008260 <std>:
 8008260:	2300      	movs	r3, #0
 8008262:	b510      	push	{r4, lr}
 8008264:	4604      	mov	r4, r0
 8008266:	e9c0 3300 	strd	r3, r3, [r0]
 800826a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800826e:	6083      	str	r3, [r0, #8]
 8008270:	8181      	strh	r1, [r0, #12]
 8008272:	6643      	str	r3, [r0, #100]	@ 0x64
 8008274:	81c2      	strh	r2, [r0, #14]
 8008276:	6183      	str	r3, [r0, #24]
 8008278:	4619      	mov	r1, r3
 800827a:	2208      	movs	r2, #8
 800827c:	305c      	adds	r0, #92	@ 0x5c
 800827e:	f000 f9bd 	bl	80085fc <memset>
 8008282:	4b0d      	ldr	r3, [pc, #52]	@ (80082b8 <std+0x58>)
 8008284:	6263      	str	r3, [r4, #36]	@ 0x24
 8008286:	4b0d      	ldr	r3, [pc, #52]	@ (80082bc <std+0x5c>)
 8008288:	62a3      	str	r3, [r4, #40]	@ 0x28
 800828a:	4b0d      	ldr	r3, [pc, #52]	@ (80082c0 <std+0x60>)
 800828c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800828e:	4b0d      	ldr	r3, [pc, #52]	@ (80082c4 <std+0x64>)
 8008290:	6323      	str	r3, [r4, #48]	@ 0x30
 8008292:	4b0d      	ldr	r3, [pc, #52]	@ (80082c8 <std+0x68>)
 8008294:	6224      	str	r4, [r4, #32]
 8008296:	429c      	cmp	r4, r3
 8008298:	d006      	beq.n	80082a8 <std+0x48>
 800829a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800829e:	4294      	cmp	r4, r2
 80082a0:	d002      	beq.n	80082a8 <std+0x48>
 80082a2:	33d0      	adds	r3, #208	@ 0xd0
 80082a4:	429c      	cmp	r4, r3
 80082a6:	d105      	bne.n	80082b4 <std+0x54>
 80082a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80082ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082b0:	f000 ba20 	b.w	80086f4 <__retarget_lock_init_recursive>
 80082b4:	bd10      	pop	{r4, pc}
 80082b6:	bf00      	nop
 80082b8:	0800844d 	.word	0x0800844d
 80082bc:	0800846f 	.word	0x0800846f
 80082c0:	080084a7 	.word	0x080084a7
 80082c4:	080084cb 	.word	0x080084cb
 80082c8:	20000984 	.word	0x20000984

080082cc <stdio_exit_handler>:
 80082cc:	4a02      	ldr	r2, [pc, #8]	@ (80082d8 <stdio_exit_handler+0xc>)
 80082ce:	4903      	ldr	r1, [pc, #12]	@ (80082dc <stdio_exit_handler+0x10>)
 80082d0:	4803      	ldr	r0, [pc, #12]	@ (80082e0 <stdio_exit_handler+0x14>)
 80082d2:	f000 b869 	b.w	80083a8 <_fwalk_sglue>
 80082d6:	bf00      	nop
 80082d8:	200000dc 	.word	0x200000dc
 80082dc:	0800a339 	.word	0x0800a339
 80082e0:	200000ec 	.word	0x200000ec

080082e4 <cleanup_stdio>:
 80082e4:	6841      	ldr	r1, [r0, #4]
 80082e6:	4b0c      	ldr	r3, [pc, #48]	@ (8008318 <cleanup_stdio+0x34>)
 80082e8:	4299      	cmp	r1, r3
 80082ea:	b510      	push	{r4, lr}
 80082ec:	4604      	mov	r4, r0
 80082ee:	d001      	beq.n	80082f4 <cleanup_stdio+0x10>
 80082f0:	f002 f822 	bl	800a338 <_fflush_r>
 80082f4:	68a1      	ldr	r1, [r4, #8]
 80082f6:	4b09      	ldr	r3, [pc, #36]	@ (800831c <cleanup_stdio+0x38>)
 80082f8:	4299      	cmp	r1, r3
 80082fa:	d002      	beq.n	8008302 <cleanup_stdio+0x1e>
 80082fc:	4620      	mov	r0, r4
 80082fe:	f002 f81b 	bl	800a338 <_fflush_r>
 8008302:	68e1      	ldr	r1, [r4, #12]
 8008304:	4b06      	ldr	r3, [pc, #24]	@ (8008320 <cleanup_stdio+0x3c>)
 8008306:	4299      	cmp	r1, r3
 8008308:	d004      	beq.n	8008314 <cleanup_stdio+0x30>
 800830a:	4620      	mov	r0, r4
 800830c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008310:	f002 b812 	b.w	800a338 <_fflush_r>
 8008314:	bd10      	pop	{r4, pc}
 8008316:	bf00      	nop
 8008318:	20000984 	.word	0x20000984
 800831c:	200009ec 	.word	0x200009ec
 8008320:	20000a54 	.word	0x20000a54

08008324 <global_stdio_init.part.0>:
 8008324:	b510      	push	{r4, lr}
 8008326:	4b0b      	ldr	r3, [pc, #44]	@ (8008354 <global_stdio_init.part.0+0x30>)
 8008328:	4c0b      	ldr	r4, [pc, #44]	@ (8008358 <global_stdio_init.part.0+0x34>)
 800832a:	4a0c      	ldr	r2, [pc, #48]	@ (800835c <global_stdio_init.part.0+0x38>)
 800832c:	601a      	str	r2, [r3, #0]
 800832e:	4620      	mov	r0, r4
 8008330:	2200      	movs	r2, #0
 8008332:	2104      	movs	r1, #4
 8008334:	f7ff ff94 	bl	8008260 <std>
 8008338:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800833c:	2201      	movs	r2, #1
 800833e:	2109      	movs	r1, #9
 8008340:	f7ff ff8e 	bl	8008260 <std>
 8008344:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008348:	2202      	movs	r2, #2
 800834a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800834e:	2112      	movs	r1, #18
 8008350:	f7ff bf86 	b.w	8008260 <std>
 8008354:	20000abc 	.word	0x20000abc
 8008358:	20000984 	.word	0x20000984
 800835c:	080082cd 	.word	0x080082cd

08008360 <__sfp_lock_acquire>:
 8008360:	4801      	ldr	r0, [pc, #4]	@ (8008368 <__sfp_lock_acquire+0x8>)
 8008362:	f000 b9c8 	b.w	80086f6 <__retarget_lock_acquire_recursive>
 8008366:	bf00      	nop
 8008368:	20000ac5 	.word	0x20000ac5

0800836c <__sfp_lock_release>:
 800836c:	4801      	ldr	r0, [pc, #4]	@ (8008374 <__sfp_lock_release+0x8>)
 800836e:	f000 b9c3 	b.w	80086f8 <__retarget_lock_release_recursive>
 8008372:	bf00      	nop
 8008374:	20000ac5 	.word	0x20000ac5

08008378 <__sinit>:
 8008378:	b510      	push	{r4, lr}
 800837a:	4604      	mov	r4, r0
 800837c:	f7ff fff0 	bl	8008360 <__sfp_lock_acquire>
 8008380:	6a23      	ldr	r3, [r4, #32]
 8008382:	b11b      	cbz	r3, 800838c <__sinit+0x14>
 8008384:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008388:	f7ff bff0 	b.w	800836c <__sfp_lock_release>
 800838c:	4b04      	ldr	r3, [pc, #16]	@ (80083a0 <__sinit+0x28>)
 800838e:	6223      	str	r3, [r4, #32]
 8008390:	4b04      	ldr	r3, [pc, #16]	@ (80083a4 <__sinit+0x2c>)
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	2b00      	cmp	r3, #0
 8008396:	d1f5      	bne.n	8008384 <__sinit+0xc>
 8008398:	f7ff ffc4 	bl	8008324 <global_stdio_init.part.0>
 800839c:	e7f2      	b.n	8008384 <__sinit+0xc>
 800839e:	bf00      	nop
 80083a0:	080082e5 	.word	0x080082e5
 80083a4:	20000abc 	.word	0x20000abc

080083a8 <_fwalk_sglue>:
 80083a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083ac:	4607      	mov	r7, r0
 80083ae:	4688      	mov	r8, r1
 80083b0:	4614      	mov	r4, r2
 80083b2:	2600      	movs	r6, #0
 80083b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80083b8:	f1b9 0901 	subs.w	r9, r9, #1
 80083bc:	d505      	bpl.n	80083ca <_fwalk_sglue+0x22>
 80083be:	6824      	ldr	r4, [r4, #0]
 80083c0:	2c00      	cmp	r4, #0
 80083c2:	d1f7      	bne.n	80083b4 <_fwalk_sglue+0xc>
 80083c4:	4630      	mov	r0, r6
 80083c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083ca:	89ab      	ldrh	r3, [r5, #12]
 80083cc:	2b01      	cmp	r3, #1
 80083ce:	d907      	bls.n	80083e0 <_fwalk_sglue+0x38>
 80083d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80083d4:	3301      	adds	r3, #1
 80083d6:	d003      	beq.n	80083e0 <_fwalk_sglue+0x38>
 80083d8:	4629      	mov	r1, r5
 80083da:	4638      	mov	r0, r7
 80083dc:	47c0      	blx	r8
 80083de:	4306      	orrs	r6, r0
 80083e0:	3568      	adds	r5, #104	@ 0x68
 80083e2:	e7e9      	b.n	80083b8 <_fwalk_sglue+0x10>

080083e4 <iprintf>:
 80083e4:	b40f      	push	{r0, r1, r2, r3}
 80083e6:	b507      	push	{r0, r1, r2, lr}
 80083e8:	4906      	ldr	r1, [pc, #24]	@ (8008404 <iprintf+0x20>)
 80083ea:	ab04      	add	r3, sp, #16
 80083ec:	6808      	ldr	r0, [r1, #0]
 80083ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80083f2:	6881      	ldr	r1, [r0, #8]
 80083f4:	9301      	str	r3, [sp, #4]
 80083f6:	f001 fe03 	bl	800a000 <_vfiprintf_r>
 80083fa:	b003      	add	sp, #12
 80083fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8008400:	b004      	add	sp, #16
 8008402:	4770      	bx	lr
 8008404:	200000e8 	.word	0x200000e8

08008408 <siprintf>:
 8008408:	b40e      	push	{r1, r2, r3}
 800840a:	b510      	push	{r4, lr}
 800840c:	b09d      	sub	sp, #116	@ 0x74
 800840e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008410:	9002      	str	r0, [sp, #8]
 8008412:	9006      	str	r0, [sp, #24]
 8008414:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008418:	480a      	ldr	r0, [pc, #40]	@ (8008444 <siprintf+0x3c>)
 800841a:	9107      	str	r1, [sp, #28]
 800841c:	9104      	str	r1, [sp, #16]
 800841e:	490a      	ldr	r1, [pc, #40]	@ (8008448 <siprintf+0x40>)
 8008420:	f853 2b04 	ldr.w	r2, [r3], #4
 8008424:	9105      	str	r1, [sp, #20]
 8008426:	2400      	movs	r4, #0
 8008428:	a902      	add	r1, sp, #8
 800842a:	6800      	ldr	r0, [r0, #0]
 800842c:	9301      	str	r3, [sp, #4]
 800842e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008430:	f001 fcc0 	bl	8009db4 <_svfiprintf_r>
 8008434:	9b02      	ldr	r3, [sp, #8]
 8008436:	701c      	strb	r4, [r3, #0]
 8008438:	b01d      	add	sp, #116	@ 0x74
 800843a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800843e:	b003      	add	sp, #12
 8008440:	4770      	bx	lr
 8008442:	bf00      	nop
 8008444:	200000e8 	.word	0x200000e8
 8008448:	ffff0208 	.word	0xffff0208

0800844c <__sread>:
 800844c:	b510      	push	{r4, lr}
 800844e:	460c      	mov	r4, r1
 8008450:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008454:	f000 f900 	bl	8008658 <_read_r>
 8008458:	2800      	cmp	r0, #0
 800845a:	bfab      	itete	ge
 800845c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800845e:	89a3      	ldrhlt	r3, [r4, #12]
 8008460:	181b      	addge	r3, r3, r0
 8008462:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008466:	bfac      	ite	ge
 8008468:	6563      	strge	r3, [r4, #84]	@ 0x54
 800846a:	81a3      	strhlt	r3, [r4, #12]
 800846c:	bd10      	pop	{r4, pc}

0800846e <__swrite>:
 800846e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008472:	461f      	mov	r7, r3
 8008474:	898b      	ldrh	r3, [r1, #12]
 8008476:	05db      	lsls	r3, r3, #23
 8008478:	4605      	mov	r5, r0
 800847a:	460c      	mov	r4, r1
 800847c:	4616      	mov	r6, r2
 800847e:	d505      	bpl.n	800848c <__swrite+0x1e>
 8008480:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008484:	2302      	movs	r3, #2
 8008486:	2200      	movs	r2, #0
 8008488:	f000 f8d4 	bl	8008634 <_lseek_r>
 800848c:	89a3      	ldrh	r3, [r4, #12]
 800848e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008492:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008496:	81a3      	strh	r3, [r4, #12]
 8008498:	4632      	mov	r2, r6
 800849a:	463b      	mov	r3, r7
 800849c:	4628      	mov	r0, r5
 800849e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80084a2:	f000 b8eb 	b.w	800867c <_write_r>

080084a6 <__sseek>:
 80084a6:	b510      	push	{r4, lr}
 80084a8:	460c      	mov	r4, r1
 80084aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084ae:	f000 f8c1 	bl	8008634 <_lseek_r>
 80084b2:	1c43      	adds	r3, r0, #1
 80084b4:	89a3      	ldrh	r3, [r4, #12]
 80084b6:	bf15      	itete	ne
 80084b8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80084ba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80084be:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80084c2:	81a3      	strheq	r3, [r4, #12]
 80084c4:	bf18      	it	ne
 80084c6:	81a3      	strhne	r3, [r4, #12]
 80084c8:	bd10      	pop	{r4, pc}

080084ca <__sclose>:
 80084ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084ce:	f000 b8a1 	b.w	8008614 <_close_r>

080084d2 <__swbuf_r>:
 80084d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084d4:	460e      	mov	r6, r1
 80084d6:	4614      	mov	r4, r2
 80084d8:	4605      	mov	r5, r0
 80084da:	b118      	cbz	r0, 80084e4 <__swbuf_r+0x12>
 80084dc:	6a03      	ldr	r3, [r0, #32]
 80084de:	b90b      	cbnz	r3, 80084e4 <__swbuf_r+0x12>
 80084e0:	f7ff ff4a 	bl	8008378 <__sinit>
 80084e4:	69a3      	ldr	r3, [r4, #24]
 80084e6:	60a3      	str	r3, [r4, #8]
 80084e8:	89a3      	ldrh	r3, [r4, #12]
 80084ea:	071a      	lsls	r2, r3, #28
 80084ec:	d501      	bpl.n	80084f2 <__swbuf_r+0x20>
 80084ee:	6923      	ldr	r3, [r4, #16]
 80084f0:	b943      	cbnz	r3, 8008504 <__swbuf_r+0x32>
 80084f2:	4621      	mov	r1, r4
 80084f4:	4628      	mov	r0, r5
 80084f6:	f000 f82b 	bl	8008550 <__swsetup_r>
 80084fa:	b118      	cbz	r0, 8008504 <__swbuf_r+0x32>
 80084fc:	f04f 37ff 	mov.w	r7, #4294967295
 8008500:	4638      	mov	r0, r7
 8008502:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008504:	6823      	ldr	r3, [r4, #0]
 8008506:	6922      	ldr	r2, [r4, #16]
 8008508:	1a98      	subs	r0, r3, r2
 800850a:	6963      	ldr	r3, [r4, #20]
 800850c:	b2f6      	uxtb	r6, r6
 800850e:	4283      	cmp	r3, r0
 8008510:	4637      	mov	r7, r6
 8008512:	dc05      	bgt.n	8008520 <__swbuf_r+0x4e>
 8008514:	4621      	mov	r1, r4
 8008516:	4628      	mov	r0, r5
 8008518:	f001 ff0e 	bl	800a338 <_fflush_r>
 800851c:	2800      	cmp	r0, #0
 800851e:	d1ed      	bne.n	80084fc <__swbuf_r+0x2a>
 8008520:	68a3      	ldr	r3, [r4, #8]
 8008522:	3b01      	subs	r3, #1
 8008524:	60a3      	str	r3, [r4, #8]
 8008526:	6823      	ldr	r3, [r4, #0]
 8008528:	1c5a      	adds	r2, r3, #1
 800852a:	6022      	str	r2, [r4, #0]
 800852c:	701e      	strb	r6, [r3, #0]
 800852e:	6962      	ldr	r2, [r4, #20]
 8008530:	1c43      	adds	r3, r0, #1
 8008532:	429a      	cmp	r2, r3
 8008534:	d004      	beq.n	8008540 <__swbuf_r+0x6e>
 8008536:	89a3      	ldrh	r3, [r4, #12]
 8008538:	07db      	lsls	r3, r3, #31
 800853a:	d5e1      	bpl.n	8008500 <__swbuf_r+0x2e>
 800853c:	2e0a      	cmp	r6, #10
 800853e:	d1df      	bne.n	8008500 <__swbuf_r+0x2e>
 8008540:	4621      	mov	r1, r4
 8008542:	4628      	mov	r0, r5
 8008544:	f001 fef8 	bl	800a338 <_fflush_r>
 8008548:	2800      	cmp	r0, #0
 800854a:	d0d9      	beq.n	8008500 <__swbuf_r+0x2e>
 800854c:	e7d6      	b.n	80084fc <__swbuf_r+0x2a>
	...

08008550 <__swsetup_r>:
 8008550:	b538      	push	{r3, r4, r5, lr}
 8008552:	4b29      	ldr	r3, [pc, #164]	@ (80085f8 <__swsetup_r+0xa8>)
 8008554:	4605      	mov	r5, r0
 8008556:	6818      	ldr	r0, [r3, #0]
 8008558:	460c      	mov	r4, r1
 800855a:	b118      	cbz	r0, 8008564 <__swsetup_r+0x14>
 800855c:	6a03      	ldr	r3, [r0, #32]
 800855e:	b90b      	cbnz	r3, 8008564 <__swsetup_r+0x14>
 8008560:	f7ff ff0a 	bl	8008378 <__sinit>
 8008564:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008568:	0719      	lsls	r1, r3, #28
 800856a:	d422      	bmi.n	80085b2 <__swsetup_r+0x62>
 800856c:	06da      	lsls	r2, r3, #27
 800856e:	d407      	bmi.n	8008580 <__swsetup_r+0x30>
 8008570:	2209      	movs	r2, #9
 8008572:	602a      	str	r2, [r5, #0]
 8008574:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008578:	81a3      	strh	r3, [r4, #12]
 800857a:	f04f 30ff 	mov.w	r0, #4294967295
 800857e:	e033      	b.n	80085e8 <__swsetup_r+0x98>
 8008580:	0758      	lsls	r0, r3, #29
 8008582:	d512      	bpl.n	80085aa <__swsetup_r+0x5a>
 8008584:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008586:	b141      	cbz	r1, 800859a <__swsetup_r+0x4a>
 8008588:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800858c:	4299      	cmp	r1, r3
 800858e:	d002      	beq.n	8008596 <__swsetup_r+0x46>
 8008590:	4628      	mov	r0, r5
 8008592:	f000 ff39 	bl	8009408 <_free_r>
 8008596:	2300      	movs	r3, #0
 8008598:	6363      	str	r3, [r4, #52]	@ 0x34
 800859a:	89a3      	ldrh	r3, [r4, #12]
 800859c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80085a0:	81a3      	strh	r3, [r4, #12]
 80085a2:	2300      	movs	r3, #0
 80085a4:	6063      	str	r3, [r4, #4]
 80085a6:	6923      	ldr	r3, [r4, #16]
 80085a8:	6023      	str	r3, [r4, #0]
 80085aa:	89a3      	ldrh	r3, [r4, #12]
 80085ac:	f043 0308 	orr.w	r3, r3, #8
 80085b0:	81a3      	strh	r3, [r4, #12]
 80085b2:	6923      	ldr	r3, [r4, #16]
 80085b4:	b94b      	cbnz	r3, 80085ca <__swsetup_r+0x7a>
 80085b6:	89a3      	ldrh	r3, [r4, #12]
 80085b8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80085bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80085c0:	d003      	beq.n	80085ca <__swsetup_r+0x7a>
 80085c2:	4621      	mov	r1, r4
 80085c4:	4628      	mov	r0, r5
 80085c6:	f001 ff17 	bl	800a3f8 <__smakebuf_r>
 80085ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085ce:	f013 0201 	ands.w	r2, r3, #1
 80085d2:	d00a      	beq.n	80085ea <__swsetup_r+0x9a>
 80085d4:	2200      	movs	r2, #0
 80085d6:	60a2      	str	r2, [r4, #8]
 80085d8:	6962      	ldr	r2, [r4, #20]
 80085da:	4252      	negs	r2, r2
 80085dc:	61a2      	str	r2, [r4, #24]
 80085de:	6922      	ldr	r2, [r4, #16]
 80085e0:	b942      	cbnz	r2, 80085f4 <__swsetup_r+0xa4>
 80085e2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80085e6:	d1c5      	bne.n	8008574 <__swsetup_r+0x24>
 80085e8:	bd38      	pop	{r3, r4, r5, pc}
 80085ea:	0799      	lsls	r1, r3, #30
 80085ec:	bf58      	it	pl
 80085ee:	6962      	ldrpl	r2, [r4, #20]
 80085f0:	60a2      	str	r2, [r4, #8]
 80085f2:	e7f4      	b.n	80085de <__swsetup_r+0x8e>
 80085f4:	2000      	movs	r0, #0
 80085f6:	e7f7      	b.n	80085e8 <__swsetup_r+0x98>
 80085f8:	200000e8 	.word	0x200000e8

080085fc <memset>:
 80085fc:	4402      	add	r2, r0
 80085fe:	4603      	mov	r3, r0
 8008600:	4293      	cmp	r3, r2
 8008602:	d100      	bne.n	8008606 <memset+0xa>
 8008604:	4770      	bx	lr
 8008606:	f803 1b01 	strb.w	r1, [r3], #1
 800860a:	e7f9      	b.n	8008600 <memset+0x4>

0800860c <_localeconv_r>:
 800860c:	4800      	ldr	r0, [pc, #0]	@ (8008610 <_localeconv_r+0x4>)
 800860e:	4770      	bx	lr
 8008610:	20000228 	.word	0x20000228

08008614 <_close_r>:
 8008614:	b538      	push	{r3, r4, r5, lr}
 8008616:	4d06      	ldr	r5, [pc, #24]	@ (8008630 <_close_r+0x1c>)
 8008618:	2300      	movs	r3, #0
 800861a:	4604      	mov	r4, r0
 800861c:	4608      	mov	r0, r1
 800861e:	602b      	str	r3, [r5, #0]
 8008620:	f7fe fffe 	bl	8007620 <_close>
 8008624:	1c43      	adds	r3, r0, #1
 8008626:	d102      	bne.n	800862e <_close_r+0x1a>
 8008628:	682b      	ldr	r3, [r5, #0]
 800862a:	b103      	cbz	r3, 800862e <_close_r+0x1a>
 800862c:	6023      	str	r3, [r4, #0]
 800862e:	bd38      	pop	{r3, r4, r5, pc}
 8008630:	20000ac0 	.word	0x20000ac0

08008634 <_lseek_r>:
 8008634:	b538      	push	{r3, r4, r5, lr}
 8008636:	4d07      	ldr	r5, [pc, #28]	@ (8008654 <_lseek_r+0x20>)
 8008638:	4604      	mov	r4, r0
 800863a:	4608      	mov	r0, r1
 800863c:	4611      	mov	r1, r2
 800863e:	2200      	movs	r2, #0
 8008640:	602a      	str	r2, [r5, #0]
 8008642:	461a      	mov	r2, r3
 8008644:	f7fe ffad 	bl	80075a2 <_lseek>
 8008648:	1c43      	adds	r3, r0, #1
 800864a:	d102      	bne.n	8008652 <_lseek_r+0x1e>
 800864c:	682b      	ldr	r3, [r5, #0]
 800864e:	b103      	cbz	r3, 8008652 <_lseek_r+0x1e>
 8008650:	6023      	str	r3, [r4, #0]
 8008652:	bd38      	pop	{r3, r4, r5, pc}
 8008654:	20000ac0 	.word	0x20000ac0

08008658 <_read_r>:
 8008658:	b538      	push	{r3, r4, r5, lr}
 800865a:	4d07      	ldr	r5, [pc, #28]	@ (8008678 <_read_r+0x20>)
 800865c:	4604      	mov	r4, r0
 800865e:	4608      	mov	r0, r1
 8008660:	4611      	mov	r1, r2
 8008662:	2200      	movs	r2, #0
 8008664:	602a      	str	r2, [r5, #0]
 8008666:	461a      	mov	r2, r3
 8008668:	f7fe ff45 	bl	80074f6 <_read>
 800866c:	1c43      	adds	r3, r0, #1
 800866e:	d102      	bne.n	8008676 <_read_r+0x1e>
 8008670:	682b      	ldr	r3, [r5, #0]
 8008672:	b103      	cbz	r3, 8008676 <_read_r+0x1e>
 8008674:	6023      	str	r3, [r4, #0]
 8008676:	bd38      	pop	{r3, r4, r5, pc}
 8008678:	20000ac0 	.word	0x20000ac0

0800867c <_write_r>:
 800867c:	b538      	push	{r3, r4, r5, lr}
 800867e:	4d07      	ldr	r5, [pc, #28]	@ (800869c <_write_r+0x20>)
 8008680:	4604      	mov	r4, r0
 8008682:	4608      	mov	r0, r1
 8008684:	4611      	mov	r1, r2
 8008686:	2200      	movs	r2, #0
 8008688:	602a      	str	r2, [r5, #0]
 800868a:	461a      	mov	r2, r3
 800868c:	f7fe ff9b 	bl	80075c6 <_write>
 8008690:	1c43      	adds	r3, r0, #1
 8008692:	d102      	bne.n	800869a <_write_r+0x1e>
 8008694:	682b      	ldr	r3, [r5, #0]
 8008696:	b103      	cbz	r3, 800869a <_write_r+0x1e>
 8008698:	6023      	str	r3, [r4, #0]
 800869a:	bd38      	pop	{r3, r4, r5, pc}
 800869c:	20000ac0 	.word	0x20000ac0

080086a0 <__errno>:
 80086a0:	4b01      	ldr	r3, [pc, #4]	@ (80086a8 <__errno+0x8>)
 80086a2:	6818      	ldr	r0, [r3, #0]
 80086a4:	4770      	bx	lr
 80086a6:	bf00      	nop
 80086a8:	200000e8 	.word	0x200000e8

080086ac <__libc_init_array>:
 80086ac:	b570      	push	{r4, r5, r6, lr}
 80086ae:	4d0d      	ldr	r5, [pc, #52]	@ (80086e4 <__libc_init_array+0x38>)
 80086b0:	4c0d      	ldr	r4, [pc, #52]	@ (80086e8 <__libc_init_array+0x3c>)
 80086b2:	1b64      	subs	r4, r4, r5
 80086b4:	10a4      	asrs	r4, r4, #2
 80086b6:	2600      	movs	r6, #0
 80086b8:	42a6      	cmp	r6, r4
 80086ba:	d109      	bne.n	80086d0 <__libc_init_array+0x24>
 80086bc:	4d0b      	ldr	r5, [pc, #44]	@ (80086ec <__libc_init_array+0x40>)
 80086be:	4c0c      	ldr	r4, [pc, #48]	@ (80086f0 <__libc_init_array+0x44>)
 80086c0:	f002 f802 	bl	800a6c8 <_init>
 80086c4:	1b64      	subs	r4, r4, r5
 80086c6:	10a4      	asrs	r4, r4, #2
 80086c8:	2600      	movs	r6, #0
 80086ca:	42a6      	cmp	r6, r4
 80086cc:	d105      	bne.n	80086da <__libc_init_array+0x2e>
 80086ce:	bd70      	pop	{r4, r5, r6, pc}
 80086d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80086d4:	4798      	blx	r3
 80086d6:	3601      	adds	r6, #1
 80086d8:	e7ee      	b.n	80086b8 <__libc_init_array+0xc>
 80086da:	f855 3b04 	ldr.w	r3, [r5], #4
 80086de:	4798      	blx	r3
 80086e0:	3601      	adds	r6, #1
 80086e2:	e7f2      	b.n	80086ca <__libc_init_array+0x1e>
 80086e4:	0800b47c 	.word	0x0800b47c
 80086e8:	0800b47c 	.word	0x0800b47c
 80086ec:	0800b47c 	.word	0x0800b47c
 80086f0:	0800b480 	.word	0x0800b480

080086f4 <__retarget_lock_init_recursive>:
 80086f4:	4770      	bx	lr

080086f6 <__retarget_lock_acquire_recursive>:
 80086f6:	4770      	bx	lr

080086f8 <__retarget_lock_release_recursive>:
 80086f8:	4770      	bx	lr

080086fa <memcpy>:
 80086fa:	440a      	add	r2, r1
 80086fc:	4291      	cmp	r1, r2
 80086fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8008702:	d100      	bne.n	8008706 <memcpy+0xc>
 8008704:	4770      	bx	lr
 8008706:	b510      	push	{r4, lr}
 8008708:	f811 4b01 	ldrb.w	r4, [r1], #1
 800870c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008710:	4291      	cmp	r1, r2
 8008712:	d1f9      	bne.n	8008708 <memcpy+0xe>
 8008714:	bd10      	pop	{r4, pc}
	...

08008718 <__assert_func>:
 8008718:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800871a:	4614      	mov	r4, r2
 800871c:	461a      	mov	r2, r3
 800871e:	4b09      	ldr	r3, [pc, #36]	@ (8008744 <__assert_func+0x2c>)
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	4605      	mov	r5, r0
 8008724:	68d8      	ldr	r0, [r3, #12]
 8008726:	b14c      	cbz	r4, 800873c <__assert_func+0x24>
 8008728:	4b07      	ldr	r3, [pc, #28]	@ (8008748 <__assert_func+0x30>)
 800872a:	9100      	str	r1, [sp, #0]
 800872c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008730:	4906      	ldr	r1, [pc, #24]	@ (800874c <__assert_func+0x34>)
 8008732:	462b      	mov	r3, r5
 8008734:	f001 fe28 	bl	800a388 <fiprintf>
 8008738:	f001 fee6 	bl	800a508 <abort>
 800873c:	4b04      	ldr	r3, [pc, #16]	@ (8008750 <__assert_func+0x38>)
 800873e:	461c      	mov	r4, r3
 8008740:	e7f3      	b.n	800872a <__assert_func+0x12>
 8008742:	bf00      	nop
 8008744:	200000e8 	.word	0x200000e8
 8008748:	0800b132 	.word	0x0800b132
 800874c:	0800b13f 	.word	0x0800b13f
 8008750:	0800b16d 	.word	0x0800b16d

08008754 <quorem>:
 8008754:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008758:	6903      	ldr	r3, [r0, #16]
 800875a:	690c      	ldr	r4, [r1, #16]
 800875c:	42a3      	cmp	r3, r4
 800875e:	4607      	mov	r7, r0
 8008760:	db7e      	blt.n	8008860 <quorem+0x10c>
 8008762:	3c01      	subs	r4, #1
 8008764:	f101 0814 	add.w	r8, r1, #20
 8008768:	00a3      	lsls	r3, r4, #2
 800876a:	f100 0514 	add.w	r5, r0, #20
 800876e:	9300      	str	r3, [sp, #0]
 8008770:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008774:	9301      	str	r3, [sp, #4]
 8008776:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800877a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800877e:	3301      	adds	r3, #1
 8008780:	429a      	cmp	r2, r3
 8008782:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008786:	fbb2 f6f3 	udiv	r6, r2, r3
 800878a:	d32e      	bcc.n	80087ea <quorem+0x96>
 800878c:	f04f 0a00 	mov.w	sl, #0
 8008790:	46c4      	mov	ip, r8
 8008792:	46ae      	mov	lr, r5
 8008794:	46d3      	mov	fp, sl
 8008796:	f85c 3b04 	ldr.w	r3, [ip], #4
 800879a:	b298      	uxth	r0, r3
 800879c:	fb06 a000 	mla	r0, r6, r0, sl
 80087a0:	0c02      	lsrs	r2, r0, #16
 80087a2:	0c1b      	lsrs	r3, r3, #16
 80087a4:	fb06 2303 	mla	r3, r6, r3, r2
 80087a8:	f8de 2000 	ldr.w	r2, [lr]
 80087ac:	b280      	uxth	r0, r0
 80087ae:	b292      	uxth	r2, r2
 80087b0:	1a12      	subs	r2, r2, r0
 80087b2:	445a      	add	r2, fp
 80087b4:	f8de 0000 	ldr.w	r0, [lr]
 80087b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80087bc:	b29b      	uxth	r3, r3
 80087be:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80087c2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80087c6:	b292      	uxth	r2, r2
 80087c8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80087cc:	45e1      	cmp	r9, ip
 80087ce:	f84e 2b04 	str.w	r2, [lr], #4
 80087d2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80087d6:	d2de      	bcs.n	8008796 <quorem+0x42>
 80087d8:	9b00      	ldr	r3, [sp, #0]
 80087da:	58eb      	ldr	r3, [r5, r3]
 80087dc:	b92b      	cbnz	r3, 80087ea <quorem+0x96>
 80087de:	9b01      	ldr	r3, [sp, #4]
 80087e0:	3b04      	subs	r3, #4
 80087e2:	429d      	cmp	r5, r3
 80087e4:	461a      	mov	r2, r3
 80087e6:	d32f      	bcc.n	8008848 <quorem+0xf4>
 80087e8:	613c      	str	r4, [r7, #16]
 80087ea:	4638      	mov	r0, r7
 80087ec:	f001 f97e 	bl	8009aec <__mcmp>
 80087f0:	2800      	cmp	r0, #0
 80087f2:	db25      	blt.n	8008840 <quorem+0xec>
 80087f4:	4629      	mov	r1, r5
 80087f6:	2000      	movs	r0, #0
 80087f8:	f858 2b04 	ldr.w	r2, [r8], #4
 80087fc:	f8d1 c000 	ldr.w	ip, [r1]
 8008800:	fa1f fe82 	uxth.w	lr, r2
 8008804:	fa1f f38c 	uxth.w	r3, ip
 8008808:	eba3 030e 	sub.w	r3, r3, lr
 800880c:	4403      	add	r3, r0
 800880e:	0c12      	lsrs	r2, r2, #16
 8008810:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008814:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008818:	b29b      	uxth	r3, r3
 800881a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800881e:	45c1      	cmp	r9, r8
 8008820:	f841 3b04 	str.w	r3, [r1], #4
 8008824:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008828:	d2e6      	bcs.n	80087f8 <quorem+0xa4>
 800882a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800882e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008832:	b922      	cbnz	r2, 800883e <quorem+0xea>
 8008834:	3b04      	subs	r3, #4
 8008836:	429d      	cmp	r5, r3
 8008838:	461a      	mov	r2, r3
 800883a:	d30b      	bcc.n	8008854 <quorem+0x100>
 800883c:	613c      	str	r4, [r7, #16]
 800883e:	3601      	adds	r6, #1
 8008840:	4630      	mov	r0, r6
 8008842:	b003      	add	sp, #12
 8008844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008848:	6812      	ldr	r2, [r2, #0]
 800884a:	3b04      	subs	r3, #4
 800884c:	2a00      	cmp	r2, #0
 800884e:	d1cb      	bne.n	80087e8 <quorem+0x94>
 8008850:	3c01      	subs	r4, #1
 8008852:	e7c6      	b.n	80087e2 <quorem+0x8e>
 8008854:	6812      	ldr	r2, [r2, #0]
 8008856:	3b04      	subs	r3, #4
 8008858:	2a00      	cmp	r2, #0
 800885a:	d1ef      	bne.n	800883c <quorem+0xe8>
 800885c:	3c01      	subs	r4, #1
 800885e:	e7ea      	b.n	8008836 <quorem+0xe2>
 8008860:	2000      	movs	r0, #0
 8008862:	e7ee      	b.n	8008842 <quorem+0xee>
 8008864:	0000      	movs	r0, r0
	...

08008868 <_dtoa_r>:
 8008868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800886c:	69c7      	ldr	r7, [r0, #28]
 800886e:	b097      	sub	sp, #92	@ 0x5c
 8008870:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008874:	ec55 4b10 	vmov	r4, r5, d0
 8008878:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800887a:	9107      	str	r1, [sp, #28]
 800887c:	4681      	mov	r9, r0
 800887e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008880:	9311      	str	r3, [sp, #68]	@ 0x44
 8008882:	b97f      	cbnz	r7, 80088a4 <_dtoa_r+0x3c>
 8008884:	2010      	movs	r0, #16
 8008886:	f000 fe09 	bl	800949c <malloc>
 800888a:	4602      	mov	r2, r0
 800888c:	f8c9 001c 	str.w	r0, [r9, #28]
 8008890:	b920      	cbnz	r0, 800889c <_dtoa_r+0x34>
 8008892:	4ba9      	ldr	r3, [pc, #676]	@ (8008b38 <_dtoa_r+0x2d0>)
 8008894:	21ef      	movs	r1, #239	@ 0xef
 8008896:	48a9      	ldr	r0, [pc, #676]	@ (8008b3c <_dtoa_r+0x2d4>)
 8008898:	f7ff ff3e 	bl	8008718 <__assert_func>
 800889c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80088a0:	6007      	str	r7, [r0, #0]
 80088a2:	60c7      	str	r7, [r0, #12]
 80088a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80088a8:	6819      	ldr	r1, [r3, #0]
 80088aa:	b159      	cbz	r1, 80088c4 <_dtoa_r+0x5c>
 80088ac:	685a      	ldr	r2, [r3, #4]
 80088ae:	604a      	str	r2, [r1, #4]
 80088b0:	2301      	movs	r3, #1
 80088b2:	4093      	lsls	r3, r2
 80088b4:	608b      	str	r3, [r1, #8]
 80088b6:	4648      	mov	r0, r9
 80088b8:	f000 fee6 	bl	8009688 <_Bfree>
 80088bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80088c0:	2200      	movs	r2, #0
 80088c2:	601a      	str	r2, [r3, #0]
 80088c4:	1e2b      	subs	r3, r5, #0
 80088c6:	bfb9      	ittee	lt
 80088c8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80088cc:	9305      	strlt	r3, [sp, #20]
 80088ce:	2300      	movge	r3, #0
 80088d0:	6033      	strge	r3, [r6, #0]
 80088d2:	9f05      	ldr	r7, [sp, #20]
 80088d4:	4b9a      	ldr	r3, [pc, #616]	@ (8008b40 <_dtoa_r+0x2d8>)
 80088d6:	bfbc      	itt	lt
 80088d8:	2201      	movlt	r2, #1
 80088da:	6032      	strlt	r2, [r6, #0]
 80088dc:	43bb      	bics	r3, r7
 80088de:	d112      	bne.n	8008906 <_dtoa_r+0x9e>
 80088e0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80088e2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80088e6:	6013      	str	r3, [r2, #0]
 80088e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80088ec:	4323      	orrs	r3, r4
 80088ee:	f000 855a 	beq.w	80093a6 <_dtoa_r+0xb3e>
 80088f2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80088f4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008b54 <_dtoa_r+0x2ec>
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	f000 855c 	beq.w	80093b6 <_dtoa_r+0xb4e>
 80088fe:	f10a 0303 	add.w	r3, sl, #3
 8008902:	f000 bd56 	b.w	80093b2 <_dtoa_r+0xb4a>
 8008906:	ed9d 7b04 	vldr	d7, [sp, #16]
 800890a:	2200      	movs	r2, #0
 800890c:	ec51 0b17 	vmov	r0, r1, d7
 8008910:	2300      	movs	r3, #0
 8008912:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008916:	f7f8 f8ef 	bl	8000af8 <__aeabi_dcmpeq>
 800891a:	4680      	mov	r8, r0
 800891c:	b158      	cbz	r0, 8008936 <_dtoa_r+0xce>
 800891e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008920:	2301      	movs	r3, #1
 8008922:	6013      	str	r3, [r2, #0]
 8008924:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008926:	b113      	cbz	r3, 800892e <_dtoa_r+0xc6>
 8008928:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800892a:	4b86      	ldr	r3, [pc, #536]	@ (8008b44 <_dtoa_r+0x2dc>)
 800892c:	6013      	str	r3, [r2, #0]
 800892e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008b58 <_dtoa_r+0x2f0>
 8008932:	f000 bd40 	b.w	80093b6 <_dtoa_r+0xb4e>
 8008936:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800893a:	aa14      	add	r2, sp, #80	@ 0x50
 800893c:	a915      	add	r1, sp, #84	@ 0x54
 800893e:	4648      	mov	r0, r9
 8008940:	f001 f984 	bl	8009c4c <__d2b>
 8008944:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008948:	9002      	str	r0, [sp, #8]
 800894a:	2e00      	cmp	r6, #0
 800894c:	d078      	beq.n	8008a40 <_dtoa_r+0x1d8>
 800894e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008950:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008954:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008958:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800895c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008960:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008964:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008968:	4619      	mov	r1, r3
 800896a:	2200      	movs	r2, #0
 800896c:	4b76      	ldr	r3, [pc, #472]	@ (8008b48 <_dtoa_r+0x2e0>)
 800896e:	f7f7 fca3 	bl	80002b8 <__aeabi_dsub>
 8008972:	a36b      	add	r3, pc, #428	@ (adr r3, 8008b20 <_dtoa_r+0x2b8>)
 8008974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008978:	f7f7 fe56 	bl	8000628 <__aeabi_dmul>
 800897c:	a36a      	add	r3, pc, #424	@ (adr r3, 8008b28 <_dtoa_r+0x2c0>)
 800897e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008982:	f7f7 fc9b 	bl	80002bc <__adddf3>
 8008986:	4604      	mov	r4, r0
 8008988:	4630      	mov	r0, r6
 800898a:	460d      	mov	r5, r1
 800898c:	f7f7 fde2 	bl	8000554 <__aeabi_i2d>
 8008990:	a367      	add	r3, pc, #412	@ (adr r3, 8008b30 <_dtoa_r+0x2c8>)
 8008992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008996:	f7f7 fe47 	bl	8000628 <__aeabi_dmul>
 800899a:	4602      	mov	r2, r0
 800899c:	460b      	mov	r3, r1
 800899e:	4620      	mov	r0, r4
 80089a0:	4629      	mov	r1, r5
 80089a2:	f7f7 fc8b 	bl	80002bc <__adddf3>
 80089a6:	4604      	mov	r4, r0
 80089a8:	460d      	mov	r5, r1
 80089aa:	f7f8 f8ed 	bl	8000b88 <__aeabi_d2iz>
 80089ae:	2200      	movs	r2, #0
 80089b0:	4607      	mov	r7, r0
 80089b2:	2300      	movs	r3, #0
 80089b4:	4620      	mov	r0, r4
 80089b6:	4629      	mov	r1, r5
 80089b8:	f7f8 f8a8 	bl	8000b0c <__aeabi_dcmplt>
 80089bc:	b140      	cbz	r0, 80089d0 <_dtoa_r+0x168>
 80089be:	4638      	mov	r0, r7
 80089c0:	f7f7 fdc8 	bl	8000554 <__aeabi_i2d>
 80089c4:	4622      	mov	r2, r4
 80089c6:	462b      	mov	r3, r5
 80089c8:	f7f8 f896 	bl	8000af8 <__aeabi_dcmpeq>
 80089cc:	b900      	cbnz	r0, 80089d0 <_dtoa_r+0x168>
 80089ce:	3f01      	subs	r7, #1
 80089d0:	2f16      	cmp	r7, #22
 80089d2:	d852      	bhi.n	8008a7a <_dtoa_r+0x212>
 80089d4:	4b5d      	ldr	r3, [pc, #372]	@ (8008b4c <_dtoa_r+0x2e4>)
 80089d6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80089da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80089e2:	f7f8 f893 	bl	8000b0c <__aeabi_dcmplt>
 80089e6:	2800      	cmp	r0, #0
 80089e8:	d049      	beq.n	8008a7e <_dtoa_r+0x216>
 80089ea:	3f01      	subs	r7, #1
 80089ec:	2300      	movs	r3, #0
 80089ee:	9310      	str	r3, [sp, #64]	@ 0x40
 80089f0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80089f2:	1b9b      	subs	r3, r3, r6
 80089f4:	1e5a      	subs	r2, r3, #1
 80089f6:	bf45      	ittet	mi
 80089f8:	f1c3 0301 	rsbmi	r3, r3, #1
 80089fc:	9300      	strmi	r3, [sp, #0]
 80089fe:	2300      	movpl	r3, #0
 8008a00:	2300      	movmi	r3, #0
 8008a02:	9206      	str	r2, [sp, #24]
 8008a04:	bf54      	ite	pl
 8008a06:	9300      	strpl	r3, [sp, #0]
 8008a08:	9306      	strmi	r3, [sp, #24]
 8008a0a:	2f00      	cmp	r7, #0
 8008a0c:	db39      	blt.n	8008a82 <_dtoa_r+0x21a>
 8008a0e:	9b06      	ldr	r3, [sp, #24]
 8008a10:	970d      	str	r7, [sp, #52]	@ 0x34
 8008a12:	443b      	add	r3, r7
 8008a14:	9306      	str	r3, [sp, #24]
 8008a16:	2300      	movs	r3, #0
 8008a18:	9308      	str	r3, [sp, #32]
 8008a1a:	9b07      	ldr	r3, [sp, #28]
 8008a1c:	2b09      	cmp	r3, #9
 8008a1e:	d863      	bhi.n	8008ae8 <_dtoa_r+0x280>
 8008a20:	2b05      	cmp	r3, #5
 8008a22:	bfc4      	itt	gt
 8008a24:	3b04      	subgt	r3, #4
 8008a26:	9307      	strgt	r3, [sp, #28]
 8008a28:	9b07      	ldr	r3, [sp, #28]
 8008a2a:	f1a3 0302 	sub.w	r3, r3, #2
 8008a2e:	bfcc      	ite	gt
 8008a30:	2400      	movgt	r4, #0
 8008a32:	2401      	movle	r4, #1
 8008a34:	2b03      	cmp	r3, #3
 8008a36:	d863      	bhi.n	8008b00 <_dtoa_r+0x298>
 8008a38:	e8df f003 	tbb	[pc, r3]
 8008a3c:	2b375452 	.word	0x2b375452
 8008a40:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008a44:	441e      	add	r6, r3
 8008a46:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008a4a:	2b20      	cmp	r3, #32
 8008a4c:	bfc1      	itttt	gt
 8008a4e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008a52:	409f      	lslgt	r7, r3
 8008a54:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008a58:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008a5c:	bfd6      	itet	le
 8008a5e:	f1c3 0320 	rsble	r3, r3, #32
 8008a62:	ea47 0003 	orrgt.w	r0, r7, r3
 8008a66:	fa04 f003 	lslle.w	r0, r4, r3
 8008a6a:	f7f7 fd63 	bl	8000534 <__aeabi_ui2d>
 8008a6e:	2201      	movs	r2, #1
 8008a70:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008a74:	3e01      	subs	r6, #1
 8008a76:	9212      	str	r2, [sp, #72]	@ 0x48
 8008a78:	e776      	b.n	8008968 <_dtoa_r+0x100>
 8008a7a:	2301      	movs	r3, #1
 8008a7c:	e7b7      	b.n	80089ee <_dtoa_r+0x186>
 8008a7e:	9010      	str	r0, [sp, #64]	@ 0x40
 8008a80:	e7b6      	b.n	80089f0 <_dtoa_r+0x188>
 8008a82:	9b00      	ldr	r3, [sp, #0]
 8008a84:	1bdb      	subs	r3, r3, r7
 8008a86:	9300      	str	r3, [sp, #0]
 8008a88:	427b      	negs	r3, r7
 8008a8a:	9308      	str	r3, [sp, #32]
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008a90:	e7c3      	b.n	8008a1a <_dtoa_r+0x1b2>
 8008a92:	2301      	movs	r3, #1
 8008a94:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a96:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008a98:	eb07 0b03 	add.w	fp, r7, r3
 8008a9c:	f10b 0301 	add.w	r3, fp, #1
 8008aa0:	2b01      	cmp	r3, #1
 8008aa2:	9303      	str	r3, [sp, #12]
 8008aa4:	bfb8      	it	lt
 8008aa6:	2301      	movlt	r3, #1
 8008aa8:	e006      	b.n	8008ab8 <_dtoa_r+0x250>
 8008aaa:	2301      	movs	r3, #1
 8008aac:	9309      	str	r3, [sp, #36]	@ 0x24
 8008aae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	dd28      	ble.n	8008b06 <_dtoa_r+0x29e>
 8008ab4:	469b      	mov	fp, r3
 8008ab6:	9303      	str	r3, [sp, #12]
 8008ab8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008abc:	2100      	movs	r1, #0
 8008abe:	2204      	movs	r2, #4
 8008ac0:	f102 0514 	add.w	r5, r2, #20
 8008ac4:	429d      	cmp	r5, r3
 8008ac6:	d926      	bls.n	8008b16 <_dtoa_r+0x2ae>
 8008ac8:	6041      	str	r1, [r0, #4]
 8008aca:	4648      	mov	r0, r9
 8008acc:	f000 fd9c 	bl	8009608 <_Balloc>
 8008ad0:	4682      	mov	sl, r0
 8008ad2:	2800      	cmp	r0, #0
 8008ad4:	d142      	bne.n	8008b5c <_dtoa_r+0x2f4>
 8008ad6:	4b1e      	ldr	r3, [pc, #120]	@ (8008b50 <_dtoa_r+0x2e8>)
 8008ad8:	4602      	mov	r2, r0
 8008ada:	f240 11af 	movw	r1, #431	@ 0x1af
 8008ade:	e6da      	b.n	8008896 <_dtoa_r+0x2e>
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	e7e3      	b.n	8008aac <_dtoa_r+0x244>
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	e7d5      	b.n	8008a94 <_dtoa_r+0x22c>
 8008ae8:	2401      	movs	r4, #1
 8008aea:	2300      	movs	r3, #0
 8008aec:	9307      	str	r3, [sp, #28]
 8008aee:	9409      	str	r4, [sp, #36]	@ 0x24
 8008af0:	f04f 3bff 	mov.w	fp, #4294967295
 8008af4:	2200      	movs	r2, #0
 8008af6:	f8cd b00c 	str.w	fp, [sp, #12]
 8008afa:	2312      	movs	r3, #18
 8008afc:	920c      	str	r2, [sp, #48]	@ 0x30
 8008afe:	e7db      	b.n	8008ab8 <_dtoa_r+0x250>
 8008b00:	2301      	movs	r3, #1
 8008b02:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b04:	e7f4      	b.n	8008af0 <_dtoa_r+0x288>
 8008b06:	f04f 0b01 	mov.w	fp, #1
 8008b0a:	f8cd b00c 	str.w	fp, [sp, #12]
 8008b0e:	465b      	mov	r3, fp
 8008b10:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008b14:	e7d0      	b.n	8008ab8 <_dtoa_r+0x250>
 8008b16:	3101      	adds	r1, #1
 8008b18:	0052      	lsls	r2, r2, #1
 8008b1a:	e7d1      	b.n	8008ac0 <_dtoa_r+0x258>
 8008b1c:	f3af 8000 	nop.w
 8008b20:	636f4361 	.word	0x636f4361
 8008b24:	3fd287a7 	.word	0x3fd287a7
 8008b28:	8b60c8b3 	.word	0x8b60c8b3
 8008b2c:	3fc68a28 	.word	0x3fc68a28
 8008b30:	509f79fb 	.word	0x509f79fb
 8008b34:	3fd34413 	.word	0x3fd34413
 8008b38:	0800b17b 	.word	0x0800b17b
 8008b3c:	0800b192 	.word	0x0800b192
 8008b40:	7ff00000 	.word	0x7ff00000
 8008b44:	0800b10f 	.word	0x0800b10f
 8008b48:	3ff80000 	.word	0x3ff80000
 8008b4c:	0800b2a8 	.word	0x0800b2a8
 8008b50:	0800b1ea 	.word	0x0800b1ea
 8008b54:	0800b177 	.word	0x0800b177
 8008b58:	0800b10e 	.word	0x0800b10e
 8008b5c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008b60:	6018      	str	r0, [r3, #0]
 8008b62:	9b03      	ldr	r3, [sp, #12]
 8008b64:	2b0e      	cmp	r3, #14
 8008b66:	f200 80a1 	bhi.w	8008cac <_dtoa_r+0x444>
 8008b6a:	2c00      	cmp	r4, #0
 8008b6c:	f000 809e 	beq.w	8008cac <_dtoa_r+0x444>
 8008b70:	2f00      	cmp	r7, #0
 8008b72:	dd33      	ble.n	8008bdc <_dtoa_r+0x374>
 8008b74:	4b9c      	ldr	r3, [pc, #624]	@ (8008de8 <_dtoa_r+0x580>)
 8008b76:	f007 020f 	and.w	r2, r7, #15
 8008b7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b7e:	ed93 7b00 	vldr	d7, [r3]
 8008b82:	05f8      	lsls	r0, r7, #23
 8008b84:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008b88:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008b8c:	d516      	bpl.n	8008bbc <_dtoa_r+0x354>
 8008b8e:	4b97      	ldr	r3, [pc, #604]	@ (8008dec <_dtoa_r+0x584>)
 8008b90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008b94:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008b98:	f7f7 fe70 	bl	800087c <__aeabi_ddiv>
 8008b9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008ba0:	f004 040f 	and.w	r4, r4, #15
 8008ba4:	2603      	movs	r6, #3
 8008ba6:	4d91      	ldr	r5, [pc, #580]	@ (8008dec <_dtoa_r+0x584>)
 8008ba8:	b954      	cbnz	r4, 8008bc0 <_dtoa_r+0x358>
 8008baa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008bae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008bb2:	f7f7 fe63 	bl	800087c <__aeabi_ddiv>
 8008bb6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008bba:	e028      	b.n	8008c0e <_dtoa_r+0x3a6>
 8008bbc:	2602      	movs	r6, #2
 8008bbe:	e7f2      	b.n	8008ba6 <_dtoa_r+0x33e>
 8008bc0:	07e1      	lsls	r1, r4, #31
 8008bc2:	d508      	bpl.n	8008bd6 <_dtoa_r+0x36e>
 8008bc4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008bc8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008bcc:	f7f7 fd2c 	bl	8000628 <__aeabi_dmul>
 8008bd0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008bd4:	3601      	adds	r6, #1
 8008bd6:	1064      	asrs	r4, r4, #1
 8008bd8:	3508      	adds	r5, #8
 8008bda:	e7e5      	b.n	8008ba8 <_dtoa_r+0x340>
 8008bdc:	f000 80af 	beq.w	8008d3e <_dtoa_r+0x4d6>
 8008be0:	427c      	negs	r4, r7
 8008be2:	4b81      	ldr	r3, [pc, #516]	@ (8008de8 <_dtoa_r+0x580>)
 8008be4:	4d81      	ldr	r5, [pc, #516]	@ (8008dec <_dtoa_r+0x584>)
 8008be6:	f004 020f 	and.w	r2, r4, #15
 8008bea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bf2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008bf6:	f7f7 fd17 	bl	8000628 <__aeabi_dmul>
 8008bfa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008bfe:	1124      	asrs	r4, r4, #4
 8008c00:	2300      	movs	r3, #0
 8008c02:	2602      	movs	r6, #2
 8008c04:	2c00      	cmp	r4, #0
 8008c06:	f040 808f 	bne.w	8008d28 <_dtoa_r+0x4c0>
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d1d3      	bne.n	8008bb6 <_dtoa_r+0x34e>
 8008c0e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008c10:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	f000 8094 	beq.w	8008d42 <_dtoa_r+0x4da>
 8008c1a:	4b75      	ldr	r3, [pc, #468]	@ (8008df0 <_dtoa_r+0x588>)
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	4620      	mov	r0, r4
 8008c20:	4629      	mov	r1, r5
 8008c22:	f7f7 ff73 	bl	8000b0c <__aeabi_dcmplt>
 8008c26:	2800      	cmp	r0, #0
 8008c28:	f000 808b 	beq.w	8008d42 <_dtoa_r+0x4da>
 8008c2c:	9b03      	ldr	r3, [sp, #12]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	f000 8087 	beq.w	8008d42 <_dtoa_r+0x4da>
 8008c34:	f1bb 0f00 	cmp.w	fp, #0
 8008c38:	dd34      	ble.n	8008ca4 <_dtoa_r+0x43c>
 8008c3a:	4620      	mov	r0, r4
 8008c3c:	4b6d      	ldr	r3, [pc, #436]	@ (8008df4 <_dtoa_r+0x58c>)
 8008c3e:	2200      	movs	r2, #0
 8008c40:	4629      	mov	r1, r5
 8008c42:	f7f7 fcf1 	bl	8000628 <__aeabi_dmul>
 8008c46:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008c4a:	f107 38ff 	add.w	r8, r7, #4294967295
 8008c4e:	3601      	adds	r6, #1
 8008c50:	465c      	mov	r4, fp
 8008c52:	4630      	mov	r0, r6
 8008c54:	f7f7 fc7e 	bl	8000554 <__aeabi_i2d>
 8008c58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c5c:	f7f7 fce4 	bl	8000628 <__aeabi_dmul>
 8008c60:	4b65      	ldr	r3, [pc, #404]	@ (8008df8 <_dtoa_r+0x590>)
 8008c62:	2200      	movs	r2, #0
 8008c64:	f7f7 fb2a 	bl	80002bc <__adddf3>
 8008c68:	4605      	mov	r5, r0
 8008c6a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008c6e:	2c00      	cmp	r4, #0
 8008c70:	d16a      	bne.n	8008d48 <_dtoa_r+0x4e0>
 8008c72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c76:	4b61      	ldr	r3, [pc, #388]	@ (8008dfc <_dtoa_r+0x594>)
 8008c78:	2200      	movs	r2, #0
 8008c7a:	f7f7 fb1d 	bl	80002b8 <__aeabi_dsub>
 8008c7e:	4602      	mov	r2, r0
 8008c80:	460b      	mov	r3, r1
 8008c82:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008c86:	462a      	mov	r2, r5
 8008c88:	4633      	mov	r3, r6
 8008c8a:	f7f7 ff5d 	bl	8000b48 <__aeabi_dcmpgt>
 8008c8e:	2800      	cmp	r0, #0
 8008c90:	f040 8298 	bne.w	80091c4 <_dtoa_r+0x95c>
 8008c94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008c98:	462a      	mov	r2, r5
 8008c9a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008c9e:	f7f7 ff35 	bl	8000b0c <__aeabi_dcmplt>
 8008ca2:	bb38      	cbnz	r0, 8008cf4 <_dtoa_r+0x48c>
 8008ca4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008ca8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008cac:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	f2c0 8157 	blt.w	8008f62 <_dtoa_r+0x6fa>
 8008cb4:	2f0e      	cmp	r7, #14
 8008cb6:	f300 8154 	bgt.w	8008f62 <_dtoa_r+0x6fa>
 8008cba:	4b4b      	ldr	r3, [pc, #300]	@ (8008de8 <_dtoa_r+0x580>)
 8008cbc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008cc0:	ed93 7b00 	vldr	d7, [r3]
 8008cc4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	ed8d 7b00 	vstr	d7, [sp]
 8008ccc:	f280 80e5 	bge.w	8008e9a <_dtoa_r+0x632>
 8008cd0:	9b03      	ldr	r3, [sp, #12]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	f300 80e1 	bgt.w	8008e9a <_dtoa_r+0x632>
 8008cd8:	d10c      	bne.n	8008cf4 <_dtoa_r+0x48c>
 8008cda:	4b48      	ldr	r3, [pc, #288]	@ (8008dfc <_dtoa_r+0x594>)
 8008cdc:	2200      	movs	r2, #0
 8008cde:	ec51 0b17 	vmov	r0, r1, d7
 8008ce2:	f7f7 fca1 	bl	8000628 <__aeabi_dmul>
 8008ce6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008cea:	f7f7 ff23 	bl	8000b34 <__aeabi_dcmpge>
 8008cee:	2800      	cmp	r0, #0
 8008cf0:	f000 8266 	beq.w	80091c0 <_dtoa_r+0x958>
 8008cf4:	2400      	movs	r4, #0
 8008cf6:	4625      	mov	r5, r4
 8008cf8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008cfa:	4656      	mov	r6, sl
 8008cfc:	ea6f 0803 	mvn.w	r8, r3
 8008d00:	2700      	movs	r7, #0
 8008d02:	4621      	mov	r1, r4
 8008d04:	4648      	mov	r0, r9
 8008d06:	f000 fcbf 	bl	8009688 <_Bfree>
 8008d0a:	2d00      	cmp	r5, #0
 8008d0c:	f000 80bd 	beq.w	8008e8a <_dtoa_r+0x622>
 8008d10:	b12f      	cbz	r7, 8008d1e <_dtoa_r+0x4b6>
 8008d12:	42af      	cmp	r7, r5
 8008d14:	d003      	beq.n	8008d1e <_dtoa_r+0x4b6>
 8008d16:	4639      	mov	r1, r7
 8008d18:	4648      	mov	r0, r9
 8008d1a:	f000 fcb5 	bl	8009688 <_Bfree>
 8008d1e:	4629      	mov	r1, r5
 8008d20:	4648      	mov	r0, r9
 8008d22:	f000 fcb1 	bl	8009688 <_Bfree>
 8008d26:	e0b0      	b.n	8008e8a <_dtoa_r+0x622>
 8008d28:	07e2      	lsls	r2, r4, #31
 8008d2a:	d505      	bpl.n	8008d38 <_dtoa_r+0x4d0>
 8008d2c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008d30:	f7f7 fc7a 	bl	8000628 <__aeabi_dmul>
 8008d34:	3601      	adds	r6, #1
 8008d36:	2301      	movs	r3, #1
 8008d38:	1064      	asrs	r4, r4, #1
 8008d3a:	3508      	adds	r5, #8
 8008d3c:	e762      	b.n	8008c04 <_dtoa_r+0x39c>
 8008d3e:	2602      	movs	r6, #2
 8008d40:	e765      	b.n	8008c0e <_dtoa_r+0x3a6>
 8008d42:	9c03      	ldr	r4, [sp, #12]
 8008d44:	46b8      	mov	r8, r7
 8008d46:	e784      	b.n	8008c52 <_dtoa_r+0x3ea>
 8008d48:	4b27      	ldr	r3, [pc, #156]	@ (8008de8 <_dtoa_r+0x580>)
 8008d4a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008d4c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008d50:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008d54:	4454      	add	r4, sl
 8008d56:	2900      	cmp	r1, #0
 8008d58:	d054      	beq.n	8008e04 <_dtoa_r+0x59c>
 8008d5a:	4929      	ldr	r1, [pc, #164]	@ (8008e00 <_dtoa_r+0x598>)
 8008d5c:	2000      	movs	r0, #0
 8008d5e:	f7f7 fd8d 	bl	800087c <__aeabi_ddiv>
 8008d62:	4633      	mov	r3, r6
 8008d64:	462a      	mov	r2, r5
 8008d66:	f7f7 faa7 	bl	80002b8 <__aeabi_dsub>
 8008d6a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008d6e:	4656      	mov	r6, sl
 8008d70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008d74:	f7f7 ff08 	bl	8000b88 <__aeabi_d2iz>
 8008d78:	4605      	mov	r5, r0
 8008d7a:	f7f7 fbeb 	bl	8000554 <__aeabi_i2d>
 8008d7e:	4602      	mov	r2, r0
 8008d80:	460b      	mov	r3, r1
 8008d82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008d86:	f7f7 fa97 	bl	80002b8 <__aeabi_dsub>
 8008d8a:	3530      	adds	r5, #48	@ 0x30
 8008d8c:	4602      	mov	r2, r0
 8008d8e:	460b      	mov	r3, r1
 8008d90:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008d94:	f806 5b01 	strb.w	r5, [r6], #1
 8008d98:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008d9c:	f7f7 feb6 	bl	8000b0c <__aeabi_dcmplt>
 8008da0:	2800      	cmp	r0, #0
 8008da2:	d172      	bne.n	8008e8a <_dtoa_r+0x622>
 8008da4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008da8:	4911      	ldr	r1, [pc, #68]	@ (8008df0 <_dtoa_r+0x588>)
 8008daa:	2000      	movs	r0, #0
 8008dac:	f7f7 fa84 	bl	80002b8 <__aeabi_dsub>
 8008db0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008db4:	f7f7 feaa 	bl	8000b0c <__aeabi_dcmplt>
 8008db8:	2800      	cmp	r0, #0
 8008dba:	f040 80b4 	bne.w	8008f26 <_dtoa_r+0x6be>
 8008dbe:	42a6      	cmp	r6, r4
 8008dc0:	f43f af70 	beq.w	8008ca4 <_dtoa_r+0x43c>
 8008dc4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008dc8:	4b0a      	ldr	r3, [pc, #40]	@ (8008df4 <_dtoa_r+0x58c>)
 8008dca:	2200      	movs	r2, #0
 8008dcc:	f7f7 fc2c 	bl	8000628 <__aeabi_dmul>
 8008dd0:	4b08      	ldr	r3, [pc, #32]	@ (8008df4 <_dtoa_r+0x58c>)
 8008dd2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ddc:	f7f7 fc24 	bl	8000628 <__aeabi_dmul>
 8008de0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008de4:	e7c4      	b.n	8008d70 <_dtoa_r+0x508>
 8008de6:	bf00      	nop
 8008de8:	0800b2a8 	.word	0x0800b2a8
 8008dec:	0800b280 	.word	0x0800b280
 8008df0:	3ff00000 	.word	0x3ff00000
 8008df4:	40240000 	.word	0x40240000
 8008df8:	401c0000 	.word	0x401c0000
 8008dfc:	40140000 	.word	0x40140000
 8008e00:	3fe00000 	.word	0x3fe00000
 8008e04:	4631      	mov	r1, r6
 8008e06:	4628      	mov	r0, r5
 8008e08:	f7f7 fc0e 	bl	8000628 <__aeabi_dmul>
 8008e0c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008e10:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008e12:	4656      	mov	r6, sl
 8008e14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008e18:	f7f7 feb6 	bl	8000b88 <__aeabi_d2iz>
 8008e1c:	4605      	mov	r5, r0
 8008e1e:	f7f7 fb99 	bl	8000554 <__aeabi_i2d>
 8008e22:	4602      	mov	r2, r0
 8008e24:	460b      	mov	r3, r1
 8008e26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008e2a:	f7f7 fa45 	bl	80002b8 <__aeabi_dsub>
 8008e2e:	3530      	adds	r5, #48	@ 0x30
 8008e30:	f806 5b01 	strb.w	r5, [r6], #1
 8008e34:	4602      	mov	r2, r0
 8008e36:	460b      	mov	r3, r1
 8008e38:	42a6      	cmp	r6, r4
 8008e3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008e3e:	f04f 0200 	mov.w	r2, #0
 8008e42:	d124      	bne.n	8008e8e <_dtoa_r+0x626>
 8008e44:	4baf      	ldr	r3, [pc, #700]	@ (8009104 <_dtoa_r+0x89c>)
 8008e46:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008e4a:	f7f7 fa37 	bl	80002bc <__adddf3>
 8008e4e:	4602      	mov	r2, r0
 8008e50:	460b      	mov	r3, r1
 8008e52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008e56:	f7f7 fe77 	bl	8000b48 <__aeabi_dcmpgt>
 8008e5a:	2800      	cmp	r0, #0
 8008e5c:	d163      	bne.n	8008f26 <_dtoa_r+0x6be>
 8008e5e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008e62:	49a8      	ldr	r1, [pc, #672]	@ (8009104 <_dtoa_r+0x89c>)
 8008e64:	2000      	movs	r0, #0
 8008e66:	f7f7 fa27 	bl	80002b8 <__aeabi_dsub>
 8008e6a:	4602      	mov	r2, r0
 8008e6c:	460b      	mov	r3, r1
 8008e6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008e72:	f7f7 fe4b 	bl	8000b0c <__aeabi_dcmplt>
 8008e76:	2800      	cmp	r0, #0
 8008e78:	f43f af14 	beq.w	8008ca4 <_dtoa_r+0x43c>
 8008e7c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008e7e:	1e73      	subs	r3, r6, #1
 8008e80:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008e82:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008e86:	2b30      	cmp	r3, #48	@ 0x30
 8008e88:	d0f8      	beq.n	8008e7c <_dtoa_r+0x614>
 8008e8a:	4647      	mov	r7, r8
 8008e8c:	e03b      	b.n	8008f06 <_dtoa_r+0x69e>
 8008e8e:	4b9e      	ldr	r3, [pc, #632]	@ (8009108 <_dtoa_r+0x8a0>)
 8008e90:	f7f7 fbca 	bl	8000628 <__aeabi_dmul>
 8008e94:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008e98:	e7bc      	b.n	8008e14 <_dtoa_r+0x5ac>
 8008e9a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008e9e:	4656      	mov	r6, sl
 8008ea0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008ea4:	4620      	mov	r0, r4
 8008ea6:	4629      	mov	r1, r5
 8008ea8:	f7f7 fce8 	bl	800087c <__aeabi_ddiv>
 8008eac:	f7f7 fe6c 	bl	8000b88 <__aeabi_d2iz>
 8008eb0:	4680      	mov	r8, r0
 8008eb2:	f7f7 fb4f 	bl	8000554 <__aeabi_i2d>
 8008eb6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008eba:	f7f7 fbb5 	bl	8000628 <__aeabi_dmul>
 8008ebe:	4602      	mov	r2, r0
 8008ec0:	460b      	mov	r3, r1
 8008ec2:	4620      	mov	r0, r4
 8008ec4:	4629      	mov	r1, r5
 8008ec6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008eca:	f7f7 f9f5 	bl	80002b8 <__aeabi_dsub>
 8008ece:	f806 4b01 	strb.w	r4, [r6], #1
 8008ed2:	9d03      	ldr	r5, [sp, #12]
 8008ed4:	eba6 040a 	sub.w	r4, r6, sl
 8008ed8:	42a5      	cmp	r5, r4
 8008eda:	4602      	mov	r2, r0
 8008edc:	460b      	mov	r3, r1
 8008ede:	d133      	bne.n	8008f48 <_dtoa_r+0x6e0>
 8008ee0:	f7f7 f9ec 	bl	80002bc <__adddf3>
 8008ee4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008ee8:	4604      	mov	r4, r0
 8008eea:	460d      	mov	r5, r1
 8008eec:	f7f7 fe2c 	bl	8000b48 <__aeabi_dcmpgt>
 8008ef0:	b9c0      	cbnz	r0, 8008f24 <_dtoa_r+0x6bc>
 8008ef2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008ef6:	4620      	mov	r0, r4
 8008ef8:	4629      	mov	r1, r5
 8008efa:	f7f7 fdfd 	bl	8000af8 <__aeabi_dcmpeq>
 8008efe:	b110      	cbz	r0, 8008f06 <_dtoa_r+0x69e>
 8008f00:	f018 0f01 	tst.w	r8, #1
 8008f04:	d10e      	bne.n	8008f24 <_dtoa_r+0x6bc>
 8008f06:	9902      	ldr	r1, [sp, #8]
 8008f08:	4648      	mov	r0, r9
 8008f0a:	f000 fbbd 	bl	8009688 <_Bfree>
 8008f0e:	2300      	movs	r3, #0
 8008f10:	7033      	strb	r3, [r6, #0]
 8008f12:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008f14:	3701      	adds	r7, #1
 8008f16:	601f      	str	r7, [r3, #0]
 8008f18:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	f000 824b 	beq.w	80093b6 <_dtoa_r+0xb4e>
 8008f20:	601e      	str	r6, [r3, #0]
 8008f22:	e248      	b.n	80093b6 <_dtoa_r+0xb4e>
 8008f24:	46b8      	mov	r8, r7
 8008f26:	4633      	mov	r3, r6
 8008f28:	461e      	mov	r6, r3
 8008f2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008f2e:	2a39      	cmp	r2, #57	@ 0x39
 8008f30:	d106      	bne.n	8008f40 <_dtoa_r+0x6d8>
 8008f32:	459a      	cmp	sl, r3
 8008f34:	d1f8      	bne.n	8008f28 <_dtoa_r+0x6c0>
 8008f36:	2230      	movs	r2, #48	@ 0x30
 8008f38:	f108 0801 	add.w	r8, r8, #1
 8008f3c:	f88a 2000 	strb.w	r2, [sl]
 8008f40:	781a      	ldrb	r2, [r3, #0]
 8008f42:	3201      	adds	r2, #1
 8008f44:	701a      	strb	r2, [r3, #0]
 8008f46:	e7a0      	b.n	8008e8a <_dtoa_r+0x622>
 8008f48:	4b6f      	ldr	r3, [pc, #444]	@ (8009108 <_dtoa_r+0x8a0>)
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	f7f7 fb6c 	bl	8000628 <__aeabi_dmul>
 8008f50:	2200      	movs	r2, #0
 8008f52:	2300      	movs	r3, #0
 8008f54:	4604      	mov	r4, r0
 8008f56:	460d      	mov	r5, r1
 8008f58:	f7f7 fdce 	bl	8000af8 <__aeabi_dcmpeq>
 8008f5c:	2800      	cmp	r0, #0
 8008f5e:	d09f      	beq.n	8008ea0 <_dtoa_r+0x638>
 8008f60:	e7d1      	b.n	8008f06 <_dtoa_r+0x69e>
 8008f62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f64:	2a00      	cmp	r2, #0
 8008f66:	f000 80ea 	beq.w	800913e <_dtoa_r+0x8d6>
 8008f6a:	9a07      	ldr	r2, [sp, #28]
 8008f6c:	2a01      	cmp	r2, #1
 8008f6e:	f300 80cd 	bgt.w	800910c <_dtoa_r+0x8a4>
 8008f72:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008f74:	2a00      	cmp	r2, #0
 8008f76:	f000 80c1 	beq.w	80090fc <_dtoa_r+0x894>
 8008f7a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008f7e:	9c08      	ldr	r4, [sp, #32]
 8008f80:	9e00      	ldr	r6, [sp, #0]
 8008f82:	9a00      	ldr	r2, [sp, #0]
 8008f84:	441a      	add	r2, r3
 8008f86:	9200      	str	r2, [sp, #0]
 8008f88:	9a06      	ldr	r2, [sp, #24]
 8008f8a:	2101      	movs	r1, #1
 8008f8c:	441a      	add	r2, r3
 8008f8e:	4648      	mov	r0, r9
 8008f90:	9206      	str	r2, [sp, #24]
 8008f92:	f000 fc2d 	bl	80097f0 <__i2b>
 8008f96:	4605      	mov	r5, r0
 8008f98:	b166      	cbz	r6, 8008fb4 <_dtoa_r+0x74c>
 8008f9a:	9b06      	ldr	r3, [sp, #24]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	dd09      	ble.n	8008fb4 <_dtoa_r+0x74c>
 8008fa0:	42b3      	cmp	r3, r6
 8008fa2:	9a00      	ldr	r2, [sp, #0]
 8008fa4:	bfa8      	it	ge
 8008fa6:	4633      	movge	r3, r6
 8008fa8:	1ad2      	subs	r2, r2, r3
 8008faa:	9200      	str	r2, [sp, #0]
 8008fac:	9a06      	ldr	r2, [sp, #24]
 8008fae:	1af6      	subs	r6, r6, r3
 8008fb0:	1ad3      	subs	r3, r2, r3
 8008fb2:	9306      	str	r3, [sp, #24]
 8008fb4:	9b08      	ldr	r3, [sp, #32]
 8008fb6:	b30b      	cbz	r3, 8008ffc <_dtoa_r+0x794>
 8008fb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	f000 80c6 	beq.w	800914c <_dtoa_r+0x8e4>
 8008fc0:	2c00      	cmp	r4, #0
 8008fc2:	f000 80c0 	beq.w	8009146 <_dtoa_r+0x8de>
 8008fc6:	4629      	mov	r1, r5
 8008fc8:	4622      	mov	r2, r4
 8008fca:	4648      	mov	r0, r9
 8008fcc:	f000 fcc8 	bl	8009960 <__pow5mult>
 8008fd0:	9a02      	ldr	r2, [sp, #8]
 8008fd2:	4601      	mov	r1, r0
 8008fd4:	4605      	mov	r5, r0
 8008fd6:	4648      	mov	r0, r9
 8008fd8:	f000 fc20 	bl	800981c <__multiply>
 8008fdc:	9902      	ldr	r1, [sp, #8]
 8008fde:	4680      	mov	r8, r0
 8008fe0:	4648      	mov	r0, r9
 8008fe2:	f000 fb51 	bl	8009688 <_Bfree>
 8008fe6:	9b08      	ldr	r3, [sp, #32]
 8008fe8:	1b1b      	subs	r3, r3, r4
 8008fea:	9308      	str	r3, [sp, #32]
 8008fec:	f000 80b1 	beq.w	8009152 <_dtoa_r+0x8ea>
 8008ff0:	9a08      	ldr	r2, [sp, #32]
 8008ff2:	4641      	mov	r1, r8
 8008ff4:	4648      	mov	r0, r9
 8008ff6:	f000 fcb3 	bl	8009960 <__pow5mult>
 8008ffa:	9002      	str	r0, [sp, #8]
 8008ffc:	2101      	movs	r1, #1
 8008ffe:	4648      	mov	r0, r9
 8009000:	f000 fbf6 	bl	80097f0 <__i2b>
 8009004:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009006:	4604      	mov	r4, r0
 8009008:	2b00      	cmp	r3, #0
 800900a:	f000 81d8 	beq.w	80093be <_dtoa_r+0xb56>
 800900e:	461a      	mov	r2, r3
 8009010:	4601      	mov	r1, r0
 8009012:	4648      	mov	r0, r9
 8009014:	f000 fca4 	bl	8009960 <__pow5mult>
 8009018:	9b07      	ldr	r3, [sp, #28]
 800901a:	2b01      	cmp	r3, #1
 800901c:	4604      	mov	r4, r0
 800901e:	f300 809f 	bgt.w	8009160 <_dtoa_r+0x8f8>
 8009022:	9b04      	ldr	r3, [sp, #16]
 8009024:	2b00      	cmp	r3, #0
 8009026:	f040 8097 	bne.w	8009158 <_dtoa_r+0x8f0>
 800902a:	9b05      	ldr	r3, [sp, #20]
 800902c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009030:	2b00      	cmp	r3, #0
 8009032:	f040 8093 	bne.w	800915c <_dtoa_r+0x8f4>
 8009036:	9b05      	ldr	r3, [sp, #20]
 8009038:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800903c:	0d1b      	lsrs	r3, r3, #20
 800903e:	051b      	lsls	r3, r3, #20
 8009040:	b133      	cbz	r3, 8009050 <_dtoa_r+0x7e8>
 8009042:	9b00      	ldr	r3, [sp, #0]
 8009044:	3301      	adds	r3, #1
 8009046:	9300      	str	r3, [sp, #0]
 8009048:	9b06      	ldr	r3, [sp, #24]
 800904a:	3301      	adds	r3, #1
 800904c:	9306      	str	r3, [sp, #24]
 800904e:	2301      	movs	r3, #1
 8009050:	9308      	str	r3, [sp, #32]
 8009052:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009054:	2b00      	cmp	r3, #0
 8009056:	f000 81b8 	beq.w	80093ca <_dtoa_r+0xb62>
 800905a:	6923      	ldr	r3, [r4, #16]
 800905c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009060:	6918      	ldr	r0, [r3, #16]
 8009062:	f000 fb79 	bl	8009758 <__hi0bits>
 8009066:	f1c0 0020 	rsb	r0, r0, #32
 800906a:	9b06      	ldr	r3, [sp, #24]
 800906c:	4418      	add	r0, r3
 800906e:	f010 001f 	ands.w	r0, r0, #31
 8009072:	f000 8082 	beq.w	800917a <_dtoa_r+0x912>
 8009076:	f1c0 0320 	rsb	r3, r0, #32
 800907a:	2b04      	cmp	r3, #4
 800907c:	dd73      	ble.n	8009166 <_dtoa_r+0x8fe>
 800907e:	9b00      	ldr	r3, [sp, #0]
 8009080:	f1c0 001c 	rsb	r0, r0, #28
 8009084:	4403      	add	r3, r0
 8009086:	9300      	str	r3, [sp, #0]
 8009088:	9b06      	ldr	r3, [sp, #24]
 800908a:	4403      	add	r3, r0
 800908c:	4406      	add	r6, r0
 800908e:	9306      	str	r3, [sp, #24]
 8009090:	9b00      	ldr	r3, [sp, #0]
 8009092:	2b00      	cmp	r3, #0
 8009094:	dd05      	ble.n	80090a2 <_dtoa_r+0x83a>
 8009096:	9902      	ldr	r1, [sp, #8]
 8009098:	461a      	mov	r2, r3
 800909a:	4648      	mov	r0, r9
 800909c:	f000 fcba 	bl	8009a14 <__lshift>
 80090a0:	9002      	str	r0, [sp, #8]
 80090a2:	9b06      	ldr	r3, [sp, #24]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	dd05      	ble.n	80090b4 <_dtoa_r+0x84c>
 80090a8:	4621      	mov	r1, r4
 80090aa:	461a      	mov	r2, r3
 80090ac:	4648      	mov	r0, r9
 80090ae:	f000 fcb1 	bl	8009a14 <__lshift>
 80090b2:	4604      	mov	r4, r0
 80090b4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d061      	beq.n	800917e <_dtoa_r+0x916>
 80090ba:	9802      	ldr	r0, [sp, #8]
 80090bc:	4621      	mov	r1, r4
 80090be:	f000 fd15 	bl	8009aec <__mcmp>
 80090c2:	2800      	cmp	r0, #0
 80090c4:	da5b      	bge.n	800917e <_dtoa_r+0x916>
 80090c6:	2300      	movs	r3, #0
 80090c8:	9902      	ldr	r1, [sp, #8]
 80090ca:	220a      	movs	r2, #10
 80090cc:	4648      	mov	r0, r9
 80090ce:	f000 fafd 	bl	80096cc <__multadd>
 80090d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80090d4:	9002      	str	r0, [sp, #8]
 80090d6:	f107 38ff 	add.w	r8, r7, #4294967295
 80090da:	2b00      	cmp	r3, #0
 80090dc:	f000 8177 	beq.w	80093ce <_dtoa_r+0xb66>
 80090e0:	4629      	mov	r1, r5
 80090e2:	2300      	movs	r3, #0
 80090e4:	220a      	movs	r2, #10
 80090e6:	4648      	mov	r0, r9
 80090e8:	f000 faf0 	bl	80096cc <__multadd>
 80090ec:	f1bb 0f00 	cmp.w	fp, #0
 80090f0:	4605      	mov	r5, r0
 80090f2:	dc6f      	bgt.n	80091d4 <_dtoa_r+0x96c>
 80090f4:	9b07      	ldr	r3, [sp, #28]
 80090f6:	2b02      	cmp	r3, #2
 80090f8:	dc49      	bgt.n	800918e <_dtoa_r+0x926>
 80090fa:	e06b      	b.n	80091d4 <_dtoa_r+0x96c>
 80090fc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80090fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009102:	e73c      	b.n	8008f7e <_dtoa_r+0x716>
 8009104:	3fe00000 	.word	0x3fe00000
 8009108:	40240000 	.word	0x40240000
 800910c:	9b03      	ldr	r3, [sp, #12]
 800910e:	1e5c      	subs	r4, r3, #1
 8009110:	9b08      	ldr	r3, [sp, #32]
 8009112:	42a3      	cmp	r3, r4
 8009114:	db09      	blt.n	800912a <_dtoa_r+0x8c2>
 8009116:	1b1c      	subs	r4, r3, r4
 8009118:	9b03      	ldr	r3, [sp, #12]
 800911a:	2b00      	cmp	r3, #0
 800911c:	f6bf af30 	bge.w	8008f80 <_dtoa_r+0x718>
 8009120:	9b00      	ldr	r3, [sp, #0]
 8009122:	9a03      	ldr	r2, [sp, #12]
 8009124:	1a9e      	subs	r6, r3, r2
 8009126:	2300      	movs	r3, #0
 8009128:	e72b      	b.n	8008f82 <_dtoa_r+0x71a>
 800912a:	9b08      	ldr	r3, [sp, #32]
 800912c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800912e:	9408      	str	r4, [sp, #32]
 8009130:	1ae3      	subs	r3, r4, r3
 8009132:	441a      	add	r2, r3
 8009134:	9e00      	ldr	r6, [sp, #0]
 8009136:	9b03      	ldr	r3, [sp, #12]
 8009138:	920d      	str	r2, [sp, #52]	@ 0x34
 800913a:	2400      	movs	r4, #0
 800913c:	e721      	b.n	8008f82 <_dtoa_r+0x71a>
 800913e:	9c08      	ldr	r4, [sp, #32]
 8009140:	9e00      	ldr	r6, [sp, #0]
 8009142:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009144:	e728      	b.n	8008f98 <_dtoa_r+0x730>
 8009146:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800914a:	e751      	b.n	8008ff0 <_dtoa_r+0x788>
 800914c:	9a08      	ldr	r2, [sp, #32]
 800914e:	9902      	ldr	r1, [sp, #8]
 8009150:	e750      	b.n	8008ff4 <_dtoa_r+0x78c>
 8009152:	f8cd 8008 	str.w	r8, [sp, #8]
 8009156:	e751      	b.n	8008ffc <_dtoa_r+0x794>
 8009158:	2300      	movs	r3, #0
 800915a:	e779      	b.n	8009050 <_dtoa_r+0x7e8>
 800915c:	9b04      	ldr	r3, [sp, #16]
 800915e:	e777      	b.n	8009050 <_dtoa_r+0x7e8>
 8009160:	2300      	movs	r3, #0
 8009162:	9308      	str	r3, [sp, #32]
 8009164:	e779      	b.n	800905a <_dtoa_r+0x7f2>
 8009166:	d093      	beq.n	8009090 <_dtoa_r+0x828>
 8009168:	9a00      	ldr	r2, [sp, #0]
 800916a:	331c      	adds	r3, #28
 800916c:	441a      	add	r2, r3
 800916e:	9200      	str	r2, [sp, #0]
 8009170:	9a06      	ldr	r2, [sp, #24]
 8009172:	441a      	add	r2, r3
 8009174:	441e      	add	r6, r3
 8009176:	9206      	str	r2, [sp, #24]
 8009178:	e78a      	b.n	8009090 <_dtoa_r+0x828>
 800917a:	4603      	mov	r3, r0
 800917c:	e7f4      	b.n	8009168 <_dtoa_r+0x900>
 800917e:	9b03      	ldr	r3, [sp, #12]
 8009180:	2b00      	cmp	r3, #0
 8009182:	46b8      	mov	r8, r7
 8009184:	dc20      	bgt.n	80091c8 <_dtoa_r+0x960>
 8009186:	469b      	mov	fp, r3
 8009188:	9b07      	ldr	r3, [sp, #28]
 800918a:	2b02      	cmp	r3, #2
 800918c:	dd1e      	ble.n	80091cc <_dtoa_r+0x964>
 800918e:	f1bb 0f00 	cmp.w	fp, #0
 8009192:	f47f adb1 	bne.w	8008cf8 <_dtoa_r+0x490>
 8009196:	4621      	mov	r1, r4
 8009198:	465b      	mov	r3, fp
 800919a:	2205      	movs	r2, #5
 800919c:	4648      	mov	r0, r9
 800919e:	f000 fa95 	bl	80096cc <__multadd>
 80091a2:	4601      	mov	r1, r0
 80091a4:	4604      	mov	r4, r0
 80091a6:	9802      	ldr	r0, [sp, #8]
 80091a8:	f000 fca0 	bl	8009aec <__mcmp>
 80091ac:	2800      	cmp	r0, #0
 80091ae:	f77f ada3 	ble.w	8008cf8 <_dtoa_r+0x490>
 80091b2:	4656      	mov	r6, sl
 80091b4:	2331      	movs	r3, #49	@ 0x31
 80091b6:	f806 3b01 	strb.w	r3, [r6], #1
 80091ba:	f108 0801 	add.w	r8, r8, #1
 80091be:	e59f      	b.n	8008d00 <_dtoa_r+0x498>
 80091c0:	9c03      	ldr	r4, [sp, #12]
 80091c2:	46b8      	mov	r8, r7
 80091c4:	4625      	mov	r5, r4
 80091c6:	e7f4      	b.n	80091b2 <_dtoa_r+0x94a>
 80091c8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80091cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	f000 8101 	beq.w	80093d6 <_dtoa_r+0xb6e>
 80091d4:	2e00      	cmp	r6, #0
 80091d6:	dd05      	ble.n	80091e4 <_dtoa_r+0x97c>
 80091d8:	4629      	mov	r1, r5
 80091da:	4632      	mov	r2, r6
 80091dc:	4648      	mov	r0, r9
 80091de:	f000 fc19 	bl	8009a14 <__lshift>
 80091e2:	4605      	mov	r5, r0
 80091e4:	9b08      	ldr	r3, [sp, #32]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d05c      	beq.n	80092a4 <_dtoa_r+0xa3c>
 80091ea:	6869      	ldr	r1, [r5, #4]
 80091ec:	4648      	mov	r0, r9
 80091ee:	f000 fa0b 	bl	8009608 <_Balloc>
 80091f2:	4606      	mov	r6, r0
 80091f4:	b928      	cbnz	r0, 8009202 <_dtoa_r+0x99a>
 80091f6:	4b82      	ldr	r3, [pc, #520]	@ (8009400 <_dtoa_r+0xb98>)
 80091f8:	4602      	mov	r2, r0
 80091fa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80091fe:	f7ff bb4a 	b.w	8008896 <_dtoa_r+0x2e>
 8009202:	692a      	ldr	r2, [r5, #16]
 8009204:	3202      	adds	r2, #2
 8009206:	0092      	lsls	r2, r2, #2
 8009208:	f105 010c 	add.w	r1, r5, #12
 800920c:	300c      	adds	r0, #12
 800920e:	f7ff fa74 	bl	80086fa <memcpy>
 8009212:	2201      	movs	r2, #1
 8009214:	4631      	mov	r1, r6
 8009216:	4648      	mov	r0, r9
 8009218:	f000 fbfc 	bl	8009a14 <__lshift>
 800921c:	f10a 0301 	add.w	r3, sl, #1
 8009220:	9300      	str	r3, [sp, #0]
 8009222:	eb0a 030b 	add.w	r3, sl, fp
 8009226:	9308      	str	r3, [sp, #32]
 8009228:	9b04      	ldr	r3, [sp, #16]
 800922a:	f003 0301 	and.w	r3, r3, #1
 800922e:	462f      	mov	r7, r5
 8009230:	9306      	str	r3, [sp, #24]
 8009232:	4605      	mov	r5, r0
 8009234:	9b00      	ldr	r3, [sp, #0]
 8009236:	9802      	ldr	r0, [sp, #8]
 8009238:	4621      	mov	r1, r4
 800923a:	f103 3bff 	add.w	fp, r3, #4294967295
 800923e:	f7ff fa89 	bl	8008754 <quorem>
 8009242:	4603      	mov	r3, r0
 8009244:	3330      	adds	r3, #48	@ 0x30
 8009246:	9003      	str	r0, [sp, #12]
 8009248:	4639      	mov	r1, r7
 800924a:	9802      	ldr	r0, [sp, #8]
 800924c:	9309      	str	r3, [sp, #36]	@ 0x24
 800924e:	f000 fc4d 	bl	8009aec <__mcmp>
 8009252:	462a      	mov	r2, r5
 8009254:	9004      	str	r0, [sp, #16]
 8009256:	4621      	mov	r1, r4
 8009258:	4648      	mov	r0, r9
 800925a:	f000 fc63 	bl	8009b24 <__mdiff>
 800925e:	68c2      	ldr	r2, [r0, #12]
 8009260:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009262:	4606      	mov	r6, r0
 8009264:	bb02      	cbnz	r2, 80092a8 <_dtoa_r+0xa40>
 8009266:	4601      	mov	r1, r0
 8009268:	9802      	ldr	r0, [sp, #8]
 800926a:	f000 fc3f 	bl	8009aec <__mcmp>
 800926e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009270:	4602      	mov	r2, r0
 8009272:	4631      	mov	r1, r6
 8009274:	4648      	mov	r0, r9
 8009276:	920c      	str	r2, [sp, #48]	@ 0x30
 8009278:	9309      	str	r3, [sp, #36]	@ 0x24
 800927a:	f000 fa05 	bl	8009688 <_Bfree>
 800927e:	9b07      	ldr	r3, [sp, #28]
 8009280:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009282:	9e00      	ldr	r6, [sp, #0]
 8009284:	ea42 0103 	orr.w	r1, r2, r3
 8009288:	9b06      	ldr	r3, [sp, #24]
 800928a:	4319      	orrs	r1, r3
 800928c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800928e:	d10d      	bne.n	80092ac <_dtoa_r+0xa44>
 8009290:	2b39      	cmp	r3, #57	@ 0x39
 8009292:	d027      	beq.n	80092e4 <_dtoa_r+0xa7c>
 8009294:	9a04      	ldr	r2, [sp, #16]
 8009296:	2a00      	cmp	r2, #0
 8009298:	dd01      	ble.n	800929e <_dtoa_r+0xa36>
 800929a:	9b03      	ldr	r3, [sp, #12]
 800929c:	3331      	adds	r3, #49	@ 0x31
 800929e:	f88b 3000 	strb.w	r3, [fp]
 80092a2:	e52e      	b.n	8008d02 <_dtoa_r+0x49a>
 80092a4:	4628      	mov	r0, r5
 80092a6:	e7b9      	b.n	800921c <_dtoa_r+0x9b4>
 80092a8:	2201      	movs	r2, #1
 80092aa:	e7e2      	b.n	8009272 <_dtoa_r+0xa0a>
 80092ac:	9904      	ldr	r1, [sp, #16]
 80092ae:	2900      	cmp	r1, #0
 80092b0:	db04      	blt.n	80092bc <_dtoa_r+0xa54>
 80092b2:	9807      	ldr	r0, [sp, #28]
 80092b4:	4301      	orrs	r1, r0
 80092b6:	9806      	ldr	r0, [sp, #24]
 80092b8:	4301      	orrs	r1, r0
 80092ba:	d120      	bne.n	80092fe <_dtoa_r+0xa96>
 80092bc:	2a00      	cmp	r2, #0
 80092be:	ddee      	ble.n	800929e <_dtoa_r+0xa36>
 80092c0:	9902      	ldr	r1, [sp, #8]
 80092c2:	9300      	str	r3, [sp, #0]
 80092c4:	2201      	movs	r2, #1
 80092c6:	4648      	mov	r0, r9
 80092c8:	f000 fba4 	bl	8009a14 <__lshift>
 80092cc:	4621      	mov	r1, r4
 80092ce:	9002      	str	r0, [sp, #8]
 80092d0:	f000 fc0c 	bl	8009aec <__mcmp>
 80092d4:	2800      	cmp	r0, #0
 80092d6:	9b00      	ldr	r3, [sp, #0]
 80092d8:	dc02      	bgt.n	80092e0 <_dtoa_r+0xa78>
 80092da:	d1e0      	bne.n	800929e <_dtoa_r+0xa36>
 80092dc:	07da      	lsls	r2, r3, #31
 80092de:	d5de      	bpl.n	800929e <_dtoa_r+0xa36>
 80092e0:	2b39      	cmp	r3, #57	@ 0x39
 80092e2:	d1da      	bne.n	800929a <_dtoa_r+0xa32>
 80092e4:	2339      	movs	r3, #57	@ 0x39
 80092e6:	f88b 3000 	strb.w	r3, [fp]
 80092ea:	4633      	mov	r3, r6
 80092ec:	461e      	mov	r6, r3
 80092ee:	3b01      	subs	r3, #1
 80092f0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80092f4:	2a39      	cmp	r2, #57	@ 0x39
 80092f6:	d04e      	beq.n	8009396 <_dtoa_r+0xb2e>
 80092f8:	3201      	adds	r2, #1
 80092fa:	701a      	strb	r2, [r3, #0]
 80092fc:	e501      	b.n	8008d02 <_dtoa_r+0x49a>
 80092fe:	2a00      	cmp	r2, #0
 8009300:	dd03      	ble.n	800930a <_dtoa_r+0xaa2>
 8009302:	2b39      	cmp	r3, #57	@ 0x39
 8009304:	d0ee      	beq.n	80092e4 <_dtoa_r+0xa7c>
 8009306:	3301      	adds	r3, #1
 8009308:	e7c9      	b.n	800929e <_dtoa_r+0xa36>
 800930a:	9a00      	ldr	r2, [sp, #0]
 800930c:	9908      	ldr	r1, [sp, #32]
 800930e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009312:	428a      	cmp	r2, r1
 8009314:	d028      	beq.n	8009368 <_dtoa_r+0xb00>
 8009316:	9902      	ldr	r1, [sp, #8]
 8009318:	2300      	movs	r3, #0
 800931a:	220a      	movs	r2, #10
 800931c:	4648      	mov	r0, r9
 800931e:	f000 f9d5 	bl	80096cc <__multadd>
 8009322:	42af      	cmp	r7, r5
 8009324:	9002      	str	r0, [sp, #8]
 8009326:	f04f 0300 	mov.w	r3, #0
 800932a:	f04f 020a 	mov.w	r2, #10
 800932e:	4639      	mov	r1, r7
 8009330:	4648      	mov	r0, r9
 8009332:	d107      	bne.n	8009344 <_dtoa_r+0xadc>
 8009334:	f000 f9ca 	bl	80096cc <__multadd>
 8009338:	4607      	mov	r7, r0
 800933a:	4605      	mov	r5, r0
 800933c:	9b00      	ldr	r3, [sp, #0]
 800933e:	3301      	adds	r3, #1
 8009340:	9300      	str	r3, [sp, #0]
 8009342:	e777      	b.n	8009234 <_dtoa_r+0x9cc>
 8009344:	f000 f9c2 	bl	80096cc <__multadd>
 8009348:	4629      	mov	r1, r5
 800934a:	4607      	mov	r7, r0
 800934c:	2300      	movs	r3, #0
 800934e:	220a      	movs	r2, #10
 8009350:	4648      	mov	r0, r9
 8009352:	f000 f9bb 	bl	80096cc <__multadd>
 8009356:	4605      	mov	r5, r0
 8009358:	e7f0      	b.n	800933c <_dtoa_r+0xad4>
 800935a:	f1bb 0f00 	cmp.w	fp, #0
 800935e:	bfcc      	ite	gt
 8009360:	465e      	movgt	r6, fp
 8009362:	2601      	movle	r6, #1
 8009364:	4456      	add	r6, sl
 8009366:	2700      	movs	r7, #0
 8009368:	9902      	ldr	r1, [sp, #8]
 800936a:	9300      	str	r3, [sp, #0]
 800936c:	2201      	movs	r2, #1
 800936e:	4648      	mov	r0, r9
 8009370:	f000 fb50 	bl	8009a14 <__lshift>
 8009374:	4621      	mov	r1, r4
 8009376:	9002      	str	r0, [sp, #8]
 8009378:	f000 fbb8 	bl	8009aec <__mcmp>
 800937c:	2800      	cmp	r0, #0
 800937e:	dcb4      	bgt.n	80092ea <_dtoa_r+0xa82>
 8009380:	d102      	bne.n	8009388 <_dtoa_r+0xb20>
 8009382:	9b00      	ldr	r3, [sp, #0]
 8009384:	07db      	lsls	r3, r3, #31
 8009386:	d4b0      	bmi.n	80092ea <_dtoa_r+0xa82>
 8009388:	4633      	mov	r3, r6
 800938a:	461e      	mov	r6, r3
 800938c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009390:	2a30      	cmp	r2, #48	@ 0x30
 8009392:	d0fa      	beq.n	800938a <_dtoa_r+0xb22>
 8009394:	e4b5      	b.n	8008d02 <_dtoa_r+0x49a>
 8009396:	459a      	cmp	sl, r3
 8009398:	d1a8      	bne.n	80092ec <_dtoa_r+0xa84>
 800939a:	2331      	movs	r3, #49	@ 0x31
 800939c:	f108 0801 	add.w	r8, r8, #1
 80093a0:	f88a 3000 	strb.w	r3, [sl]
 80093a4:	e4ad      	b.n	8008d02 <_dtoa_r+0x49a>
 80093a6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80093a8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009404 <_dtoa_r+0xb9c>
 80093ac:	b11b      	cbz	r3, 80093b6 <_dtoa_r+0xb4e>
 80093ae:	f10a 0308 	add.w	r3, sl, #8
 80093b2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80093b4:	6013      	str	r3, [r2, #0]
 80093b6:	4650      	mov	r0, sl
 80093b8:	b017      	add	sp, #92	@ 0x5c
 80093ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093be:	9b07      	ldr	r3, [sp, #28]
 80093c0:	2b01      	cmp	r3, #1
 80093c2:	f77f ae2e 	ble.w	8009022 <_dtoa_r+0x7ba>
 80093c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80093c8:	9308      	str	r3, [sp, #32]
 80093ca:	2001      	movs	r0, #1
 80093cc:	e64d      	b.n	800906a <_dtoa_r+0x802>
 80093ce:	f1bb 0f00 	cmp.w	fp, #0
 80093d2:	f77f aed9 	ble.w	8009188 <_dtoa_r+0x920>
 80093d6:	4656      	mov	r6, sl
 80093d8:	9802      	ldr	r0, [sp, #8]
 80093da:	4621      	mov	r1, r4
 80093dc:	f7ff f9ba 	bl	8008754 <quorem>
 80093e0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80093e4:	f806 3b01 	strb.w	r3, [r6], #1
 80093e8:	eba6 020a 	sub.w	r2, r6, sl
 80093ec:	4593      	cmp	fp, r2
 80093ee:	ddb4      	ble.n	800935a <_dtoa_r+0xaf2>
 80093f0:	9902      	ldr	r1, [sp, #8]
 80093f2:	2300      	movs	r3, #0
 80093f4:	220a      	movs	r2, #10
 80093f6:	4648      	mov	r0, r9
 80093f8:	f000 f968 	bl	80096cc <__multadd>
 80093fc:	9002      	str	r0, [sp, #8]
 80093fe:	e7eb      	b.n	80093d8 <_dtoa_r+0xb70>
 8009400:	0800b1ea 	.word	0x0800b1ea
 8009404:	0800b16e 	.word	0x0800b16e

08009408 <_free_r>:
 8009408:	b538      	push	{r3, r4, r5, lr}
 800940a:	4605      	mov	r5, r0
 800940c:	2900      	cmp	r1, #0
 800940e:	d041      	beq.n	8009494 <_free_r+0x8c>
 8009410:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009414:	1f0c      	subs	r4, r1, #4
 8009416:	2b00      	cmp	r3, #0
 8009418:	bfb8      	it	lt
 800941a:	18e4      	addlt	r4, r4, r3
 800941c:	f000 f8e8 	bl	80095f0 <__malloc_lock>
 8009420:	4a1d      	ldr	r2, [pc, #116]	@ (8009498 <_free_r+0x90>)
 8009422:	6813      	ldr	r3, [r2, #0]
 8009424:	b933      	cbnz	r3, 8009434 <_free_r+0x2c>
 8009426:	6063      	str	r3, [r4, #4]
 8009428:	6014      	str	r4, [r2, #0]
 800942a:	4628      	mov	r0, r5
 800942c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009430:	f000 b8e4 	b.w	80095fc <__malloc_unlock>
 8009434:	42a3      	cmp	r3, r4
 8009436:	d908      	bls.n	800944a <_free_r+0x42>
 8009438:	6820      	ldr	r0, [r4, #0]
 800943a:	1821      	adds	r1, r4, r0
 800943c:	428b      	cmp	r3, r1
 800943e:	bf01      	itttt	eq
 8009440:	6819      	ldreq	r1, [r3, #0]
 8009442:	685b      	ldreq	r3, [r3, #4]
 8009444:	1809      	addeq	r1, r1, r0
 8009446:	6021      	streq	r1, [r4, #0]
 8009448:	e7ed      	b.n	8009426 <_free_r+0x1e>
 800944a:	461a      	mov	r2, r3
 800944c:	685b      	ldr	r3, [r3, #4]
 800944e:	b10b      	cbz	r3, 8009454 <_free_r+0x4c>
 8009450:	42a3      	cmp	r3, r4
 8009452:	d9fa      	bls.n	800944a <_free_r+0x42>
 8009454:	6811      	ldr	r1, [r2, #0]
 8009456:	1850      	adds	r0, r2, r1
 8009458:	42a0      	cmp	r0, r4
 800945a:	d10b      	bne.n	8009474 <_free_r+0x6c>
 800945c:	6820      	ldr	r0, [r4, #0]
 800945e:	4401      	add	r1, r0
 8009460:	1850      	adds	r0, r2, r1
 8009462:	4283      	cmp	r3, r0
 8009464:	6011      	str	r1, [r2, #0]
 8009466:	d1e0      	bne.n	800942a <_free_r+0x22>
 8009468:	6818      	ldr	r0, [r3, #0]
 800946a:	685b      	ldr	r3, [r3, #4]
 800946c:	6053      	str	r3, [r2, #4]
 800946e:	4408      	add	r0, r1
 8009470:	6010      	str	r0, [r2, #0]
 8009472:	e7da      	b.n	800942a <_free_r+0x22>
 8009474:	d902      	bls.n	800947c <_free_r+0x74>
 8009476:	230c      	movs	r3, #12
 8009478:	602b      	str	r3, [r5, #0]
 800947a:	e7d6      	b.n	800942a <_free_r+0x22>
 800947c:	6820      	ldr	r0, [r4, #0]
 800947e:	1821      	adds	r1, r4, r0
 8009480:	428b      	cmp	r3, r1
 8009482:	bf04      	itt	eq
 8009484:	6819      	ldreq	r1, [r3, #0]
 8009486:	685b      	ldreq	r3, [r3, #4]
 8009488:	6063      	str	r3, [r4, #4]
 800948a:	bf04      	itt	eq
 800948c:	1809      	addeq	r1, r1, r0
 800948e:	6021      	streq	r1, [r4, #0]
 8009490:	6054      	str	r4, [r2, #4]
 8009492:	e7ca      	b.n	800942a <_free_r+0x22>
 8009494:	bd38      	pop	{r3, r4, r5, pc}
 8009496:	bf00      	nop
 8009498:	20000acc 	.word	0x20000acc

0800949c <malloc>:
 800949c:	4b02      	ldr	r3, [pc, #8]	@ (80094a8 <malloc+0xc>)
 800949e:	4601      	mov	r1, r0
 80094a0:	6818      	ldr	r0, [r3, #0]
 80094a2:	f000 b825 	b.w	80094f0 <_malloc_r>
 80094a6:	bf00      	nop
 80094a8:	200000e8 	.word	0x200000e8

080094ac <sbrk_aligned>:
 80094ac:	b570      	push	{r4, r5, r6, lr}
 80094ae:	4e0f      	ldr	r6, [pc, #60]	@ (80094ec <sbrk_aligned+0x40>)
 80094b0:	460c      	mov	r4, r1
 80094b2:	6831      	ldr	r1, [r6, #0]
 80094b4:	4605      	mov	r5, r0
 80094b6:	b911      	cbnz	r1, 80094be <sbrk_aligned+0x12>
 80094b8:	f001 f816 	bl	800a4e8 <_sbrk_r>
 80094bc:	6030      	str	r0, [r6, #0]
 80094be:	4621      	mov	r1, r4
 80094c0:	4628      	mov	r0, r5
 80094c2:	f001 f811 	bl	800a4e8 <_sbrk_r>
 80094c6:	1c43      	adds	r3, r0, #1
 80094c8:	d103      	bne.n	80094d2 <sbrk_aligned+0x26>
 80094ca:	f04f 34ff 	mov.w	r4, #4294967295
 80094ce:	4620      	mov	r0, r4
 80094d0:	bd70      	pop	{r4, r5, r6, pc}
 80094d2:	1cc4      	adds	r4, r0, #3
 80094d4:	f024 0403 	bic.w	r4, r4, #3
 80094d8:	42a0      	cmp	r0, r4
 80094da:	d0f8      	beq.n	80094ce <sbrk_aligned+0x22>
 80094dc:	1a21      	subs	r1, r4, r0
 80094de:	4628      	mov	r0, r5
 80094e0:	f001 f802 	bl	800a4e8 <_sbrk_r>
 80094e4:	3001      	adds	r0, #1
 80094e6:	d1f2      	bne.n	80094ce <sbrk_aligned+0x22>
 80094e8:	e7ef      	b.n	80094ca <sbrk_aligned+0x1e>
 80094ea:	bf00      	nop
 80094ec:	20000ac8 	.word	0x20000ac8

080094f0 <_malloc_r>:
 80094f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094f4:	1ccd      	adds	r5, r1, #3
 80094f6:	f025 0503 	bic.w	r5, r5, #3
 80094fa:	3508      	adds	r5, #8
 80094fc:	2d0c      	cmp	r5, #12
 80094fe:	bf38      	it	cc
 8009500:	250c      	movcc	r5, #12
 8009502:	2d00      	cmp	r5, #0
 8009504:	4606      	mov	r6, r0
 8009506:	db01      	blt.n	800950c <_malloc_r+0x1c>
 8009508:	42a9      	cmp	r1, r5
 800950a:	d904      	bls.n	8009516 <_malloc_r+0x26>
 800950c:	230c      	movs	r3, #12
 800950e:	6033      	str	r3, [r6, #0]
 8009510:	2000      	movs	r0, #0
 8009512:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009516:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80095ec <_malloc_r+0xfc>
 800951a:	f000 f869 	bl	80095f0 <__malloc_lock>
 800951e:	f8d8 3000 	ldr.w	r3, [r8]
 8009522:	461c      	mov	r4, r3
 8009524:	bb44      	cbnz	r4, 8009578 <_malloc_r+0x88>
 8009526:	4629      	mov	r1, r5
 8009528:	4630      	mov	r0, r6
 800952a:	f7ff ffbf 	bl	80094ac <sbrk_aligned>
 800952e:	1c43      	adds	r3, r0, #1
 8009530:	4604      	mov	r4, r0
 8009532:	d158      	bne.n	80095e6 <_malloc_r+0xf6>
 8009534:	f8d8 4000 	ldr.w	r4, [r8]
 8009538:	4627      	mov	r7, r4
 800953a:	2f00      	cmp	r7, #0
 800953c:	d143      	bne.n	80095c6 <_malloc_r+0xd6>
 800953e:	2c00      	cmp	r4, #0
 8009540:	d04b      	beq.n	80095da <_malloc_r+0xea>
 8009542:	6823      	ldr	r3, [r4, #0]
 8009544:	4639      	mov	r1, r7
 8009546:	4630      	mov	r0, r6
 8009548:	eb04 0903 	add.w	r9, r4, r3
 800954c:	f000 ffcc 	bl	800a4e8 <_sbrk_r>
 8009550:	4581      	cmp	r9, r0
 8009552:	d142      	bne.n	80095da <_malloc_r+0xea>
 8009554:	6821      	ldr	r1, [r4, #0]
 8009556:	1a6d      	subs	r5, r5, r1
 8009558:	4629      	mov	r1, r5
 800955a:	4630      	mov	r0, r6
 800955c:	f7ff ffa6 	bl	80094ac <sbrk_aligned>
 8009560:	3001      	adds	r0, #1
 8009562:	d03a      	beq.n	80095da <_malloc_r+0xea>
 8009564:	6823      	ldr	r3, [r4, #0]
 8009566:	442b      	add	r3, r5
 8009568:	6023      	str	r3, [r4, #0]
 800956a:	f8d8 3000 	ldr.w	r3, [r8]
 800956e:	685a      	ldr	r2, [r3, #4]
 8009570:	bb62      	cbnz	r2, 80095cc <_malloc_r+0xdc>
 8009572:	f8c8 7000 	str.w	r7, [r8]
 8009576:	e00f      	b.n	8009598 <_malloc_r+0xa8>
 8009578:	6822      	ldr	r2, [r4, #0]
 800957a:	1b52      	subs	r2, r2, r5
 800957c:	d420      	bmi.n	80095c0 <_malloc_r+0xd0>
 800957e:	2a0b      	cmp	r2, #11
 8009580:	d917      	bls.n	80095b2 <_malloc_r+0xc2>
 8009582:	1961      	adds	r1, r4, r5
 8009584:	42a3      	cmp	r3, r4
 8009586:	6025      	str	r5, [r4, #0]
 8009588:	bf18      	it	ne
 800958a:	6059      	strne	r1, [r3, #4]
 800958c:	6863      	ldr	r3, [r4, #4]
 800958e:	bf08      	it	eq
 8009590:	f8c8 1000 	streq.w	r1, [r8]
 8009594:	5162      	str	r2, [r4, r5]
 8009596:	604b      	str	r3, [r1, #4]
 8009598:	4630      	mov	r0, r6
 800959a:	f000 f82f 	bl	80095fc <__malloc_unlock>
 800959e:	f104 000b 	add.w	r0, r4, #11
 80095a2:	1d23      	adds	r3, r4, #4
 80095a4:	f020 0007 	bic.w	r0, r0, #7
 80095a8:	1ac2      	subs	r2, r0, r3
 80095aa:	bf1c      	itt	ne
 80095ac:	1a1b      	subne	r3, r3, r0
 80095ae:	50a3      	strne	r3, [r4, r2]
 80095b0:	e7af      	b.n	8009512 <_malloc_r+0x22>
 80095b2:	6862      	ldr	r2, [r4, #4]
 80095b4:	42a3      	cmp	r3, r4
 80095b6:	bf0c      	ite	eq
 80095b8:	f8c8 2000 	streq.w	r2, [r8]
 80095bc:	605a      	strne	r2, [r3, #4]
 80095be:	e7eb      	b.n	8009598 <_malloc_r+0xa8>
 80095c0:	4623      	mov	r3, r4
 80095c2:	6864      	ldr	r4, [r4, #4]
 80095c4:	e7ae      	b.n	8009524 <_malloc_r+0x34>
 80095c6:	463c      	mov	r4, r7
 80095c8:	687f      	ldr	r7, [r7, #4]
 80095ca:	e7b6      	b.n	800953a <_malloc_r+0x4a>
 80095cc:	461a      	mov	r2, r3
 80095ce:	685b      	ldr	r3, [r3, #4]
 80095d0:	42a3      	cmp	r3, r4
 80095d2:	d1fb      	bne.n	80095cc <_malloc_r+0xdc>
 80095d4:	2300      	movs	r3, #0
 80095d6:	6053      	str	r3, [r2, #4]
 80095d8:	e7de      	b.n	8009598 <_malloc_r+0xa8>
 80095da:	230c      	movs	r3, #12
 80095dc:	6033      	str	r3, [r6, #0]
 80095de:	4630      	mov	r0, r6
 80095e0:	f000 f80c 	bl	80095fc <__malloc_unlock>
 80095e4:	e794      	b.n	8009510 <_malloc_r+0x20>
 80095e6:	6005      	str	r5, [r0, #0]
 80095e8:	e7d6      	b.n	8009598 <_malloc_r+0xa8>
 80095ea:	bf00      	nop
 80095ec:	20000acc 	.word	0x20000acc

080095f0 <__malloc_lock>:
 80095f0:	4801      	ldr	r0, [pc, #4]	@ (80095f8 <__malloc_lock+0x8>)
 80095f2:	f7ff b880 	b.w	80086f6 <__retarget_lock_acquire_recursive>
 80095f6:	bf00      	nop
 80095f8:	20000ac4 	.word	0x20000ac4

080095fc <__malloc_unlock>:
 80095fc:	4801      	ldr	r0, [pc, #4]	@ (8009604 <__malloc_unlock+0x8>)
 80095fe:	f7ff b87b 	b.w	80086f8 <__retarget_lock_release_recursive>
 8009602:	bf00      	nop
 8009604:	20000ac4 	.word	0x20000ac4

08009608 <_Balloc>:
 8009608:	b570      	push	{r4, r5, r6, lr}
 800960a:	69c6      	ldr	r6, [r0, #28]
 800960c:	4604      	mov	r4, r0
 800960e:	460d      	mov	r5, r1
 8009610:	b976      	cbnz	r6, 8009630 <_Balloc+0x28>
 8009612:	2010      	movs	r0, #16
 8009614:	f7ff ff42 	bl	800949c <malloc>
 8009618:	4602      	mov	r2, r0
 800961a:	61e0      	str	r0, [r4, #28]
 800961c:	b920      	cbnz	r0, 8009628 <_Balloc+0x20>
 800961e:	4b18      	ldr	r3, [pc, #96]	@ (8009680 <_Balloc+0x78>)
 8009620:	4818      	ldr	r0, [pc, #96]	@ (8009684 <_Balloc+0x7c>)
 8009622:	216b      	movs	r1, #107	@ 0x6b
 8009624:	f7ff f878 	bl	8008718 <__assert_func>
 8009628:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800962c:	6006      	str	r6, [r0, #0]
 800962e:	60c6      	str	r6, [r0, #12]
 8009630:	69e6      	ldr	r6, [r4, #28]
 8009632:	68f3      	ldr	r3, [r6, #12]
 8009634:	b183      	cbz	r3, 8009658 <_Balloc+0x50>
 8009636:	69e3      	ldr	r3, [r4, #28]
 8009638:	68db      	ldr	r3, [r3, #12]
 800963a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800963e:	b9b8      	cbnz	r0, 8009670 <_Balloc+0x68>
 8009640:	2101      	movs	r1, #1
 8009642:	fa01 f605 	lsl.w	r6, r1, r5
 8009646:	1d72      	adds	r2, r6, #5
 8009648:	0092      	lsls	r2, r2, #2
 800964a:	4620      	mov	r0, r4
 800964c:	f000 ff63 	bl	800a516 <_calloc_r>
 8009650:	b160      	cbz	r0, 800966c <_Balloc+0x64>
 8009652:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009656:	e00e      	b.n	8009676 <_Balloc+0x6e>
 8009658:	2221      	movs	r2, #33	@ 0x21
 800965a:	2104      	movs	r1, #4
 800965c:	4620      	mov	r0, r4
 800965e:	f000 ff5a 	bl	800a516 <_calloc_r>
 8009662:	69e3      	ldr	r3, [r4, #28]
 8009664:	60f0      	str	r0, [r6, #12]
 8009666:	68db      	ldr	r3, [r3, #12]
 8009668:	2b00      	cmp	r3, #0
 800966a:	d1e4      	bne.n	8009636 <_Balloc+0x2e>
 800966c:	2000      	movs	r0, #0
 800966e:	bd70      	pop	{r4, r5, r6, pc}
 8009670:	6802      	ldr	r2, [r0, #0]
 8009672:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009676:	2300      	movs	r3, #0
 8009678:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800967c:	e7f7      	b.n	800966e <_Balloc+0x66>
 800967e:	bf00      	nop
 8009680:	0800b17b 	.word	0x0800b17b
 8009684:	0800b1fb 	.word	0x0800b1fb

08009688 <_Bfree>:
 8009688:	b570      	push	{r4, r5, r6, lr}
 800968a:	69c6      	ldr	r6, [r0, #28]
 800968c:	4605      	mov	r5, r0
 800968e:	460c      	mov	r4, r1
 8009690:	b976      	cbnz	r6, 80096b0 <_Bfree+0x28>
 8009692:	2010      	movs	r0, #16
 8009694:	f7ff ff02 	bl	800949c <malloc>
 8009698:	4602      	mov	r2, r0
 800969a:	61e8      	str	r0, [r5, #28]
 800969c:	b920      	cbnz	r0, 80096a8 <_Bfree+0x20>
 800969e:	4b09      	ldr	r3, [pc, #36]	@ (80096c4 <_Bfree+0x3c>)
 80096a0:	4809      	ldr	r0, [pc, #36]	@ (80096c8 <_Bfree+0x40>)
 80096a2:	218f      	movs	r1, #143	@ 0x8f
 80096a4:	f7ff f838 	bl	8008718 <__assert_func>
 80096a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80096ac:	6006      	str	r6, [r0, #0]
 80096ae:	60c6      	str	r6, [r0, #12]
 80096b0:	b13c      	cbz	r4, 80096c2 <_Bfree+0x3a>
 80096b2:	69eb      	ldr	r3, [r5, #28]
 80096b4:	6862      	ldr	r2, [r4, #4]
 80096b6:	68db      	ldr	r3, [r3, #12]
 80096b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80096bc:	6021      	str	r1, [r4, #0]
 80096be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80096c2:	bd70      	pop	{r4, r5, r6, pc}
 80096c4:	0800b17b 	.word	0x0800b17b
 80096c8:	0800b1fb 	.word	0x0800b1fb

080096cc <__multadd>:
 80096cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096d0:	690d      	ldr	r5, [r1, #16]
 80096d2:	4607      	mov	r7, r0
 80096d4:	460c      	mov	r4, r1
 80096d6:	461e      	mov	r6, r3
 80096d8:	f101 0c14 	add.w	ip, r1, #20
 80096dc:	2000      	movs	r0, #0
 80096de:	f8dc 3000 	ldr.w	r3, [ip]
 80096e2:	b299      	uxth	r1, r3
 80096e4:	fb02 6101 	mla	r1, r2, r1, r6
 80096e8:	0c1e      	lsrs	r6, r3, #16
 80096ea:	0c0b      	lsrs	r3, r1, #16
 80096ec:	fb02 3306 	mla	r3, r2, r6, r3
 80096f0:	b289      	uxth	r1, r1
 80096f2:	3001      	adds	r0, #1
 80096f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80096f8:	4285      	cmp	r5, r0
 80096fa:	f84c 1b04 	str.w	r1, [ip], #4
 80096fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009702:	dcec      	bgt.n	80096de <__multadd+0x12>
 8009704:	b30e      	cbz	r6, 800974a <__multadd+0x7e>
 8009706:	68a3      	ldr	r3, [r4, #8]
 8009708:	42ab      	cmp	r3, r5
 800970a:	dc19      	bgt.n	8009740 <__multadd+0x74>
 800970c:	6861      	ldr	r1, [r4, #4]
 800970e:	4638      	mov	r0, r7
 8009710:	3101      	adds	r1, #1
 8009712:	f7ff ff79 	bl	8009608 <_Balloc>
 8009716:	4680      	mov	r8, r0
 8009718:	b928      	cbnz	r0, 8009726 <__multadd+0x5a>
 800971a:	4602      	mov	r2, r0
 800971c:	4b0c      	ldr	r3, [pc, #48]	@ (8009750 <__multadd+0x84>)
 800971e:	480d      	ldr	r0, [pc, #52]	@ (8009754 <__multadd+0x88>)
 8009720:	21ba      	movs	r1, #186	@ 0xba
 8009722:	f7fe fff9 	bl	8008718 <__assert_func>
 8009726:	6922      	ldr	r2, [r4, #16]
 8009728:	3202      	adds	r2, #2
 800972a:	f104 010c 	add.w	r1, r4, #12
 800972e:	0092      	lsls	r2, r2, #2
 8009730:	300c      	adds	r0, #12
 8009732:	f7fe ffe2 	bl	80086fa <memcpy>
 8009736:	4621      	mov	r1, r4
 8009738:	4638      	mov	r0, r7
 800973a:	f7ff ffa5 	bl	8009688 <_Bfree>
 800973e:	4644      	mov	r4, r8
 8009740:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009744:	3501      	adds	r5, #1
 8009746:	615e      	str	r6, [r3, #20]
 8009748:	6125      	str	r5, [r4, #16]
 800974a:	4620      	mov	r0, r4
 800974c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009750:	0800b1ea 	.word	0x0800b1ea
 8009754:	0800b1fb 	.word	0x0800b1fb

08009758 <__hi0bits>:
 8009758:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800975c:	4603      	mov	r3, r0
 800975e:	bf36      	itet	cc
 8009760:	0403      	lslcc	r3, r0, #16
 8009762:	2000      	movcs	r0, #0
 8009764:	2010      	movcc	r0, #16
 8009766:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800976a:	bf3c      	itt	cc
 800976c:	021b      	lslcc	r3, r3, #8
 800976e:	3008      	addcc	r0, #8
 8009770:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009774:	bf3c      	itt	cc
 8009776:	011b      	lslcc	r3, r3, #4
 8009778:	3004      	addcc	r0, #4
 800977a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800977e:	bf3c      	itt	cc
 8009780:	009b      	lslcc	r3, r3, #2
 8009782:	3002      	addcc	r0, #2
 8009784:	2b00      	cmp	r3, #0
 8009786:	db05      	blt.n	8009794 <__hi0bits+0x3c>
 8009788:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800978c:	f100 0001 	add.w	r0, r0, #1
 8009790:	bf08      	it	eq
 8009792:	2020      	moveq	r0, #32
 8009794:	4770      	bx	lr

08009796 <__lo0bits>:
 8009796:	6803      	ldr	r3, [r0, #0]
 8009798:	4602      	mov	r2, r0
 800979a:	f013 0007 	ands.w	r0, r3, #7
 800979e:	d00b      	beq.n	80097b8 <__lo0bits+0x22>
 80097a0:	07d9      	lsls	r1, r3, #31
 80097a2:	d421      	bmi.n	80097e8 <__lo0bits+0x52>
 80097a4:	0798      	lsls	r0, r3, #30
 80097a6:	bf49      	itett	mi
 80097a8:	085b      	lsrmi	r3, r3, #1
 80097aa:	089b      	lsrpl	r3, r3, #2
 80097ac:	2001      	movmi	r0, #1
 80097ae:	6013      	strmi	r3, [r2, #0]
 80097b0:	bf5c      	itt	pl
 80097b2:	6013      	strpl	r3, [r2, #0]
 80097b4:	2002      	movpl	r0, #2
 80097b6:	4770      	bx	lr
 80097b8:	b299      	uxth	r1, r3
 80097ba:	b909      	cbnz	r1, 80097c0 <__lo0bits+0x2a>
 80097bc:	0c1b      	lsrs	r3, r3, #16
 80097be:	2010      	movs	r0, #16
 80097c0:	b2d9      	uxtb	r1, r3
 80097c2:	b909      	cbnz	r1, 80097c8 <__lo0bits+0x32>
 80097c4:	3008      	adds	r0, #8
 80097c6:	0a1b      	lsrs	r3, r3, #8
 80097c8:	0719      	lsls	r1, r3, #28
 80097ca:	bf04      	itt	eq
 80097cc:	091b      	lsreq	r3, r3, #4
 80097ce:	3004      	addeq	r0, #4
 80097d0:	0799      	lsls	r1, r3, #30
 80097d2:	bf04      	itt	eq
 80097d4:	089b      	lsreq	r3, r3, #2
 80097d6:	3002      	addeq	r0, #2
 80097d8:	07d9      	lsls	r1, r3, #31
 80097da:	d403      	bmi.n	80097e4 <__lo0bits+0x4e>
 80097dc:	085b      	lsrs	r3, r3, #1
 80097de:	f100 0001 	add.w	r0, r0, #1
 80097e2:	d003      	beq.n	80097ec <__lo0bits+0x56>
 80097e4:	6013      	str	r3, [r2, #0]
 80097e6:	4770      	bx	lr
 80097e8:	2000      	movs	r0, #0
 80097ea:	4770      	bx	lr
 80097ec:	2020      	movs	r0, #32
 80097ee:	4770      	bx	lr

080097f0 <__i2b>:
 80097f0:	b510      	push	{r4, lr}
 80097f2:	460c      	mov	r4, r1
 80097f4:	2101      	movs	r1, #1
 80097f6:	f7ff ff07 	bl	8009608 <_Balloc>
 80097fa:	4602      	mov	r2, r0
 80097fc:	b928      	cbnz	r0, 800980a <__i2b+0x1a>
 80097fe:	4b05      	ldr	r3, [pc, #20]	@ (8009814 <__i2b+0x24>)
 8009800:	4805      	ldr	r0, [pc, #20]	@ (8009818 <__i2b+0x28>)
 8009802:	f240 1145 	movw	r1, #325	@ 0x145
 8009806:	f7fe ff87 	bl	8008718 <__assert_func>
 800980a:	2301      	movs	r3, #1
 800980c:	6144      	str	r4, [r0, #20]
 800980e:	6103      	str	r3, [r0, #16]
 8009810:	bd10      	pop	{r4, pc}
 8009812:	bf00      	nop
 8009814:	0800b1ea 	.word	0x0800b1ea
 8009818:	0800b1fb 	.word	0x0800b1fb

0800981c <__multiply>:
 800981c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009820:	4617      	mov	r7, r2
 8009822:	690a      	ldr	r2, [r1, #16]
 8009824:	693b      	ldr	r3, [r7, #16]
 8009826:	429a      	cmp	r2, r3
 8009828:	bfa8      	it	ge
 800982a:	463b      	movge	r3, r7
 800982c:	4689      	mov	r9, r1
 800982e:	bfa4      	itt	ge
 8009830:	460f      	movge	r7, r1
 8009832:	4699      	movge	r9, r3
 8009834:	693d      	ldr	r5, [r7, #16]
 8009836:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800983a:	68bb      	ldr	r3, [r7, #8]
 800983c:	6879      	ldr	r1, [r7, #4]
 800983e:	eb05 060a 	add.w	r6, r5, sl
 8009842:	42b3      	cmp	r3, r6
 8009844:	b085      	sub	sp, #20
 8009846:	bfb8      	it	lt
 8009848:	3101      	addlt	r1, #1
 800984a:	f7ff fedd 	bl	8009608 <_Balloc>
 800984e:	b930      	cbnz	r0, 800985e <__multiply+0x42>
 8009850:	4602      	mov	r2, r0
 8009852:	4b41      	ldr	r3, [pc, #260]	@ (8009958 <__multiply+0x13c>)
 8009854:	4841      	ldr	r0, [pc, #260]	@ (800995c <__multiply+0x140>)
 8009856:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800985a:	f7fe ff5d 	bl	8008718 <__assert_func>
 800985e:	f100 0414 	add.w	r4, r0, #20
 8009862:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009866:	4623      	mov	r3, r4
 8009868:	2200      	movs	r2, #0
 800986a:	4573      	cmp	r3, lr
 800986c:	d320      	bcc.n	80098b0 <__multiply+0x94>
 800986e:	f107 0814 	add.w	r8, r7, #20
 8009872:	f109 0114 	add.w	r1, r9, #20
 8009876:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800987a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800987e:	9302      	str	r3, [sp, #8]
 8009880:	1beb      	subs	r3, r5, r7
 8009882:	3b15      	subs	r3, #21
 8009884:	f023 0303 	bic.w	r3, r3, #3
 8009888:	3304      	adds	r3, #4
 800988a:	3715      	adds	r7, #21
 800988c:	42bd      	cmp	r5, r7
 800988e:	bf38      	it	cc
 8009890:	2304      	movcc	r3, #4
 8009892:	9301      	str	r3, [sp, #4]
 8009894:	9b02      	ldr	r3, [sp, #8]
 8009896:	9103      	str	r1, [sp, #12]
 8009898:	428b      	cmp	r3, r1
 800989a:	d80c      	bhi.n	80098b6 <__multiply+0x9a>
 800989c:	2e00      	cmp	r6, #0
 800989e:	dd03      	ble.n	80098a8 <__multiply+0x8c>
 80098a0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d055      	beq.n	8009954 <__multiply+0x138>
 80098a8:	6106      	str	r6, [r0, #16]
 80098aa:	b005      	add	sp, #20
 80098ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098b0:	f843 2b04 	str.w	r2, [r3], #4
 80098b4:	e7d9      	b.n	800986a <__multiply+0x4e>
 80098b6:	f8b1 a000 	ldrh.w	sl, [r1]
 80098ba:	f1ba 0f00 	cmp.w	sl, #0
 80098be:	d01f      	beq.n	8009900 <__multiply+0xe4>
 80098c0:	46c4      	mov	ip, r8
 80098c2:	46a1      	mov	r9, r4
 80098c4:	2700      	movs	r7, #0
 80098c6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80098ca:	f8d9 3000 	ldr.w	r3, [r9]
 80098ce:	fa1f fb82 	uxth.w	fp, r2
 80098d2:	b29b      	uxth	r3, r3
 80098d4:	fb0a 330b 	mla	r3, sl, fp, r3
 80098d8:	443b      	add	r3, r7
 80098da:	f8d9 7000 	ldr.w	r7, [r9]
 80098de:	0c12      	lsrs	r2, r2, #16
 80098e0:	0c3f      	lsrs	r7, r7, #16
 80098e2:	fb0a 7202 	mla	r2, sl, r2, r7
 80098e6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80098ea:	b29b      	uxth	r3, r3
 80098ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80098f0:	4565      	cmp	r5, ip
 80098f2:	f849 3b04 	str.w	r3, [r9], #4
 80098f6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80098fa:	d8e4      	bhi.n	80098c6 <__multiply+0xaa>
 80098fc:	9b01      	ldr	r3, [sp, #4]
 80098fe:	50e7      	str	r7, [r4, r3]
 8009900:	9b03      	ldr	r3, [sp, #12]
 8009902:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009906:	3104      	adds	r1, #4
 8009908:	f1b9 0f00 	cmp.w	r9, #0
 800990c:	d020      	beq.n	8009950 <__multiply+0x134>
 800990e:	6823      	ldr	r3, [r4, #0]
 8009910:	4647      	mov	r7, r8
 8009912:	46a4      	mov	ip, r4
 8009914:	f04f 0a00 	mov.w	sl, #0
 8009918:	f8b7 b000 	ldrh.w	fp, [r7]
 800991c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009920:	fb09 220b 	mla	r2, r9, fp, r2
 8009924:	4452      	add	r2, sl
 8009926:	b29b      	uxth	r3, r3
 8009928:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800992c:	f84c 3b04 	str.w	r3, [ip], #4
 8009930:	f857 3b04 	ldr.w	r3, [r7], #4
 8009934:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009938:	f8bc 3000 	ldrh.w	r3, [ip]
 800993c:	fb09 330a 	mla	r3, r9, sl, r3
 8009940:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009944:	42bd      	cmp	r5, r7
 8009946:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800994a:	d8e5      	bhi.n	8009918 <__multiply+0xfc>
 800994c:	9a01      	ldr	r2, [sp, #4]
 800994e:	50a3      	str	r3, [r4, r2]
 8009950:	3404      	adds	r4, #4
 8009952:	e79f      	b.n	8009894 <__multiply+0x78>
 8009954:	3e01      	subs	r6, #1
 8009956:	e7a1      	b.n	800989c <__multiply+0x80>
 8009958:	0800b1ea 	.word	0x0800b1ea
 800995c:	0800b1fb 	.word	0x0800b1fb

08009960 <__pow5mult>:
 8009960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009964:	4615      	mov	r5, r2
 8009966:	f012 0203 	ands.w	r2, r2, #3
 800996a:	4607      	mov	r7, r0
 800996c:	460e      	mov	r6, r1
 800996e:	d007      	beq.n	8009980 <__pow5mult+0x20>
 8009970:	4c25      	ldr	r4, [pc, #148]	@ (8009a08 <__pow5mult+0xa8>)
 8009972:	3a01      	subs	r2, #1
 8009974:	2300      	movs	r3, #0
 8009976:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800997a:	f7ff fea7 	bl	80096cc <__multadd>
 800997e:	4606      	mov	r6, r0
 8009980:	10ad      	asrs	r5, r5, #2
 8009982:	d03d      	beq.n	8009a00 <__pow5mult+0xa0>
 8009984:	69fc      	ldr	r4, [r7, #28]
 8009986:	b97c      	cbnz	r4, 80099a8 <__pow5mult+0x48>
 8009988:	2010      	movs	r0, #16
 800998a:	f7ff fd87 	bl	800949c <malloc>
 800998e:	4602      	mov	r2, r0
 8009990:	61f8      	str	r0, [r7, #28]
 8009992:	b928      	cbnz	r0, 80099a0 <__pow5mult+0x40>
 8009994:	4b1d      	ldr	r3, [pc, #116]	@ (8009a0c <__pow5mult+0xac>)
 8009996:	481e      	ldr	r0, [pc, #120]	@ (8009a10 <__pow5mult+0xb0>)
 8009998:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800999c:	f7fe febc 	bl	8008718 <__assert_func>
 80099a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80099a4:	6004      	str	r4, [r0, #0]
 80099a6:	60c4      	str	r4, [r0, #12]
 80099a8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80099ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80099b0:	b94c      	cbnz	r4, 80099c6 <__pow5mult+0x66>
 80099b2:	f240 2171 	movw	r1, #625	@ 0x271
 80099b6:	4638      	mov	r0, r7
 80099b8:	f7ff ff1a 	bl	80097f0 <__i2b>
 80099bc:	2300      	movs	r3, #0
 80099be:	f8c8 0008 	str.w	r0, [r8, #8]
 80099c2:	4604      	mov	r4, r0
 80099c4:	6003      	str	r3, [r0, #0]
 80099c6:	f04f 0900 	mov.w	r9, #0
 80099ca:	07eb      	lsls	r3, r5, #31
 80099cc:	d50a      	bpl.n	80099e4 <__pow5mult+0x84>
 80099ce:	4631      	mov	r1, r6
 80099d0:	4622      	mov	r2, r4
 80099d2:	4638      	mov	r0, r7
 80099d4:	f7ff ff22 	bl	800981c <__multiply>
 80099d8:	4631      	mov	r1, r6
 80099da:	4680      	mov	r8, r0
 80099dc:	4638      	mov	r0, r7
 80099de:	f7ff fe53 	bl	8009688 <_Bfree>
 80099e2:	4646      	mov	r6, r8
 80099e4:	106d      	asrs	r5, r5, #1
 80099e6:	d00b      	beq.n	8009a00 <__pow5mult+0xa0>
 80099e8:	6820      	ldr	r0, [r4, #0]
 80099ea:	b938      	cbnz	r0, 80099fc <__pow5mult+0x9c>
 80099ec:	4622      	mov	r2, r4
 80099ee:	4621      	mov	r1, r4
 80099f0:	4638      	mov	r0, r7
 80099f2:	f7ff ff13 	bl	800981c <__multiply>
 80099f6:	6020      	str	r0, [r4, #0]
 80099f8:	f8c0 9000 	str.w	r9, [r0]
 80099fc:	4604      	mov	r4, r0
 80099fe:	e7e4      	b.n	80099ca <__pow5mult+0x6a>
 8009a00:	4630      	mov	r0, r6
 8009a02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a06:	bf00      	nop
 8009a08:	0800b270 	.word	0x0800b270
 8009a0c:	0800b17b 	.word	0x0800b17b
 8009a10:	0800b1fb 	.word	0x0800b1fb

08009a14 <__lshift>:
 8009a14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a18:	460c      	mov	r4, r1
 8009a1a:	6849      	ldr	r1, [r1, #4]
 8009a1c:	6923      	ldr	r3, [r4, #16]
 8009a1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009a22:	68a3      	ldr	r3, [r4, #8]
 8009a24:	4607      	mov	r7, r0
 8009a26:	4691      	mov	r9, r2
 8009a28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009a2c:	f108 0601 	add.w	r6, r8, #1
 8009a30:	42b3      	cmp	r3, r6
 8009a32:	db0b      	blt.n	8009a4c <__lshift+0x38>
 8009a34:	4638      	mov	r0, r7
 8009a36:	f7ff fde7 	bl	8009608 <_Balloc>
 8009a3a:	4605      	mov	r5, r0
 8009a3c:	b948      	cbnz	r0, 8009a52 <__lshift+0x3e>
 8009a3e:	4602      	mov	r2, r0
 8009a40:	4b28      	ldr	r3, [pc, #160]	@ (8009ae4 <__lshift+0xd0>)
 8009a42:	4829      	ldr	r0, [pc, #164]	@ (8009ae8 <__lshift+0xd4>)
 8009a44:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009a48:	f7fe fe66 	bl	8008718 <__assert_func>
 8009a4c:	3101      	adds	r1, #1
 8009a4e:	005b      	lsls	r3, r3, #1
 8009a50:	e7ee      	b.n	8009a30 <__lshift+0x1c>
 8009a52:	2300      	movs	r3, #0
 8009a54:	f100 0114 	add.w	r1, r0, #20
 8009a58:	f100 0210 	add.w	r2, r0, #16
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	4553      	cmp	r3, sl
 8009a60:	db33      	blt.n	8009aca <__lshift+0xb6>
 8009a62:	6920      	ldr	r0, [r4, #16]
 8009a64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009a68:	f104 0314 	add.w	r3, r4, #20
 8009a6c:	f019 091f 	ands.w	r9, r9, #31
 8009a70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009a74:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009a78:	d02b      	beq.n	8009ad2 <__lshift+0xbe>
 8009a7a:	f1c9 0e20 	rsb	lr, r9, #32
 8009a7e:	468a      	mov	sl, r1
 8009a80:	2200      	movs	r2, #0
 8009a82:	6818      	ldr	r0, [r3, #0]
 8009a84:	fa00 f009 	lsl.w	r0, r0, r9
 8009a88:	4310      	orrs	r0, r2
 8009a8a:	f84a 0b04 	str.w	r0, [sl], #4
 8009a8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a92:	459c      	cmp	ip, r3
 8009a94:	fa22 f20e 	lsr.w	r2, r2, lr
 8009a98:	d8f3      	bhi.n	8009a82 <__lshift+0x6e>
 8009a9a:	ebac 0304 	sub.w	r3, ip, r4
 8009a9e:	3b15      	subs	r3, #21
 8009aa0:	f023 0303 	bic.w	r3, r3, #3
 8009aa4:	3304      	adds	r3, #4
 8009aa6:	f104 0015 	add.w	r0, r4, #21
 8009aaa:	4560      	cmp	r0, ip
 8009aac:	bf88      	it	hi
 8009aae:	2304      	movhi	r3, #4
 8009ab0:	50ca      	str	r2, [r1, r3]
 8009ab2:	b10a      	cbz	r2, 8009ab8 <__lshift+0xa4>
 8009ab4:	f108 0602 	add.w	r6, r8, #2
 8009ab8:	3e01      	subs	r6, #1
 8009aba:	4638      	mov	r0, r7
 8009abc:	612e      	str	r6, [r5, #16]
 8009abe:	4621      	mov	r1, r4
 8009ac0:	f7ff fde2 	bl	8009688 <_Bfree>
 8009ac4:	4628      	mov	r0, r5
 8009ac6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009aca:	f842 0f04 	str.w	r0, [r2, #4]!
 8009ace:	3301      	adds	r3, #1
 8009ad0:	e7c5      	b.n	8009a5e <__lshift+0x4a>
 8009ad2:	3904      	subs	r1, #4
 8009ad4:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ad8:	f841 2f04 	str.w	r2, [r1, #4]!
 8009adc:	459c      	cmp	ip, r3
 8009ade:	d8f9      	bhi.n	8009ad4 <__lshift+0xc0>
 8009ae0:	e7ea      	b.n	8009ab8 <__lshift+0xa4>
 8009ae2:	bf00      	nop
 8009ae4:	0800b1ea 	.word	0x0800b1ea
 8009ae8:	0800b1fb 	.word	0x0800b1fb

08009aec <__mcmp>:
 8009aec:	690a      	ldr	r2, [r1, #16]
 8009aee:	4603      	mov	r3, r0
 8009af0:	6900      	ldr	r0, [r0, #16]
 8009af2:	1a80      	subs	r0, r0, r2
 8009af4:	b530      	push	{r4, r5, lr}
 8009af6:	d10e      	bne.n	8009b16 <__mcmp+0x2a>
 8009af8:	3314      	adds	r3, #20
 8009afa:	3114      	adds	r1, #20
 8009afc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009b00:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009b04:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009b08:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009b0c:	4295      	cmp	r5, r2
 8009b0e:	d003      	beq.n	8009b18 <__mcmp+0x2c>
 8009b10:	d205      	bcs.n	8009b1e <__mcmp+0x32>
 8009b12:	f04f 30ff 	mov.w	r0, #4294967295
 8009b16:	bd30      	pop	{r4, r5, pc}
 8009b18:	42a3      	cmp	r3, r4
 8009b1a:	d3f3      	bcc.n	8009b04 <__mcmp+0x18>
 8009b1c:	e7fb      	b.n	8009b16 <__mcmp+0x2a>
 8009b1e:	2001      	movs	r0, #1
 8009b20:	e7f9      	b.n	8009b16 <__mcmp+0x2a>
	...

08009b24 <__mdiff>:
 8009b24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b28:	4689      	mov	r9, r1
 8009b2a:	4606      	mov	r6, r0
 8009b2c:	4611      	mov	r1, r2
 8009b2e:	4648      	mov	r0, r9
 8009b30:	4614      	mov	r4, r2
 8009b32:	f7ff ffdb 	bl	8009aec <__mcmp>
 8009b36:	1e05      	subs	r5, r0, #0
 8009b38:	d112      	bne.n	8009b60 <__mdiff+0x3c>
 8009b3a:	4629      	mov	r1, r5
 8009b3c:	4630      	mov	r0, r6
 8009b3e:	f7ff fd63 	bl	8009608 <_Balloc>
 8009b42:	4602      	mov	r2, r0
 8009b44:	b928      	cbnz	r0, 8009b52 <__mdiff+0x2e>
 8009b46:	4b3f      	ldr	r3, [pc, #252]	@ (8009c44 <__mdiff+0x120>)
 8009b48:	f240 2137 	movw	r1, #567	@ 0x237
 8009b4c:	483e      	ldr	r0, [pc, #248]	@ (8009c48 <__mdiff+0x124>)
 8009b4e:	f7fe fde3 	bl	8008718 <__assert_func>
 8009b52:	2301      	movs	r3, #1
 8009b54:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009b58:	4610      	mov	r0, r2
 8009b5a:	b003      	add	sp, #12
 8009b5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b60:	bfbc      	itt	lt
 8009b62:	464b      	movlt	r3, r9
 8009b64:	46a1      	movlt	r9, r4
 8009b66:	4630      	mov	r0, r6
 8009b68:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009b6c:	bfba      	itte	lt
 8009b6e:	461c      	movlt	r4, r3
 8009b70:	2501      	movlt	r5, #1
 8009b72:	2500      	movge	r5, #0
 8009b74:	f7ff fd48 	bl	8009608 <_Balloc>
 8009b78:	4602      	mov	r2, r0
 8009b7a:	b918      	cbnz	r0, 8009b84 <__mdiff+0x60>
 8009b7c:	4b31      	ldr	r3, [pc, #196]	@ (8009c44 <__mdiff+0x120>)
 8009b7e:	f240 2145 	movw	r1, #581	@ 0x245
 8009b82:	e7e3      	b.n	8009b4c <__mdiff+0x28>
 8009b84:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009b88:	6926      	ldr	r6, [r4, #16]
 8009b8a:	60c5      	str	r5, [r0, #12]
 8009b8c:	f109 0310 	add.w	r3, r9, #16
 8009b90:	f109 0514 	add.w	r5, r9, #20
 8009b94:	f104 0e14 	add.w	lr, r4, #20
 8009b98:	f100 0b14 	add.w	fp, r0, #20
 8009b9c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009ba0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009ba4:	9301      	str	r3, [sp, #4]
 8009ba6:	46d9      	mov	r9, fp
 8009ba8:	f04f 0c00 	mov.w	ip, #0
 8009bac:	9b01      	ldr	r3, [sp, #4]
 8009bae:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009bb2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009bb6:	9301      	str	r3, [sp, #4]
 8009bb8:	fa1f f38a 	uxth.w	r3, sl
 8009bbc:	4619      	mov	r1, r3
 8009bbe:	b283      	uxth	r3, r0
 8009bc0:	1acb      	subs	r3, r1, r3
 8009bc2:	0c00      	lsrs	r0, r0, #16
 8009bc4:	4463      	add	r3, ip
 8009bc6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009bca:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009bce:	b29b      	uxth	r3, r3
 8009bd0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009bd4:	4576      	cmp	r6, lr
 8009bd6:	f849 3b04 	str.w	r3, [r9], #4
 8009bda:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009bde:	d8e5      	bhi.n	8009bac <__mdiff+0x88>
 8009be0:	1b33      	subs	r3, r6, r4
 8009be2:	3b15      	subs	r3, #21
 8009be4:	f023 0303 	bic.w	r3, r3, #3
 8009be8:	3415      	adds	r4, #21
 8009bea:	3304      	adds	r3, #4
 8009bec:	42a6      	cmp	r6, r4
 8009bee:	bf38      	it	cc
 8009bf0:	2304      	movcc	r3, #4
 8009bf2:	441d      	add	r5, r3
 8009bf4:	445b      	add	r3, fp
 8009bf6:	461e      	mov	r6, r3
 8009bf8:	462c      	mov	r4, r5
 8009bfa:	4544      	cmp	r4, r8
 8009bfc:	d30e      	bcc.n	8009c1c <__mdiff+0xf8>
 8009bfe:	f108 0103 	add.w	r1, r8, #3
 8009c02:	1b49      	subs	r1, r1, r5
 8009c04:	f021 0103 	bic.w	r1, r1, #3
 8009c08:	3d03      	subs	r5, #3
 8009c0a:	45a8      	cmp	r8, r5
 8009c0c:	bf38      	it	cc
 8009c0e:	2100      	movcc	r1, #0
 8009c10:	440b      	add	r3, r1
 8009c12:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009c16:	b191      	cbz	r1, 8009c3e <__mdiff+0x11a>
 8009c18:	6117      	str	r7, [r2, #16]
 8009c1a:	e79d      	b.n	8009b58 <__mdiff+0x34>
 8009c1c:	f854 1b04 	ldr.w	r1, [r4], #4
 8009c20:	46e6      	mov	lr, ip
 8009c22:	0c08      	lsrs	r0, r1, #16
 8009c24:	fa1c fc81 	uxtah	ip, ip, r1
 8009c28:	4471      	add	r1, lr
 8009c2a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009c2e:	b289      	uxth	r1, r1
 8009c30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009c34:	f846 1b04 	str.w	r1, [r6], #4
 8009c38:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009c3c:	e7dd      	b.n	8009bfa <__mdiff+0xd6>
 8009c3e:	3f01      	subs	r7, #1
 8009c40:	e7e7      	b.n	8009c12 <__mdiff+0xee>
 8009c42:	bf00      	nop
 8009c44:	0800b1ea 	.word	0x0800b1ea
 8009c48:	0800b1fb 	.word	0x0800b1fb

08009c4c <__d2b>:
 8009c4c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009c50:	460f      	mov	r7, r1
 8009c52:	2101      	movs	r1, #1
 8009c54:	ec59 8b10 	vmov	r8, r9, d0
 8009c58:	4616      	mov	r6, r2
 8009c5a:	f7ff fcd5 	bl	8009608 <_Balloc>
 8009c5e:	4604      	mov	r4, r0
 8009c60:	b930      	cbnz	r0, 8009c70 <__d2b+0x24>
 8009c62:	4602      	mov	r2, r0
 8009c64:	4b23      	ldr	r3, [pc, #140]	@ (8009cf4 <__d2b+0xa8>)
 8009c66:	4824      	ldr	r0, [pc, #144]	@ (8009cf8 <__d2b+0xac>)
 8009c68:	f240 310f 	movw	r1, #783	@ 0x30f
 8009c6c:	f7fe fd54 	bl	8008718 <__assert_func>
 8009c70:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009c74:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009c78:	b10d      	cbz	r5, 8009c7e <__d2b+0x32>
 8009c7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009c7e:	9301      	str	r3, [sp, #4]
 8009c80:	f1b8 0300 	subs.w	r3, r8, #0
 8009c84:	d023      	beq.n	8009cce <__d2b+0x82>
 8009c86:	4668      	mov	r0, sp
 8009c88:	9300      	str	r3, [sp, #0]
 8009c8a:	f7ff fd84 	bl	8009796 <__lo0bits>
 8009c8e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009c92:	b1d0      	cbz	r0, 8009cca <__d2b+0x7e>
 8009c94:	f1c0 0320 	rsb	r3, r0, #32
 8009c98:	fa02 f303 	lsl.w	r3, r2, r3
 8009c9c:	430b      	orrs	r3, r1
 8009c9e:	40c2      	lsrs	r2, r0
 8009ca0:	6163      	str	r3, [r4, #20]
 8009ca2:	9201      	str	r2, [sp, #4]
 8009ca4:	9b01      	ldr	r3, [sp, #4]
 8009ca6:	61a3      	str	r3, [r4, #24]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	bf0c      	ite	eq
 8009cac:	2201      	moveq	r2, #1
 8009cae:	2202      	movne	r2, #2
 8009cb0:	6122      	str	r2, [r4, #16]
 8009cb2:	b1a5      	cbz	r5, 8009cde <__d2b+0x92>
 8009cb4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009cb8:	4405      	add	r5, r0
 8009cba:	603d      	str	r5, [r7, #0]
 8009cbc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009cc0:	6030      	str	r0, [r6, #0]
 8009cc2:	4620      	mov	r0, r4
 8009cc4:	b003      	add	sp, #12
 8009cc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009cca:	6161      	str	r1, [r4, #20]
 8009ccc:	e7ea      	b.n	8009ca4 <__d2b+0x58>
 8009cce:	a801      	add	r0, sp, #4
 8009cd0:	f7ff fd61 	bl	8009796 <__lo0bits>
 8009cd4:	9b01      	ldr	r3, [sp, #4]
 8009cd6:	6163      	str	r3, [r4, #20]
 8009cd8:	3020      	adds	r0, #32
 8009cda:	2201      	movs	r2, #1
 8009cdc:	e7e8      	b.n	8009cb0 <__d2b+0x64>
 8009cde:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009ce2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009ce6:	6038      	str	r0, [r7, #0]
 8009ce8:	6918      	ldr	r0, [r3, #16]
 8009cea:	f7ff fd35 	bl	8009758 <__hi0bits>
 8009cee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009cf2:	e7e5      	b.n	8009cc0 <__d2b+0x74>
 8009cf4:	0800b1ea 	.word	0x0800b1ea
 8009cf8:	0800b1fb 	.word	0x0800b1fb

08009cfc <__ssputs_r>:
 8009cfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d00:	688e      	ldr	r6, [r1, #8]
 8009d02:	461f      	mov	r7, r3
 8009d04:	42be      	cmp	r6, r7
 8009d06:	680b      	ldr	r3, [r1, #0]
 8009d08:	4682      	mov	sl, r0
 8009d0a:	460c      	mov	r4, r1
 8009d0c:	4690      	mov	r8, r2
 8009d0e:	d82d      	bhi.n	8009d6c <__ssputs_r+0x70>
 8009d10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009d14:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009d18:	d026      	beq.n	8009d68 <__ssputs_r+0x6c>
 8009d1a:	6965      	ldr	r5, [r4, #20]
 8009d1c:	6909      	ldr	r1, [r1, #16]
 8009d1e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009d22:	eba3 0901 	sub.w	r9, r3, r1
 8009d26:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009d2a:	1c7b      	adds	r3, r7, #1
 8009d2c:	444b      	add	r3, r9
 8009d2e:	106d      	asrs	r5, r5, #1
 8009d30:	429d      	cmp	r5, r3
 8009d32:	bf38      	it	cc
 8009d34:	461d      	movcc	r5, r3
 8009d36:	0553      	lsls	r3, r2, #21
 8009d38:	d527      	bpl.n	8009d8a <__ssputs_r+0x8e>
 8009d3a:	4629      	mov	r1, r5
 8009d3c:	f7ff fbd8 	bl	80094f0 <_malloc_r>
 8009d40:	4606      	mov	r6, r0
 8009d42:	b360      	cbz	r0, 8009d9e <__ssputs_r+0xa2>
 8009d44:	6921      	ldr	r1, [r4, #16]
 8009d46:	464a      	mov	r2, r9
 8009d48:	f7fe fcd7 	bl	80086fa <memcpy>
 8009d4c:	89a3      	ldrh	r3, [r4, #12]
 8009d4e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009d52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d56:	81a3      	strh	r3, [r4, #12]
 8009d58:	6126      	str	r6, [r4, #16]
 8009d5a:	6165      	str	r5, [r4, #20]
 8009d5c:	444e      	add	r6, r9
 8009d5e:	eba5 0509 	sub.w	r5, r5, r9
 8009d62:	6026      	str	r6, [r4, #0]
 8009d64:	60a5      	str	r5, [r4, #8]
 8009d66:	463e      	mov	r6, r7
 8009d68:	42be      	cmp	r6, r7
 8009d6a:	d900      	bls.n	8009d6e <__ssputs_r+0x72>
 8009d6c:	463e      	mov	r6, r7
 8009d6e:	6820      	ldr	r0, [r4, #0]
 8009d70:	4632      	mov	r2, r6
 8009d72:	4641      	mov	r1, r8
 8009d74:	f000 fb7c 	bl	800a470 <memmove>
 8009d78:	68a3      	ldr	r3, [r4, #8]
 8009d7a:	1b9b      	subs	r3, r3, r6
 8009d7c:	60a3      	str	r3, [r4, #8]
 8009d7e:	6823      	ldr	r3, [r4, #0]
 8009d80:	4433      	add	r3, r6
 8009d82:	6023      	str	r3, [r4, #0]
 8009d84:	2000      	movs	r0, #0
 8009d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d8a:	462a      	mov	r2, r5
 8009d8c:	f000 fbe9 	bl	800a562 <_realloc_r>
 8009d90:	4606      	mov	r6, r0
 8009d92:	2800      	cmp	r0, #0
 8009d94:	d1e0      	bne.n	8009d58 <__ssputs_r+0x5c>
 8009d96:	6921      	ldr	r1, [r4, #16]
 8009d98:	4650      	mov	r0, sl
 8009d9a:	f7ff fb35 	bl	8009408 <_free_r>
 8009d9e:	230c      	movs	r3, #12
 8009da0:	f8ca 3000 	str.w	r3, [sl]
 8009da4:	89a3      	ldrh	r3, [r4, #12]
 8009da6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009daa:	81a3      	strh	r3, [r4, #12]
 8009dac:	f04f 30ff 	mov.w	r0, #4294967295
 8009db0:	e7e9      	b.n	8009d86 <__ssputs_r+0x8a>
	...

08009db4 <_svfiprintf_r>:
 8009db4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009db8:	4698      	mov	r8, r3
 8009dba:	898b      	ldrh	r3, [r1, #12]
 8009dbc:	061b      	lsls	r3, r3, #24
 8009dbe:	b09d      	sub	sp, #116	@ 0x74
 8009dc0:	4607      	mov	r7, r0
 8009dc2:	460d      	mov	r5, r1
 8009dc4:	4614      	mov	r4, r2
 8009dc6:	d510      	bpl.n	8009dea <_svfiprintf_r+0x36>
 8009dc8:	690b      	ldr	r3, [r1, #16]
 8009dca:	b973      	cbnz	r3, 8009dea <_svfiprintf_r+0x36>
 8009dcc:	2140      	movs	r1, #64	@ 0x40
 8009dce:	f7ff fb8f 	bl	80094f0 <_malloc_r>
 8009dd2:	6028      	str	r0, [r5, #0]
 8009dd4:	6128      	str	r0, [r5, #16]
 8009dd6:	b930      	cbnz	r0, 8009de6 <_svfiprintf_r+0x32>
 8009dd8:	230c      	movs	r3, #12
 8009dda:	603b      	str	r3, [r7, #0]
 8009ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8009de0:	b01d      	add	sp, #116	@ 0x74
 8009de2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009de6:	2340      	movs	r3, #64	@ 0x40
 8009de8:	616b      	str	r3, [r5, #20]
 8009dea:	2300      	movs	r3, #0
 8009dec:	9309      	str	r3, [sp, #36]	@ 0x24
 8009dee:	2320      	movs	r3, #32
 8009df0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009df4:	f8cd 800c 	str.w	r8, [sp, #12]
 8009df8:	2330      	movs	r3, #48	@ 0x30
 8009dfa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009f98 <_svfiprintf_r+0x1e4>
 8009dfe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009e02:	f04f 0901 	mov.w	r9, #1
 8009e06:	4623      	mov	r3, r4
 8009e08:	469a      	mov	sl, r3
 8009e0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e0e:	b10a      	cbz	r2, 8009e14 <_svfiprintf_r+0x60>
 8009e10:	2a25      	cmp	r2, #37	@ 0x25
 8009e12:	d1f9      	bne.n	8009e08 <_svfiprintf_r+0x54>
 8009e14:	ebba 0b04 	subs.w	fp, sl, r4
 8009e18:	d00b      	beq.n	8009e32 <_svfiprintf_r+0x7e>
 8009e1a:	465b      	mov	r3, fp
 8009e1c:	4622      	mov	r2, r4
 8009e1e:	4629      	mov	r1, r5
 8009e20:	4638      	mov	r0, r7
 8009e22:	f7ff ff6b 	bl	8009cfc <__ssputs_r>
 8009e26:	3001      	adds	r0, #1
 8009e28:	f000 80a7 	beq.w	8009f7a <_svfiprintf_r+0x1c6>
 8009e2c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e2e:	445a      	add	r2, fp
 8009e30:	9209      	str	r2, [sp, #36]	@ 0x24
 8009e32:	f89a 3000 	ldrb.w	r3, [sl]
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	f000 809f 	beq.w	8009f7a <_svfiprintf_r+0x1c6>
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	f04f 32ff 	mov.w	r2, #4294967295
 8009e42:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e46:	f10a 0a01 	add.w	sl, sl, #1
 8009e4a:	9304      	str	r3, [sp, #16]
 8009e4c:	9307      	str	r3, [sp, #28]
 8009e4e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009e52:	931a      	str	r3, [sp, #104]	@ 0x68
 8009e54:	4654      	mov	r4, sl
 8009e56:	2205      	movs	r2, #5
 8009e58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e5c:	484e      	ldr	r0, [pc, #312]	@ (8009f98 <_svfiprintf_r+0x1e4>)
 8009e5e:	f7f6 f9cf 	bl	8000200 <memchr>
 8009e62:	9a04      	ldr	r2, [sp, #16]
 8009e64:	b9d8      	cbnz	r0, 8009e9e <_svfiprintf_r+0xea>
 8009e66:	06d0      	lsls	r0, r2, #27
 8009e68:	bf44      	itt	mi
 8009e6a:	2320      	movmi	r3, #32
 8009e6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e70:	0711      	lsls	r1, r2, #28
 8009e72:	bf44      	itt	mi
 8009e74:	232b      	movmi	r3, #43	@ 0x2b
 8009e76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e7a:	f89a 3000 	ldrb.w	r3, [sl]
 8009e7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e80:	d015      	beq.n	8009eae <_svfiprintf_r+0xfa>
 8009e82:	9a07      	ldr	r2, [sp, #28]
 8009e84:	4654      	mov	r4, sl
 8009e86:	2000      	movs	r0, #0
 8009e88:	f04f 0c0a 	mov.w	ip, #10
 8009e8c:	4621      	mov	r1, r4
 8009e8e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e92:	3b30      	subs	r3, #48	@ 0x30
 8009e94:	2b09      	cmp	r3, #9
 8009e96:	d94b      	bls.n	8009f30 <_svfiprintf_r+0x17c>
 8009e98:	b1b0      	cbz	r0, 8009ec8 <_svfiprintf_r+0x114>
 8009e9a:	9207      	str	r2, [sp, #28]
 8009e9c:	e014      	b.n	8009ec8 <_svfiprintf_r+0x114>
 8009e9e:	eba0 0308 	sub.w	r3, r0, r8
 8009ea2:	fa09 f303 	lsl.w	r3, r9, r3
 8009ea6:	4313      	orrs	r3, r2
 8009ea8:	9304      	str	r3, [sp, #16]
 8009eaa:	46a2      	mov	sl, r4
 8009eac:	e7d2      	b.n	8009e54 <_svfiprintf_r+0xa0>
 8009eae:	9b03      	ldr	r3, [sp, #12]
 8009eb0:	1d19      	adds	r1, r3, #4
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	9103      	str	r1, [sp, #12]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	bfbb      	ittet	lt
 8009eba:	425b      	neglt	r3, r3
 8009ebc:	f042 0202 	orrlt.w	r2, r2, #2
 8009ec0:	9307      	strge	r3, [sp, #28]
 8009ec2:	9307      	strlt	r3, [sp, #28]
 8009ec4:	bfb8      	it	lt
 8009ec6:	9204      	strlt	r2, [sp, #16]
 8009ec8:	7823      	ldrb	r3, [r4, #0]
 8009eca:	2b2e      	cmp	r3, #46	@ 0x2e
 8009ecc:	d10a      	bne.n	8009ee4 <_svfiprintf_r+0x130>
 8009ece:	7863      	ldrb	r3, [r4, #1]
 8009ed0:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ed2:	d132      	bne.n	8009f3a <_svfiprintf_r+0x186>
 8009ed4:	9b03      	ldr	r3, [sp, #12]
 8009ed6:	1d1a      	adds	r2, r3, #4
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	9203      	str	r2, [sp, #12]
 8009edc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009ee0:	3402      	adds	r4, #2
 8009ee2:	9305      	str	r3, [sp, #20]
 8009ee4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009fa8 <_svfiprintf_r+0x1f4>
 8009ee8:	7821      	ldrb	r1, [r4, #0]
 8009eea:	2203      	movs	r2, #3
 8009eec:	4650      	mov	r0, sl
 8009eee:	f7f6 f987 	bl	8000200 <memchr>
 8009ef2:	b138      	cbz	r0, 8009f04 <_svfiprintf_r+0x150>
 8009ef4:	9b04      	ldr	r3, [sp, #16]
 8009ef6:	eba0 000a 	sub.w	r0, r0, sl
 8009efa:	2240      	movs	r2, #64	@ 0x40
 8009efc:	4082      	lsls	r2, r0
 8009efe:	4313      	orrs	r3, r2
 8009f00:	3401      	adds	r4, #1
 8009f02:	9304      	str	r3, [sp, #16]
 8009f04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f08:	4824      	ldr	r0, [pc, #144]	@ (8009f9c <_svfiprintf_r+0x1e8>)
 8009f0a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009f0e:	2206      	movs	r2, #6
 8009f10:	f7f6 f976 	bl	8000200 <memchr>
 8009f14:	2800      	cmp	r0, #0
 8009f16:	d036      	beq.n	8009f86 <_svfiprintf_r+0x1d2>
 8009f18:	4b21      	ldr	r3, [pc, #132]	@ (8009fa0 <_svfiprintf_r+0x1ec>)
 8009f1a:	bb1b      	cbnz	r3, 8009f64 <_svfiprintf_r+0x1b0>
 8009f1c:	9b03      	ldr	r3, [sp, #12]
 8009f1e:	3307      	adds	r3, #7
 8009f20:	f023 0307 	bic.w	r3, r3, #7
 8009f24:	3308      	adds	r3, #8
 8009f26:	9303      	str	r3, [sp, #12]
 8009f28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f2a:	4433      	add	r3, r6
 8009f2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f2e:	e76a      	b.n	8009e06 <_svfiprintf_r+0x52>
 8009f30:	fb0c 3202 	mla	r2, ip, r2, r3
 8009f34:	460c      	mov	r4, r1
 8009f36:	2001      	movs	r0, #1
 8009f38:	e7a8      	b.n	8009e8c <_svfiprintf_r+0xd8>
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	3401      	adds	r4, #1
 8009f3e:	9305      	str	r3, [sp, #20]
 8009f40:	4619      	mov	r1, r3
 8009f42:	f04f 0c0a 	mov.w	ip, #10
 8009f46:	4620      	mov	r0, r4
 8009f48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f4c:	3a30      	subs	r2, #48	@ 0x30
 8009f4e:	2a09      	cmp	r2, #9
 8009f50:	d903      	bls.n	8009f5a <_svfiprintf_r+0x1a6>
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d0c6      	beq.n	8009ee4 <_svfiprintf_r+0x130>
 8009f56:	9105      	str	r1, [sp, #20]
 8009f58:	e7c4      	b.n	8009ee4 <_svfiprintf_r+0x130>
 8009f5a:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f5e:	4604      	mov	r4, r0
 8009f60:	2301      	movs	r3, #1
 8009f62:	e7f0      	b.n	8009f46 <_svfiprintf_r+0x192>
 8009f64:	ab03      	add	r3, sp, #12
 8009f66:	9300      	str	r3, [sp, #0]
 8009f68:	462a      	mov	r2, r5
 8009f6a:	4b0e      	ldr	r3, [pc, #56]	@ (8009fa4 <_svfiprintf_r+0x1f0>)
 8009f6c:	a904      	add	r1, sp, #16
 8009f6e:	4638      	mov	r0, r7
 8009f70:	f7fd fdc0 	bl	8007af4 <_printf_float>
 8009f74:	1c42      	adds	r2, r0, #1
 8009f76:	4606      	mov	r6, r0
 8009f78:	d1d6      	bne.n	8009f28 <_svfiprintf_r+0x174>
 8009f7a:	89ab      	ldrh	r3, [r5, #12]
 8009f7c:	065b      	lsls	r3, r3, #25
 8009f7e:	f53f af2d 	bmi.w	8009ddc <_svfiprintf_r+0x28>
 8009f82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009f84:	e72c      	b.n	8009de0 <_svfiprintf_r+0x2c>
 8009f86:	ab03      	add	r3, sp, #12
 8009f88:	9300      	str	r3, [sp, #0]
 8009f8a:	462a      	mov	r2, r5
 8009f8c:	4b05      	ldr	r3, [pc, #20]	@ (8009fa4 <_svfiprintf_r+0x1f0>)
 8009f8e:	a904      	add	r1, sp, #16
 8009f90:	4638      	mov	r0, r7
 8009f92:	f7fe f847 	bl	8008024 <_printf_i>
 8009f96:	e7ed      	b.n	8009f74 <_svfiprintf_r+0x1c0>
 8009f98:	0800b254 	.word	0x0800b254
 8009f9c:	0800b25e 	.word	0x0800b25e
 8009fa0:	08007af5 	.word	0x08007af5
 8009fa4:	08009cfd 	.word	0x08009cfd
 8009fa8:	0800b25a 	.word	0x0800b25a

08009fac <__sfputc_r>:
 8009fac:	6893      	ldr	r3, [r2, #8]
 8009fae:	3b01      	subs	r3, #1
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	b410      	push	{r4}
 8009fb4:	6093      	str	r3, [r2, #8]
 8009fb6:	da08      	bge.n	8009fca <__sfputc_r+0x1e>
 8009fb8:	6994      	ldr	r4, [r2, #24]
 8009fba:	42a3      	cmp	r3, r4
 8009fbc:	db01      	blt.n	8009fc2 <__sfputc_r+0x16>
 8009fbe:	290a      	cmp	r1, #10
 8009fc0:	d103      	bne.n	8009fca <__sfputc_r+0x1e>
 8009fc2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009fc6:	f7fe ba84 	b.w	80084d2 <__swbuf_r>
 8009fca:	6813      	ldr	r3, [r2, #0]
 8009fcc:	1c58      	adds	r0, r3, #1
 8009fce:	6010      	str	r0, [r2, #0]
 8009fd0:	7019      	strb	r1, [r3, #0]
 8009fd2:	4608      	mov	r0, r1
 8009fd4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009fd8:	4770      	bx	lr

08009fda <__sfputs_r>:
 8009fda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fdc:	4606      	mov	r6, r0
 8009fde:	460f      	mov	r7, r1
 8009fe0:	4614      	mov	r4, r2
 8009fe2:	18d5      	adds	r5, r2, r3
 8009fe4:	42ac      	cmp	r4, r5
 8009fe6:	d101      	bne.n	8009fec <__sfputs_r+0x12>
 8009fe8:	2000      	movs	r0, #0
 8009fea:	e007      	b.n	8009ffc <__sfputs_r+0x22>
 8009fec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ff0:	463a      	mov	r2, r7
 8009ff2:	4630      	mov	r0, r6
 8009ff4:	f7ff ffda 	bl	8009fac <__sfputc_r>
 8009ff8:	1c43      	adds	r3, r0, #1
 8009ffa:	d1f3      	bne.n	8009fe4 <__sfputs_r+0xa>
 8009ffc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a000 <_vfiprintf_r>:
 800a000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a004:	460d      	mov	r5, r1
 800a006:	b09d      	sub	sp, #116	@ 0x74
 800a008:	4614      	mov	r4, r2
 800a00a:	4698      	mov	r8, r3
 800a00c:	4606      	mov	r6, r0
 800a00e:	b118      	cbz	r0, 800a018 <_vfiprintf_r+0x18>
 800a010:	6a03      	ldr	r3, [r0, #32]
 800a012:	b90b      	cbnz	r3, 800a018 <_vfiprintf_r+0x18>
 800a014:	f7fe f9b0 	bl	8008378 <__sinit>
 800a018:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a01a:	07d9      	lsls	r1, r3, #31
 800a01c:	d405      	bmi.n	800a02a <_vfiprintf_r+0x2a>
 800a01e:	89ab      	ldrh	r3, [r5, #12]
 800a020:	059a      	lsls	r2, r3, #22
 800a022:	d402      	bmi.n	800a02a <_vfiprintf_r+0x2a>
 800a024:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a026:	f7fe fb66 	bl	80086f6 <__retarget_lock_acquire_recursive>
 800a02a:	89ab      	ldrh	r3, [r5, #12]
 800a02c:	071b      	lsls	r3, r3, #28
 800a02e:	d501      	bpl.n	800a034 <_vfiprintf_r+0x34>
 800a030:	692b      	ldr	r3, [r5, #16]
 800a032:	b99b      	cbnz	r3, 800a05c <_vfiprintf_r+0x5c>
 800a034:	4629      	mov	r1, r5
 800a036:	4630      	mov	r0, r6
 800a038:	f7fe fa8a 	bl	8008550 <__swsetup_r>
 800a03c:	b170      	cbz	r0, 800a05c <_vfiprintf_r+0x5c>
 800a03e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a040:	07dc      	lsls	r4, r3, #31
 800a042:	d504      	bpl.n	800a04e <_vfiprintf_r+0x4e>
 800a044:	f04f 30ff 	mov.w	r0, #4294967295
 800a048:	b01d      	add	sp, #116	@ 0x74
 800a04a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a04e:	89ab      	ldrh	r3, [r5, #12]
 800a050:	0598      	lsls	r0, r3, #22
 800a052:	d4f7      	bmi.n	800a044 <_vfiprintf_r+0x44>
 800a054:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a056:	f7fe fb4f 	bl	80086f8 <__retarget_lock_release_recursive>
 800a05a:	e7f3      	b.n	800a044 <_vfiprintf_r+0x44>
 800a05c:	2300      	movs	r3, #0
 800a05e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a060:	2320      	movs	r3, #32
 800a062:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a066:	f8cd 800c 	str.w	r8, [sp, #12]
 800a06a:	2330      	movs	r3, #48	@ 0x30
 800a06c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a21c <_vfiprintf_r+0x21c>
 800a070:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a074:	f04f 0901 	mov.w	r9, #1
 800a078:	4623      	mov	r3, r4
 800a07a:	469a      	mov	sl, r3
 800a07c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a080:	b10a      	cbz	r2, 800a086 <_vfiprintf_r+0x86>
 800a082:	2a25      	cmp	r2, #37	@ 0x25
 800a084:	d1f9      	bne.n	800a07a <_vfiprintf_r+0x7a>
 800a086:	ebba 0b04 	subs.w	fp, sl, r4
 800a08a:	d00b      	beq.n	800a0a4 <_vfiprintf_r+0xa4>
 800a08c:	465b      	mov	r3, fp
 800a08e:	4622      	mov	r2, r4
 800a090:	4629      	mov	r1, r5
 800a092:	4630      	mov	r0, r6
 800a094:	f7ff ffa1 	bl	8009fda <__sfputs_r>
 800a098:	3001      	adds	r0, #1
 800a09a:	f000 80a7 	beq.w	800a1ec <_vfiprintf_r+0x1ec>
 800a09e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a0a0:	445a      	add	r2, fp
 800a0a2:	9209      	str	r2, [sp, #36]	@ 0x24
 800a0a4:	f89a 3000 	ldrb.w	r3, [sl]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	f000 809f 	beq.w	800a1ec <_vfiprintf_r+0x1ec>
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	f04f 32ff 	mov.w	r2, #4294967295
 800a0b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a0b8:	f10a 0a01 	add.w	sl, sl, #1
 800a0bc:	9304      	str	r3, [sp, #16]
 800a0be:	9307      	str	r3, [sp, #28]
 800a0c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a0c4:	931a      	str	r3, [sp, #104]	@ 0x68
 800a0c6:	4654      	mov	r4, sl
 800a0c8:	2205      	movs	r2, #5
 800a0ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0ce:	4853      	ldr	r0, [pc, #332]	@ (800a21c <_vfiprintf_r+0x21c>)
 800a0d0:	f7f6 f896 	bl	8000200 <memchr>
 800a0d4:	9a04      	ldr	r2, [sp, #16]
 800a0d6:	b9d8      	cbnz	r0, 800a110 <_vfiprintf_r+0x110>
 800a0d8:	06d1      	lsls	r1, r2, #27
 800a0da:	bf44      	itt	mi
 800a0dc:	2320      	movmi	r3, #32
 800a0de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a0e2:	0713      	lsls	r3, r2, #28
 800a0e4:	bf44      	itt	mi
 800a0e6:	232b      	movmi	r3, #43	@ 0x2b
 800a0e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a0ec:	f89a 3000 	ldrb.w	r3, [sl]
 800a0f0:	2b2a      	cmp	r3, #42	@ 0x2a
 800a0f2:	d015      	beq.n	800a120 <_vfiprintf_r+0x120>
 800a0f4:	9a07      	ldr	r2, [sp, #28]
 800a0f6:	4654      	mov	r4, sl
 800a0f8:	2000      	movs	r0, #0
 800a0fa:	f04f 0c0a 	mov.w	ip, #10
 800a0fe:	4621      	mov	r1, r4
 800a100:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a104:	3b30      	subs	r3, #48	@ 0x30
 800a106:	2b09      	cmp	r3, #9
 800a108:	d94b      	bls.n	800a1a2 <_vfiprintf_r+0x1a2>
 800a10a:	b1b0      	cbz	r0, 800a13a <_vfiprintf_r+0x13a>
 800a10c:	9207      	str	r2, [sp, #28]
 800a10e:	e014      	b.n	800a13a <_vfiprintf_r+0x13a>
 800a110:	eba0 0308 	sub.w	r3, r0, r8
 800a114:	fa09 f303 	lsl.w	r3, r9, r3
 800a118:	4313      	orrs	r3, r2
 800a11a:	9304      	str	r3, [sp, #16]
 800a11c:	46a2      	mov	sl, r4
 800a11e:	e7d2      	b.n	800a0c6 <_vfiprintf_r+0xc6>
 800a120:	9b03      	ldr	r3, [sp, #12]
 800a122:	1d19      	adds	r1, r3, #4
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	9103      	str	r1, [sp, #12]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	bfbb      	ittet	lt
 800a12c:	425b      	neglt	r3, r3
 800a12e:	f042 0202 	orrlt.w	r2, r2, #2
 800a132:	9307      	strge	r3, [sp, #28]
 800a134:	9307      	strlt	r3, [sp, #28]
 800a136:	bfb8      	it	lt
 800a138:	9204      	strlt	r2, [sp, #16]
 800a13a:	7823      	ldrb	r3, [r4, #0]
 800a13c:	2b2e      	cmp	r3, #46	@ 0x2e
 800a13e:	d10a      	bne.n	800a156 <_vfiprintf_r+0x156>
 800a140:	7863      	ldrb	r3, [r4, #1]
 800a142:	2b2a      	cmp	r3, #42	@ 0x2a
 800a144:	d132      	bne.n	800a1ac <_vfiprintf_r+0x1ac>
 800a146:	9b03      	ldr	r3, [sp, #12]
 800a148:	1d1a      	adds	r2, r3, #4
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	9203      	str	r2, [sp, #12]
 800a14e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a152:	3402      	adds	r4, #2
 800a154:	9305      	str	r3, [sp, #20]
 800a156:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a22c <_vfiprintf_r+0x22c>
 800a15a:	7821      	ldrb	r1, [r4, #0]
 800a15c:	2203      	movs	r2, #3
 800a15e:	4650      	mov	r0, sl
 800a160:	f7f6 f84e 	bl	8000200 <memchr>
 800a164:	b138      	cbz	r0, 800a176 <_vfiprintf_r+0x176>
 800a166:	9b04      	ldr	r3, [sp, #16]
 800a168:	eba0 000a 	sub.w	r0, r0, sl
 800a16c:	2240      	movs	r2, #64	@ 0x40
 800a16e:	4082      	lsls	r2, r0
 800a170:	4313      	orrs	r3, r2
 800a172:	3401      	adds	r4, #1
 800a174:	9304      	str	r3, [sp, #16]
 800a176:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a17a:	4829      	ldr	r0, [pc, #164]	@ (800a220 <_vfiprintf_r+0x220>)
 800a17c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a180:	2206      	movs	r2, #6
 800a182:	f7f6 f83d 	bl	8000200 <memchr>
 800a186:	2800      	cmp	r0, #0
 800a188:	d03f      	beq.n	800a20a <_vfiprintf_r+0x20a>
 800a18a:	4b26      	ldr	r3, [pc, #152]	@ (800a224 <_vfiprintf_r+0x224>)
 800a18c:	bb1b      	cbnz	r3, 800a1d6 <_vfiprintf_r+0x1d6>
 800a18e:	9b03      	ldr	r3, [sp, #12]
 800a190:	3307      	adds	r3, #7
 800a192:	f023 0307 	bic.w	r3, r3, #7
 800a196:	3308      	adds	r3, #8
 800a198:	9303      	str	r3, [sp, #12]
 800a19a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a19c:	443b      	add	r3, r7
 800a19e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a1a0:	e76a      	b.n	800a078 <_vfiprintf_r+0x78>
 800a1a2:	fb0c 3202 	mla	r2, ip, r2, r3
 800a1a6:	460c      	mov	r4, r1
 800a1a8:	2001      	movs	r0, #1
 800a1aa:	e7a8      	b.n	800a0fe <_vfiprintf_r+0xfe>
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	3401      	adds	r4, #1
 800a1b0:	9305      	str	r3, [sp, #20]
 800a1b2:	4619      	mov	r1, r3
 800a1b4:	f04f 0c0a 	mov.w	ip, #10
 800a1b8:	4620      	mov	r0, r4
 800a1ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a1be:	3a30      	subs	r2, #48	@ 0x30
 800a1c0:	2a09      	cmp	r2, #9
 800a1c2:	d903      	bls.n	800a1cc <_vfiprintf_r+0x1cc>
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d0c6      	beq.n	800a156 <_vfiprintf_r+0x156>
 800a1c8:	9105      	str	r1, [sp, #20]
 800a1ca:	e7c4      	b.n	800a156 <_vfiprintf_r+0x156>
 800a1cc:	fb0c 2101 	mla	r1, ip, r1, r2
 800a1d0:	4604      	mov	r4, r0
 800a1d2:	2301      	movs	r3, #1
 800a1d4:	e7f0      	b.n	800a1b8 <_vfiprintf_r+0x1b8>
 800a1d6:	ab03      	add	r3, sp, #12
 800a1d8:	9300      	str	r3, [sp, #0]
 800a1da:	462a      	mov	r2, r5
 800a1dc:	4b12      	ldr	r3, [pc, #72]	@ (800a228 <_vfiprintf_r+0x228>)
 800a1de:	a904      	add	r1, sp, #16
 800a1e0:	4630      	mov	r0, r6
 800a1e2:	f7fd fc87 	bl	8007af4 <_printf_float>
 800a1e6:	4607      	mov	r7, r0
 800a1e8:	1c78      	adds	r0, r7, #1
 800a1ea:	d1d6      	bne.n	800a19a <_vfiprintf_r+0x19a>
 800a1ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a1ee:	07d9      	lsls	r1, r3, #31
 800a1f0:	d405      	bmi.n	800a1fe <_vfiprintf_r+0x1fe>
 800a1f2:	89ab      	ldrh	r3, [r5, #12]
 800a1f4:	059a      	lsls	r2, r3, #22
 800a1f6:	d402      	bmi.n	800a1fe <_vfiprintf_r+0x1fe>
 800a1f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a1fa:	f7fe fa7d 	bl	80086f8 <__retarget_lock_release_recursive>
 800a1fe:	89ab      	ldrh	r3, [r5, #12]
 800a200:	065b      	lsls	r3, r3, #25
 800a202:	f53f af1f 	bmi.w	800a044 <_vfiprintf_r+0x44>
 800a206:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a208:	e71e      	b.n	800a048 <_vfiprintf_r+0x48>
 800a20a:	ab03      	add	r3, sp, #12
 800a20c:	9300      	str	r3, [sp, #0]
 800a20e:	462a      	mov	r2, r5
 800a210:	4b05      	ldr	r3, [pc, #20]	@ (800a228 <_vfiprintf_r+0x228>)
 800a212:	a904      	add	r1, sp, #16
 800a214:	4630      	mov	r0, r6
 800a216:	f7fd ff05 	bl	8008024 <_printf_i>
 800a21a:	e7e4      	b.n	800a1e6 <_vfiprintf_r+0x1e6>
 800a21c:	0800b254 	.word	0x0800b254
 800a220:	0800b25e 	.word	0x0800b25e
 800a224:	08007af5 	.word	0x08007af5
 800a228:	08009fdb 	.word	0x08009fdb
 800a22c:	0800b25a 	.word	0x0800b25a

0800a230 <__sflush_r>:
 800a230:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a234:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a238:	0716      	lsls	r6, r2, #28
 800a23a:	4605      	mov	r5, r0
 800a23c:	460c      	mov	r4, r1
 800a23e:	d454      	bmi.n	800a2ea <__sflush_r+0xba>
 800a240:	684b      	ldr	r3, [r1, #4]
 800a242:	2b00      	cmp	r3, #0
 800a244:	dc02      	bgt.n	800a24c <__sflush_r+0x1c>
 800a246:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a248:	2b00      	cmp	r3, #0
 800a24a:	dd48      	ble.n	800a2de <__sflush_r+0xae>
 800a24c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a24e:	2e00      	cmp	r6, #0
 800a250:	d045      	beq.n	800a2de <__sflush_r+0xae>
 800a252:	2300      	movs	r3, #0
 800a254:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a258:	682f      	ldr	r7, [r5, #0]
 800a25a:	6a21      	ldr	r1, [r4, #32]
 800a25c:	602b      	str	r3, [r5, #0]
 800a25e:	d030      	beq.n	800a2c2 <__sflush_r+0x92>
 800a260:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a262:	89a3      	ldrh	r3, [r4, #12]
 800a264:	0759      	lsls	r1, r3, #29
 800a266:	d505      	bpl.n	800a274 <__sflush_r+0x44>
 800a268:	6863      	ldr	r3, [r4, #4]
 800a26a:	1ad2      	subs	r2, r2, r3
 800a26c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a26e:	b10b      	cbz	r3, 800a274 <__sflush_r+0x44>
 800a270:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a272:	1ad2      	subs	r2, r2, r3
 800a274:	2300      	movs	r3, #0
 800a276:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a278:	6a21      	ldr	r1, [r4, #32]
 800a27a:	4628      	mov	r0, r5
 800a27c:	47b0      	blx	r6
 800a27e:	1c43      	adds	r3, r0, #1
 800a280:	89a3      	ldrh	r3, [r4, #12]
 800a282:	d106      	bne.n	800a292 <__sflush_r+0x62>
 800a284:	6829      	ldr	r1, [r5, #0]
 800a286:	291d      	cmp	r1, #29
 800a288:	d82b      	bhi.n	800a2e2 <__sflush_r+0xb2>
 800a28a:	4a2a      	ldr	r2, [pc, #168]	@ (800a334 <__sflush_r+0x104>)
 800a28c:	40ca      	lsrs	r2, r1
 800a28e:	07d6      	lsls	r6, r2, #31
 800a290:	d527      	bpl.n	800a2e2 <__sflush_r+0xb2>
 800a292:	2200      	movs	r2, #0
 800a294:	6062      	str	r2, [r4, #4]
 800a296:	04d9      	lsls	r1, r3, #19
 800a298:	6922      	ldr	r2, [r4, #16]
 800a29a:	6022      	str	r2, [r4, #0]
 800a29c:	d504      	bpl.n	800a2a8 <__sflush_r+0x78>
 800a29e:	1c42      	adds	r2, r0, #1
 800a2a0:	d101      	bne.n	800a2a6 <__sflush_r+0x76>
 800a2a2:	682b      	ldr	r3, [r5, #0]
 800a2a4:	b903      	cbnz	r3, 800a2a8 <__sflush_r+0x78>
 800a2a6:	6560      	str	r0, [r4, #84]	@ 0x54
 800a2a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a2aa:	602f      	str	r7, [r5, #0]
 800a2ac:	b1b9      	cbz	r1, 800a2de <__sflush_r+0xae>
 800a2ae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a2b2:	4299      	cmp	r1, r3
 800a2b4:	d002      	beq.n	800a2bc <__sflush_r+0x8c>
 800a2b6:	4628      	mov	r0, r5
 800a2b8:	f7ff f8a6 	bl	8009408 <_free_r>
 800a2bc:	2300      	movs	r3, #0
 800a2be:	6363      	str	r3, [r4, #52]	@ 0x34
 800a2c0:	e00d      	b.n	800a2de <__sflush_r+0xae>
 800a2c2:	2301      	movs	r3, #1
 800a2c4:	4628      	mov	r0, r5
 800a2c6:	47b0      	blx	r6
 800a2c8:	4602      	mov	r2, r0
 800a2ca:	1c50      	adds	r0, r2, #1
 800a2cc:	d1c9      	bne.n	800a262 <__sflush_r+0x32>
 800a2ce:	682b      	ldr	r3, [r5, #0]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d0c6      	beq.n	800a262 <__sflush_r+0x32>
 800a2d4:	2b1d      	cmp	r3, #29
 800a2d6:	d001      	beq.n	800a2dc <__sflush_r+0xac>
 800a2d8:	2b16      	cmp	r3, #22
 800a2da:	d11e      	bne.n	800a31a <__sflush_r+0xea>
 800a2dc:	602f      	str	r7, [r5, #0]
 800a2de:	2000      	movs	r0, #0
 800a2e0:	e022      	b.n	800a328 <__sflush_r+0xf8>
 800a2e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a2e6:	b21b      	sxth	r3, r3
 800a2e8:	e01b      	b.n	800a322 <__sflush_r+0xf2>
 800a2ea:	690f      	ldr	r7, [r1, #16]
 800a2ec:	2f00      	cmp	r7, #0
 800a2ee:	d0f6      	beq.n	800a2de <__sflush_r+0xae>
 800a2f0:	0793      	lsls	r3, r2, #30
 800a2f2:	680e      	ldr	r6, [r1, #0]
 800a2f4:	bf08      	it	eq
 800a2f6:	694b      	ldreq	r3, [r1, #20]
 800a2f8:	600f      	str	r7, [r1, #0]
 800a2fa:	bf18      	it	ne
 800a2fc:	2300      	movne	r3, #0
 800a2fe:	eba6 0807 	sub.w	r8, r6, r7
 800a302:	608b      	str	r3, [r1, #8]
 800a304:	f1b8 0f00 	cmp.w	r8, #0
 800a308:	dde9      	ble.n	800a2de <__sflush_r+0xae>
 800a30a:	6a21      	ldr	r1, [r4, #32]
 800a30c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a30e:	4643      	mov	r3, r8
 800a310:	463a      	mov	r2, r7
 800a312:	4628      	mov	r0, r5
 800a314:	47b0      	blx	r6
 800a316:	2800      	cmp	r0, #0
 800a318:	dc08      	bgt.n	800a32c <__sflush_r+0xfc>
 800a31a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a31e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a322:	81a3      	strh	r3, [r4, #12]
 800a324:	f04f 30ff 	mov.w	r0, #4294967295
 800a328:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a32c:	4407      	add	r7, r0
 800a32e:	eba8 0800 	sub.w	r8, r8, r0
 800a332:	e7e7      	b.n	800a304 <__sflush_r+0xd4>
 800a334:	20400001 	.word	0x20400001

0800a338 <_fflush_r>:
 800a338:	b538      	push	{r3, r4, r5, lr}
 800a33a:	690b      	ldr	r3, [r1, #16]
 800a33c:	4605      	mov	r5, r0
 800a33e:	460c      	mov	r4, r1
 800a340:	b913      	cbnz	r3, 800a348 <_fflush_r+0x10>
 800a342:	2500      	movs	r5, #0
 800a344:	4628      	mov	r0, r5
 800a346:	bd38      	pop	{r3, r4, r5, pc}
 800a348:	b118      	cbz	r0, 800a352 <_fflush_r+0x1a>
 800a34a:	6a03      	ldr	r3, [r0, #32]
 800a34c:	b90b      	cbnz	r3, 800a352 <_fflush_r+0x1a>
 800a34e:	f7fe f813 	bl	8008378 <__sinit>
 800a352:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a356:	2b00      	cmp	r3, #0
 800a358:	d0f3      	beq.n	800a342 <_fflush_r+0xa>
 800a35a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a35c:	07d0      	lsls	r0, r2, #31
 800a35e:	d404      	bmi.n	800a36a <_fflush_r+0x32>
 800a360:	0599      	lsls	r1, r3, #22
 800a362:	d402      	bmi.n	800a36a <_fflush_r+0x32>
 800a364:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a366:	f7fe f9c6 	bl	80086f6 <__retarget_lock_acquire_recursive>
 800a36a:	4628      	mov	r0, r5
 800a36c:	4621      	mov	r1, r4
 800a36e:	f7ff ff5f 	bl	800a230 <__sflush_r>
 800a372:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a374:	07da      	lsls	r2, r3, #31
 800a376:	4605      	mov	r5, r0
 800a378:	d4e4      	bmi.n	800a344 <_fflush_r+0xc>
 800a37a:	89a3      	ldrh	r3, [r4, #12]
 800a37c:	059b      	lsls	r3, r3, #22
 800a37e:	d4e1      	bmi.n	800a344 <_fflush_r+0xc>
 800a380:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a382:	f7fe f9b9 	bl	80086f8 <__retarget_lock_release_recursive>
 800a386:	e7dd      	b.n	800a344 <_fflush_r+0xc>

0800a388 <fiprintf>:
 800a388:	b40e      	push	{r1, r2, r3}
 800a38a:	b503      	push	{r0, r1, lr}
 800a38c:	4601      	mov	r1, r0
 800a38e:	ab03      	add	r3, sp, #12
 800a390:	4805      	ldr	r0, [pc, #20]	@ (800a3a8 <fiprintf+0x20>)
 800a392:	f853 2b04 	ldr.w	r2, [r3], #4
 800a396:	6800      	ldr	r0, [r0, #0]
 800a398:	9301      	str	r3, [sp, #4]
 800a39a:	f7ff fe31 	bl	800a000 <_vfiprintf_r>
 800a39e:	b002      	add	sp, #8
 800a3a0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a3a4:	b003      	add	sp, #12
 800a3a6:	4770      	bx	lr
 800a3a8:	200000e8 	.word	0x200000e8

0800a3ac <__swhatbuf_r>:
 800a3ac:	b570      	push	{r4, r5, r6, lr}
 800a3ae:	460c      	mov	r4, r1
 800a3b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3b4:	2900      	cmp	r1, #0
 800a3b6:	b096      	sub	sp, #88	@ 0x58
 800a3b8:	4615      	mov	r5, r2
 800a3ba:	461e      	mov	r6, r3
 800a3bc:	da0d      	bge.n	800a3da <__swhatbuf_r+0x2e>
 800a3be:	89a3      	ldrh	r3, [r4, #12]
 800a3c0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a3c4:	f04f 0100 	mov.w	r1, #0
 800a3c8:	bf14      	ite	ne
 800a3ca:	2340      	movne	r3, #64	@ 0x40
 800a3cc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a3d0:	2000      	movs	r0, #0
 800a3d2:	6031      	str	r1, [r6, #0]
 800a3d4:	602b      	str	r3, [r5, #0]
 800a3d6:	b016      	add	sp, #88	@ 0x58
 800a3d8:	bd70      	pop	{r4, r5, r6, pc}
 800a3da:	466a      	mov	r2, sp
 800a3dc:	f000 f862 	bl	800a4a4 <_fstat_r>
 800a3e0:	2800      	cmp	r0, #0
 800a3e2:	dbec      	blt.n	800a3be <__swhatbuf_r+0x12>
 800a3e4:	9901      	ldr	r1, [sp, #4]
 800a3e6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a3ea:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a3ee:	4259      	negs	r1, r3
 800a3f0:	4159      	adcs	r1, r3
 800a3f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a3f6:	e7eb      	b.n	800a3d0 <__swhatbuf_r+0x24>

0800a3f8 <__smakebuf_r>:
 800a3f8:	898b      	ldrh	r3, [r1, #12]
 800a3fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a3fc:	079d      	lsls	r5, r3, #30
 800a3fe:	4606      	mov	r6, r0
 800a400:	460c      	mov	r4, r1
 800a402:	d507      	bpl.n	800a414 <__smakebuf_r+0x1c>
 800a404:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a408:	6023      	str	r3, [r4, #0]
 800a40a:	6123      	str	r3, [r4, #16]
 800a40c:	2301      	movs	r3, #1
 800a40e:	6163      	str	r3, [r4, #20]
 800a410:	b003      	add	sp, #12
 800a412:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a414:	ab01      	add	r3, sp, #4
 800a416:	466a      	mov	r2, sp
 800a418:	f7ff ffc8 	bl	800a3ac <__swhatbuf_r>
 800a41c:	9f00      	ldr	r7, [sp, #0]
 800a41e:	4605      	mov	r5, r0
 800a420:	4639      	mov	r1, r7
 800a422:	4630      	mov	r0, r6
 800a424:	f7ff f864 	bl	80094f0 <_malloc_r>
 800a428:	b948      	cbnz	r0, 800a43e <__smakebuf_r+0x46>
 800a42a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a42e:	059a      	lsls	r2, r3, #22
 800a430:	d4ee      	bmi.n	800a410 <__smakebuf_r+0x18>
 800a432:	f023 0303 	bic.w	r3, r3, #3
 800a436:	f043 0302 	orr.w	r3, r3, #2
 800a43a:	81a3      	strh	r3, [r4, #12]
 800a43c:	e7e2      	b.n	800a404 <__smakebuf_r+0xc>
 800a43e:	89a3      	ldrh	r3, [r4, #12]
 800a440:	6020      	str	r0, [r4, #0]
 800a442:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a446:	81a3      	strh	r3, [r4, #12]
 800a448:	9b01      	ldr	r3, [sp, #4]
 800a44a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a44e:	b15b      	cbz	r3, 800a468 <__smakebuf_r+0x70>
 800a450:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a454:	4630      	mov	r0, r6
 800a456:	f000 f837 	bl	800a4c8 <_isatty_r>
 800a45a:	b128      	cbz	r0, 800a468 <__smakebuf_r+0x70>
 800a45c:	89a3      	ldrh	r3, [r4, #12]
 800a45e:	f023 0303 	bic.w	r3, r3, #3
 800a462:	f043 0301 	orr.w	r3, r3, #1
 800a466:	81a3      	strh	r3, [r4, #12]
 800a468:	89a3      	ldrh	r3, [r4, #12]
 800a46a:	431d      	orrs	r5, r3
 800a46c:	81a5      	strh	r5, [r4, #12]
 800a46e:	e7cf      	b.n	800a410 <__smakebuf_r+0x18>

0800a470 <memmove>:
 800a470:	4288      	cmp	r0, r1
 800a472:	b510      	push	{r4, lr}
 800a474:	eb01 0402 	add.w	r4, r1, r2
 800a478:	d902      	bls.n	800a480 <memmove+0x10>
 800a47a:	4284      	cmp	r4, r0
 800a47c:	4623      	mov	r3, r4
 800a47e:	d807      	bhi.n	800a490 <memmove+0x20>
 800a480:	1e43      	subs	r3, r0, #1
 800a482:	42a1      	cmp	r1, r4
 800a484:	d008      	beq.n	800a498 <memmove+0x28>
 800a486:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a48a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a48e:	e7f8      	b.n	800a482 <memmove+0x12>
 800a490:	4402      	add	r2, r0
 800a492:	4601      	mov	r1, r0
 800a494:	428a      	cmp	r2, r1
 800a496:	d100      	bne.n	800a49a <memmove+0x2a>
 800a498:	bd10      	pop	{r4, pc}
 800a49a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a49e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a4a2:	e7f7      	b.n	800a494 <memmove+0x24>

0800a4a4 <_fstat_r>:
 800a4a4:	b538      	push	{r3, r4, r5, lr}
 800a4a6:	4d07      	ldr	r5, [pc, #28]	@ (800a4c4 <_fstat_r+0x20>)
 800a4a8:	2300      	movs	r3, #0
 800a4aa:	4604      	mov	r4, r0
 800a4ac:	4608      	mov	r0, r1
 800a4ae:	4611      	mov	r1, r2
 800a4b0:	602b      	str	r3, [r5, #0]
 800a4b2:	f7fd f8fe 	bl	80076b2 <_fstat>
 800a4b6:	1c43      	adds	r3, r0, #1
 800a4b8:	d102      	bne.n	800a4c0 <_fstat_r+0x1c>
 800a4ba:	682b      	ldr	r3, [r5, #0]
 800a4bc:	b103      	cbz	r3, 800a4c0 <_fstat_r+0x1c>
 800a4be:	6023      	str	r3, [r4, #0]
 800a4c0:	bd38      	pop	{r3, r4, r5, pc}
 800a4c2:	bf00      	nop
 800a4c4:	20000ac0 	.word	0x20000ac0

0800a4c8 <_isatty_r>:
 800a4c8:	b538      	push	{r3, r4, r5, lr}
 800a4ca:	4d06      	ldr	r5, [pc, #24]	@ (800a4e4 <_isatty_r+0x1c>)
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	4604      	mov	r4, r0
 800a4d0:	4608      	mov	r0, r1
 800a4d2:	602b      	str	r3, [r5, #0]
 800a4d4:	f7fd fa52 	bl	800797c <_isatty>
 800a4d8:	1c43      	adds	r3, r0, #1
 800a4da:	d102      	bne.n	800a4e2 <_isatty_r+0x1a>
 800a4dc:	682b      	ldr	r3, [r5, #0]
 800a4de:	b103      	cbz	r3, 800a4e2 <_isatty_r+0x1a>
 800a4e0:	6023      	str	r3, [r4, #0]
 800a4e2:	bd38      	pop	{r3, r4, r5, pc}
 800a4e4:	20000ac0 	.word	0x20000ac0

0800a4e8 <_sbrk_r>:
 800a4e8:	b538      	push	{r3, r4, r5, lr}
 800a4ea:	4d06      	ldr	r5, [pc, #24]	@ (800a504 <_sbrk_r+0x1c>)
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	4604      	mov	r4, r0
 800a4f0:	4608      	mov	r0, r1
 800a4f2:	602b      	str	r3, [r5, #0]
 800a4f4:	f7f7 fefc 	bl	80022f0 <_sbrk>
 800a4f8:	1c43      	adds	r3, r0, #1
 800a4fa:	d102      	bne.n	800a502 <_sbrk_r+0x1a>
 800a4fc:	682b      	ldr	r3, [r5, #0]
 800a4fe:	b103      	cbz	r3, 800a502 <_sbrk_r+0x1a>
 800a500:	6023      	str	r3, [r4, #0]
 800a502:	bd38      	pop	{r3, r4, r5, pc}
 800a504:	20000ac0 	.word	0x20000ac0

0800a508 <abort>:
 800a508:	b508      	push	{r3, lr}
 800a50a:	2006      	movs	r0, #6
 800a50c:	f000 f88c 	bl	800a628 <raise>
 800a510:	2001      	movs	r0, #1
 800a512:	f000 f8d7 	bl	800a6c4 <_exit>

0800a516 <_calloc_r>:
 800a516:	b570      	push	{r4, r5, r6, lr}
 800a518:	fba1 5402 	umull	r5, r4, r1, r2
 800a51c:	b934      	cbnz	r4, 800a52c <_calloc_r+0x16>
 800a51e:	4629      	mov	r1, r5
 800a520:	f7fe ffe6 	bl	80094f0 <_malloc_r>
 800a524:	4606      	mov	r6, r0
 800a526:	b928      	cbnz	r0, 800a534 <_calloc_r+0x1e>
 800a528:	4630      	mov	r0, r6
 800a52a:	bd70      	pop	{r4, r5, r6, pc}
 800a52c:	220c      	movs	r2, #12
 800a52e:	6002      	str	r2, [r0, #0]
 800a530:	2600      	movs	r6, #0
 800a532:	e7f9      	b.n	800a528 <_calloc_r+0x12>
 800a534:	462a      	mov	r2, r5
 800a536:	4621      	mov	r1, r4
 800a538:	f7fe f860 	bl	80085fc <memset>
 800a53c:	e7f4      	b.n	800a528 <_calloc_r+0x12>

0800a53e <__ascii_mbtowc>:
 800a53e:	b082      	sub	sp, #8
 800a540:	b901      	cbnz	r1, 800a544 <__ascii_mbtowc+0x6>
 800a542:	a901      	add	r1, sp, #4
 800a544:	b142      	cbz	r2, 800a558 <__ascii_mbtowc+0x1a>
 800a546:	b14b      	cbz	r3, 800a55c <__ascii_mbtowc+0x1e>
 800a548:	7813      	ldrb	r3, [r2, #0]
 800a54a:	600b      	str	r3, [r1, #0]
 800a54c:	7812      	ldrb	r2, [r2, #0]
 800a54e:	1e10      	subs	r0, r2, #0
 800a550:	bf18      	it	ne
 800a552:	2001      	movne	r0, #1
 800a554:	b002      	add	sp, #8
 800a556:	4770      	bx	lr
 800a558:	4610      	mov	r0, r2
 800a55a:	e7fb      	b.n	800a554 <__ascii_mbtowc+0x16>
 800a55c:	f06f 0001 	mvn.w	r0, #1
 800a560:	e7f8      	b.n	800a554 <__ascii_mbtowc+0x16>

0800a562 <_realloc_r>:
 800a562:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a566:	4607      	mov	r7, r0
 800a568:	4614      	mov	r4, r2
 800a56a:	460d      	mov	r5, r1
 800a56c:	b921      	cbnz	r1, 800a578 <_realloc_r+0x16>
 800a56e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a572:	4611      	mov	r1, r2
 800a574:	f7fe bfbc 	b.w	80094f0 <_malloc_r>
 800a578:	b92a      	cbnz	r2, 800a586 <_realloc_r+0x24>
 800a57a:	f7fe ff45 	bl	8009408 <_free_r>
 800a57e:	4625      	mov	r5, r4
 800a580:	4628      	mov	r0, r5
 800a582:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a586:	f000 f86b 	bl	800a660 <_malloc_usable_size_r>
 800a58a:	4284      	cmp	r4, r0
 800a58c:	4606      	mov	r6, r0
 800a58e:	d802      	bhi.n	800a596 <_realloc_r+0x34>
 800a590:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a594:	d8f4      	bhi.n	800a580 <_realloc_r+0x1e>
 800a596:	4621      	mov	r1, r4
 800a598:	4638      	mov	r0, r7
 800a59a:	f7fe ffa9 	bl	80094f0 <_malloc_r>
 800a59e:	4680      	mov	r8, r0
 800a5a0:	b908      	cbnz	r0, 800a5a6 <_realloc_r+0x44>
 800a5a2:	4645      	mov	r5, r8
 800a5a4:	e7ec      	b.n	800a580 <_realloc_r+0x1e>
 800a5a6:	42b4      	cmp	r4, r6
 800a5a8:	4622      	mov	r2, r4
 800a5aa:	4629      	mov	r1, r5
 800a5ac:	bf28      	it	cs
 800a5ae:	4632      	movcs	r2, r6
 800a5b0:	f7fe f8a3 	bl	80086fa <memcpy>
 800a5b4:	4629      	mov	r1, r5
 800a5b6:	4638      	mov	r0, r7
 800a5b8:	f7fe ff26 	bl	8009408 <_free_r>
 800a5bc:	e7f1      	b.n	800a5a2 <_realloc_r+0x40>

0800a5be <__ascii_wctomb>:
 800a5be:	4603      	mov	r3, r0
 800a5c0:	4608      	mov	r0, r1
 800a5c2:	b141      	cbz	r1, 800a5d6 <__ascii_wctomb+0x18>
 800a5c4:	2aff      	cmp	r2, #255	@ 0xff
 800a5c6:	d904      	bls.n	800a5d2 <__ascii_wctomb+0x14>
 800a5c8:	228a      	movs	r2, #138	@ 0x8a
 800a5ca:	601a      	str	r2, [r3, #0]
 800a5cc:	f04f 30ff 	mov.w	r0, #4294967295
 800a5d0:	4770      	bx	lr
 800a5d2:	700a      	strb	r2, [r1, #0]
 800a5d4:	2001      	movs	r0, #1
 800a5d6:	4770      	bx	lr

0800a5d8 <_raise_r>:
 800a5d8:	291f      	cmp	r1, #31
 800a5da:	b538      	push	{r3, r4, r5, lr}
 800a5dc:	4605      	mov	r5, r0
 800a5de:	460c      	mov	r4, r1
 800a5e0:	d904      	bls.n	800a5ec <_raise_r+0x14>
 800a5e2:	2316      	movs	r3, #22
 800a5e4:	6003      	str	r3, [r0, #0]
 800a5e6:	f04f 30ff 	mov.w	r0, #4294967295
 800a5ea:	bd38      	pop	{r3, r4, r5, pc}
 800a5ec:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a5ee:	b112      	cbz	r2, 800a5f6 <_raise_r+0x1e>
 800a5f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a5f4:	b94b      	cbnz	r3, 800a60a <_raise_r+0x32>
 800a5f6:	4628      	mov	r0, r5
 800a5f8:	f000 f830 	bl	800a65c <_getpid_r>
 800a5fc:	4622      	mov	r2, r4
 800a5fe:	4601      	mov	r1, r0
 800a600:	4628      	mov	r0, r5
 800a602:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a606:	f000 b817 	b.w	800a638 <_kill_r>
 800a60a:	2b01      	cmp	r3, #1
 800a60c:	d00a      	beq.n	800a624 <_raise_r+0x4c>
 800a60e:	1c59      	adds	r1, r3, #1
 800a610:	d103      	bne.n	800a61a <_raise_r+0x42>
 800a612:	2316      	movs	r3, #22
 800a614:	6003      	str	r3, [r0, #0]
 800a616:	2001      	movs	r0, #1
 800a618:	e7e7      	b.n	800a5ea <_raise_r+0x12>
 800a61a:	2100      	movs	r1, #0
 800a61c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a620:	4620      	mov	r0, r4
 800a622:	4798      	blx	r3
 800a624:	2000      	movs	r0, #0
 800a626:	e7e0      	b.n	800a5ea <_raise_r+0x12>

0800a628 <raise>:
 800a628:	4b02      	ldr	r3, [pc, #8]	@ (800a634 <raise+0xc>)
 800a62a:	4601      	mov	r1, r0
 800a62c:	6818      	ldr	r0, [r3, #0]
 800a62e:	f7ff bfd3 	b.w	800a5d8 <_raise_r>
 800a632:	bf00      	nop
 800a634:	200000e8 	.word	0x200000e8

0800a638 <_kill_r>:
 800a638:	b538      	push	{r3, r4, r5, lr}
 800a63a:	4d07      	ldr	r5, [pc, #28]	@ (800a658 <_kill_r+0x20>)
 800a63c:	2300      	movs	r3, #0
 800a63e:	4604      	mov	r4, r0
 800a640:	4608      	mov	r0, r1
 800a642:	4611      	mov	r1, r2
 800a644:	602b      	str	r3, [r5, #0]
 800a646:	f000 f835 	bl	800a6b4 <_kill>
 800a64a:	1c43      	adds	r3, r0, #1
 800a64c:	d102      	bne.n	800a654 <_kill_r+0x1c>
 800a64e:	682b      	ldr	r3, [r5, #0]
 800a650:	b103      	cbz	r3, 800a654 <_kill_r+0x1c>
 800a652:	6023      	str	r3, [r4, #0]
 800a654:	bd38      	pop	{r3, r4, r5, pc}
 800a656:	bf00      	nop
 800a658:	20000ac0 	.word	0x20000ac0

0800a65c <_getpid_r>:
 800a65c:	f7fd b806 	b.w	800766c <_getpid>

0800a660 <_malloc_usable_size_r>:
 800a660:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a664:	1f18      	subs	r0, r3, #4
 800a666:	2b00      	cmp	r3, #0
 800a668:	bfbc      	itt	lt
 800a66a:	580b      	ldrlt	r3, [r1, r0]
 800a66c:	18c0      	addlt	r0, r0, r3
 800a66e:	4770      	bx	lr

0800a670 <sqrtf>:
 800a670:	b508      	push	{r3, lr}
 800a672:	ed2d 8b02 	vpush	{d8}
 800a676:	eeb0 8a40 	vmov.f32	s16, s0
 800a67a:	f000 f817 	bl	800a6ac <__ieee754_sqrtf>
 800a67e:	eeb4 8a48 	vcmp.f32	s16, s16
 800a682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a686:	d60c      	bvs.n	800a6a2 <sqrtf+0x32>
 800a688:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800a6a8 <sqrtf+0x38>
 800a68c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a694:	d505      	bpl.n	800a6a2 <sqrtf+0x32>
 800a696:	f7fe f803 	bl	80086a0 <__errno>
 800a69a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a69e:	2321      	movs	r3, #33	@ 0x21
 800a6a0:	6003      	str	r3, [r0, #0]
 800a6a2:	ecbd 8b02 	vpop	{d8}
 800a6a6:	bd08      	pop	{r3, pc}
 800a6a8:	00000000 	.word	0x00000000

0800a6ac <__ieee754_sqrtf>:
 800a6ac:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a6b0:	4770      	bx	lr
	...

0800a6b4 <_kill>:
 800a6b4:	4b02      	ldr	r3, [pc, #8]	@ (800a6c0 <_kill+0xc>)
 800a6b6:	2258      	movs	r2, #88	@ 0x58
 800a6b8:	601a      	str	r2, [r3, #0]
 800a6ba:	f04f 30ff 	mov.w	r0, #4294967295
 800a6be:	4770      	bx	lr
 800a6c0:	20000ac0 	.word	0x20000ac0

0800a6c4 <_exit>:
 800a6c4:	e7fe      	b.n	800a6c4 <_exit>
	...

0800a6c8 <_init>:
 800a6c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6ca:	bf00      	nop
 800a6cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6ce:	bc08      	pop	{r3}
 800a6d0:	469e      	mov	lr, r3
 800a6d2:	4770      	bx	lr

0800a6d4 <_fini>:
 800a6d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6d6:	bf00      	nop
 800a6d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6da:	bc08      	pop	{r3}
 800a6dc:	469e      	mov	lr, r3
 800a6de:	4770      	bx	lr
