# Shalicon: An Out-of-Order RISC-V Processor

Shalicon is a 64-bit out-of-order RISC-V processor supporting RV64IM, designed and implemented in Chisel language. It features a Gshare branch predictor and is open-source under the GPL-3.0 license. Shalicon is designed to be easy to understand and modify.

### Features

- Out-of-order execution

- RV64IM instruction set support

- Multiple functional units

- Gshare branch predictor

- Simple and easy-to-understand design