// Seed: 1549473270
module module_0;
  assign id_1 = -1;
  assign module_1.type_3 = 0;
  uwire id_2 = id_1, id_3;
  assign id_1 = 1'b0;
  assign id_2 = id_1;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    input uwire id_2,
    output supply1 id_3,
    input tri1 id_4,
    output tri id_5,
    output uwire id_6,
    input supply1 id_7
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  id_4(
      .id_0(), .id_1(id_1), .id_2(-1'b0), .id_3(), .id_4(1), .id_5(id_3), .id_6(-1)
  );
endmodule
