# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../zad6_3.srcs/sim_1/new/gen.v" \
"../../../../zad6_3.srcs/sim_1/new/load_file.v" \
"../../../../zad6_3.srcs/sources_1/new/uart_rx.v" \
"../../../../zad6_3.srcs/sources_1/new/uart_tx.v" \
"../../../../zad6_3.srcs/sim_1/new/write.v" \
"../../../../zad6_3.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
