$date
	Fri Feb 09 12:20:55 2018
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_control $end
$scope module dut $end
$var wire 1 ! ALUSrc $end
$var wire 1 " RegWrite $end
$var wire 11 # instruct [10:0] $end
$var wire 8 $ tin0 [7:0] $end
$var wire 6 % temp [5:0] $end
$var wire 6 & ninst [5:0] $end
$var wire 4 ' format [3:0] $end
$var wire 1 ( Reg2Loc $end
$var wire 1 ) MemtoReg $end
$var wire 1 * MemWrite $end
$var wire 1 + MemRead $end
$var wire 1 , Branch $end
$var wire 2 - ALUOp [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 -
1,
0+
0*
0)
1(
b1001 '
b10101 &
b101010 %
b11101000 $
b10101011000 #
1"
0!
$end
#1000
0,
b1 '
b1 &
b10000010 $
b111110 %
b11111000010 #
#2000
b11111000000 #
#3000
1,
b1001 '
b10010 &
b11101000 $
b101101 %
b10110100010 #
#4000
