

================================================================
== Vivado HLS Report for 'karastuba_mul_templa_4'
================================================================
* Date:           Fri Jun  5 20:51:26 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.616 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline |
    |   min   |   max   |    min   |    max   | min |  max |   Type   |
    +---------+---------+----------+----------+-----+------+----------+
    |     1435|     1689| 4.305 us | 5.067 us |  989|  1111| dataflow |
    +---------+---------+----------+----------+-----+------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%rhs_tmp_bits_read_2 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %rhs_tmp_bits_read)"   --->   Operation 5 'read' 'rhs_tmp_bits_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lhs_tmp_bits_read_2 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %lhs_tmp_bits_read)"   --->   Operation 6 'read' 'lhs_tmp_bits_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%z0_digits_data_V = alloca [32 x i64], align 8" [multest.cc:385]   --->   Operation 7 'alloca' 'z0_digits_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%z2_digits_data_V = alloca [32 x i64], align 8" [multest.cc:386]   --->   Operation 8 'alloca' 'z2_digits_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%cross_mul_digits_dat = alloca [32 x i64], align 8" [multest.cc:387]   --->   Operation 9 'alloca' 'cross_mul_digits_dat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%inter_lhs_digits_dat = alloca [32 x i64], align 8" [multest.cc:388]   --->   Operation 10 'alloca' 'inter_lhs_digits_dat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%inter_rhs_digits_dat = alloca [32 x i64], align 8" [multest.cc:389]   --->   Operation 11 'alloca' 'inter_rhs_digits_dat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%tmp = call { i32, i32, i32, i32, i32 } @karastuba_mul_MUL_st.1(i2 %lhs_tmp_bits_read_2, [32 x i64]* %lhs_digits_data_V, i2 %rhs_tmp_bits_read_2, [32 x i64]* %rhs_digits_data_V, [32 x i64]* %z0_digits_data_V, [32 x i64]* %z2_digits_data_V, [32 x i64]* %cross_mul_digits_dat, [32 x i64]* %inter_lhs_digits_dat, [32 x i64]* %inter_rhs_digits_dat)" [multest.cc:390]   --->   Operation 12 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/2] (0.00ns)   --->   "%tmp = call { i32, i32, i32, i32, i32 } @karastuba_mul_MUL_st.1(i2 %lhs_tmp_bits_read_2, [32 x i64]* %lhs_digits_data_V, i2 %rhs_tmp_bits_read_2, [32 x i64]* %rhs_digits_data_V, [32 x i64]* %z0_digits_data_V, [32 x i64]* %z2_digits_data_V, [32 x i64]* %cross_mul_digits_dat, [32 x i64]* %inter_lhs_digits_dat, [32 x i64]* %inter_rhs_digits_dat)" [multest.cc:390]   --->   Operation 13 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%z0_tmp_bits = extractvalue { i32, i32, i32, i32, i32 } %tmp, 0" [multest.cc:390]   --->   Operation 14 'extractvalue' 'z0_tmp_bits' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%z2_tmp_bits = extractvalue { i32, i32, i32, i32, i32 } %tmp, 1" [multest.cc:390]   --->   Operation 15 'extractvalue' 'z2_tmp_bits' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%cross_mul_tmp_bits = extractvalue { i32, i32, i32, i32, i32 } %tmp, 2" [multest.cc:390]   --->   Operation 16 'extractvalue' 'cross_mul_tmp_bits' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%inter_lhs_tmp_bits = extractvalue { i32, i32, i32, i32, i32 } %tmp, 3" [multest.cc:390]   --->   Operation 17 'extractvalue' 'inter_lhs_tmp_bits' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%inter_rhs_tmp_bits = extractvalue { i32, i32, i32, i32, i32 } %tmp, 4" [multest.cc:390]   --->   Operation 18 'extractvalue' 'inter_rhs_tmp_bits' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [2/2] (0.00ns)   --->   "call fastcc void @karastuba_mul_ADD_SU.1(i32 %z0_tmp_bits, [32 x i64]* %z0_digits_data_V, i32 %z2_tmp_bits, [32 x i64]* %z2_digits_data_V, i32 %cross_mul_tmp_bits, [32 x i64]* %cross_mul_digits_dat, i32 %inter_lhs_tmp_bits, [32 x i64]* %inter_lhs_digits_dat, i32 %inter_rhs_tmp_bits, [32 x i64]* %inter_rhs_digits_dat, i32* %res_tmp_bits, [64 x i64]* %res_digits_data_V)" [multest.cc:391]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:382]   --->   Operation 20 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/2] (0.00ns)   --->   "call fastcc void @karastuba_mul_ADD_SU.1(i32 %z0_tmp_bits, [32 x i64]* %z0_digits_data_V, i32 %z2_tmp_bits, [32 x i64]* %z2_digits_data_V, i32 %cross_mul_tmp_bits, [32 x i64]* %cross_mul_digits_dat, i32 %inter_lhs_tmp_bits, [32 x i64]* %inter_lhs_digits_dat, i32 %inter_rhs_tmp_bits, [32 x i64]* %inter_rhs_digits_dat, i32* %res_tmp_bits, [64 x i64]* %res_digits_data_V)" [multest.cc:391]   --->   Operation 21 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "ret void" [multest.cc:394]   --->   Operation 22 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
