<map id="diq2_sampling" name="diq2_sampling">
<area shape="rect" id="node4" href="$d0/d06/classdiq2__samples.html" title="{diq2_samples\n|+ dev_family\l+ diq_width\l+ ch_num\l+ fifo_wrsize\l+ clk_iopll\l+ clk_iodirect\l+ clk\l+ reset_n\l+ en\l+ rxiq\land 13 more...\l|}" alt="" coords="121,637,227,861"/>
<area shape="rect" id="node2" href="$d2/dad/classlms7002__ddin.html" title="{lms7002_ddin\n|+ dev_family\l+ iq_width\l+ invert_input_clocks\l+ clk\l+ reset_n\l+ rxiq\l+ rxiqsel\l+ data_out_h\l+ data_out_l\l+ ieee\l+ std_logic_1164\l+ numeric_std\l+ altera_mf\l+ altera_mf_components\l|}" alt="" coords="5,5,172,273"/>
<area shape="rect" id="node3" href="$d3/df8/classfifo__inst.html" title="{fifo_inst\n|+ dev_family\l+ wrwidth\l+ wrusedw_witdth\l+ rdwidth\l+ rdusedw_width\l+ show_ahead\l+ reset_n\l+ wrclk\l+ wrreq\l+ data\land 13 more...\l|}" alt="" coords="197,27,325,251"/>
<area shape="rect" id="node5" href="$d1/ddd/classLTE__rx__path.html" title="{LTE_rx_path\n|+ dev_family\l+ diq_width\l+ infifo_wrsize\l+ outfifo_size\l+ reset\l+ en\l+ data_src\l+ outfifo_full\l+ DIQ2_IQSEL2\l+ mimo_en\land 15 more...\l|}" alt="" coords="47,909,165,1133"/>
<area shape="rect" id="node6" href="$d3/da4/classrx__path.html" title="{rx_path\n|+ dev_family\l+ diq_width\l+ infifo_wrsize\l+ outfifo_size\l+ clk_iopll\l+ clk_iodirect\l+ clk\l+ reset_n\l+ en\l+ DIQ2\land 18 more...\l|}" alt="" coords="190,909,297,1133"/>
</map>
