INFO-FLOW: Workspace D:/xilinx/minorproject_final/minorproject_final/solution1 opened at Fri Aug 11 11:19:42 +0530 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.117 sec.
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Command     import_lib done; 0.18 sec.
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.122 sec.
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.386 sec.
Command     ap_source done; 0.387 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.13 sec.
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/xilinx/vitis2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/xilinx/vitis2020.1/Vivado/2020.1/data;D:/xilinx/vitis2020.1/Vitis/2020.1/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: D:/xilinx/vitis2020.1/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/xilinx/vitis2020.1/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 3.322 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_family_info -name zynq -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 3.463 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 4.296 sec.
Execute   set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/xilinx/vitis2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/xilinx/vitis2020.1/Vivado/2020.1/data;D:/xilinx/vitis2020.1/Vitis/2020.1/data
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_family_info -name zynq -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-10] Analyzing design file 'sourcefiles/spmvkernel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling sourcefiles/spmvkernel.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/xilinx/vitis2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/clang.spmvkernel.cpp.diag.yml -fno-limit-debug-info --sysroot D:/xilinx/vitis2020.1/Vitis/2020.1/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E sourcefiles/spmvkernel.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/autopilot -I D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmvkernel.pp.0.cpp > D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/clang.spmvkernel.cpp.out.log 2> D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/clang.spmvkernel.cpp.err.log 
Command       ap_eval done; 0.372 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top spmv_kernel -name=spmv_kernel 
INFO-FLOW: Setting directive 'TOP' name=spmv_kernel 
INFO-FLOW: Setting directive 'TOP' name=spmv_kernel 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=spmv_kernel 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmvkernel.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/xilinx/vitis2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/.systemc_flag -fix-errors D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmvkernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.195 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmvkernel.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/xilinx/vitis2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/all.directive.json -fix-errors D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmvkernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.629 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmvkernel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/xilinx/vitis2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmvkernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.784 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmvkernel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/clang-tidy.spmvkernel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmvkernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/clang-tidy.spmvkernel.pp.0.cpp.out.log 2> D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/clang-tidy.spmvkernel.pp.0.cpp.err.log 
Command         ap_eval done; 1.14 sec.
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 1.269 sec.
Execute       clang_tidy -errorcheck xilinx-top-parameters D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmvkernel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/clang-tidy.spmvkernel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmvkernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/clang-tidy.spmvkernel.pp.0.cpp.out.log 2> D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/clang-tidy.spmvkernel.pp.0.cpp.err.log 
Command         ap_eval done; 0.65 sec.
Command       clang_tidy done; 0.652 sec.
Execute       clang_tidy -errorcheck xilinx-array-stream-check D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmvkernel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/clang-tidy.spmvkernel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmvkernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/clang-tidy.spmvkernel.pp.0.cpp.out.log 2> D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/clang-tidy.spmvkernel.pp.0.cpp.err.log 
Command         ap_eval done; 0.676 sec.
Command       clang_tidy done; 0.678 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/xilinx/vitis2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/xilinx-dataflow-lawyer.spmvkernel.pp.0.cpp.diag.yml D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmvkernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/xilinx-dataflow-lawyer.spmvkernel.pp.0.cpp.out.log 2> D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/xilinx-dataflow-lawyer.spmvkernel.pp.0.cpp.err.log 
Command       ap_eval done; 1.125 sec.
Execute       clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmvkernel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/clang-tidy.spmvkernel.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmvkernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/clang-tidy.spmvkernel.pp.0.cpp.out.log 2> D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/clang-tidy.spmvkernel.pp.0.cpp.err.log 
Command         ap_eval done; 0.775 sec.
Command       clang_tidy done; 0.777 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/xilinx/vitis2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/clang.spmvkernel.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmvkernel.pragma.2.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/autopilot -I D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmvkernel.bc > D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/clang.spmvkernel.pragma.2.cpp.out.log 2> D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/clang.spmvkernel.pragma.2.cpp.err.log 
Command       ap_eval done; 4.871 sec.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmvkernel.g.bc"  
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmvkernel.g.bc -o D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.ld.0.bc > D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.41 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.416 sec.
Execute       run_link_or_opt -opt -out D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
Command         ap_eval done; 0.801 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.809 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/xilinx/vitis2020.1/Vitis/2020.1/win64/lib/libhlsm_39.bc D:/xilinx/vitis2020.1/Vitis/2020.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/xilinx/vitis2020.1/Vitis/2020.1/win64/lib/libhlsm_39.bc D:/xilinx/vitis2020.1/Vitis/2020.1/win64/lib/libhlsmc++_39.bc -o D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 5.254 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 5.257 sec.
Execute       run_link_or_opt -opt -out D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmv_kernel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=spmv_kernel -reflow-float-conversion -o D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.826 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.829 sec.
Execute       run_link_or_opt -out D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/xilinx/vitis2020.1/Vitis/2020.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/xilinx/vitis2020.1/Vitis/2020.1/win64/lib/libfloatconversion_39.bc -o D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.333 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.334 sec.
Execute       run_link_or_opt -opt -out D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmv_kernel 
Execute         ap_eval exec -ignorestderr D:/xilinx/vitis2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=spmv_kernel -o D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command         ap_eval done; 0.182 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.186 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_interface 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr D:/xilinx/vitis2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -fhls -mllvm -hls-top-function-name=spmv_kernel -mllvm -hls-db-dir -mllvm D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db -emit-llvm -c -mllvm -hls-bitcode-version=3.1 -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/top-io-fe.xml -mllvm -pass-remarks=supported-subset -mllvm -reflow-enable-interface-default-setting=false -mllvm -reflow-enable-slave-interface-default-setting=false -mllvm -gen-kernel-xml=false -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -x ir D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.lto.bc > D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 2.246 sec.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_int_base.h:938:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_int_base.h:938:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_int_base.h:857:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'ap_int_base<32, false>::operator()(int, int)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_int_base.h:857:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'ap_int_base<8, false>::operator()(int, int)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_int_base.h:857:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int)' into 'ap_int_base<23, false>::operator()(int, int)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:311:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:20)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:495:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed.h:295:60)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int) const' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_int_base.h:864:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int) const' into 'ap_int_base<23, false>::operator()(int, int) const' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_int_base.h:898:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1545:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1584:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::get() const' into 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_int_base<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1470:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<float>::mantissa() const' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:364:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<float>::mantissa() const' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<float>::mantissa() const' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:9)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' into 'fp_struct<float>::mantissa() const' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:365:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<float>::mantissa() const' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:365:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int) const' into 'fp_struct<float>::mantissa() const' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:365:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed.h:196:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_int_base.h:1305:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_int_base.h:1305:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_int_base.h:1305:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_int_base.h:1419:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_int_base.h:1419:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' into 'fp_struct<float>::expv() const' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:340:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<float>::expv() const' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:340:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<79>::ap_uint<79, false>(ap_int_base<79, false> const&)' into 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_int_base.h:1455:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed.h:196:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed.h:196:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_int_base.h:938:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<float>::__signbit() const' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:373:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1206:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:823:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:823:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/include/header_files\ap_fixed_base.h:996:71)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'spmv_kernel(float*, int*, int*, float*, float*, int, int, int)' (sourcefiles/spmvkernel.cpp:13:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'spmv_kernel(float*, int*, int*, float*, float*, int, int, int)' (sourcefiles/spmvkernel.cpp:13:0)
INFO: [HLS 214-115] Burst read of variable length and bit width 32 has been inferred on port 'gmem_0' (sourcefiles/spmvkernel.cpp:26:19)
INFO: [HLS 214-115] Burst read of variable length and bit width 32 has been inferred on port 'gmem_0' (sourcefiles/spmvkernel.cpp:35:19)
INFO: [HLS 214-115] Burst read of variable length and bit width 32 has been inferred on port 'gmem_1' (sourcefiles/spmvkernel.cpp:53:19)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:35 . Memory (MB): peak = 948.773 ; gain = 863.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:35 . Memory (MB): peak = 948.773 ; gain = 863.145
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top spmv_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.0.bc -o D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.908 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:37 . Memory (MB): peak = 948.773 ; gain = 863.145
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.1.bc -o D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'spmv_kernel' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
Command         transform done; 0.541 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.157 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 948.773 ; gain = 863.145
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.g.1.bc to D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.o.1.bc -o D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (sourcefiles/spmvkernel.cpp:26) in function 'spmv_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_35_2' (sourcefiles/spmvkernel.cpp:33) in function 'spmv_kernel' automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'spmv_kernel' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
Command         transform done; 0.644 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.444 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:39 . Memory (MB): peak = 948.773 ; gain = 863.145
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.o.2.bc -o D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem_0' (sourcefiles/spmvkernel.cpp:57:15). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'x_local' (sourcefiles/spmvkernel.cpp:28:13)
INFO: [HLS 200-472] Inferring partial write operation for 'row_indices_diff_local' (sourcefiles/spmvkernel.cpp:39:31)
Command         transform done; 1.059 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:40 . Memory (MB): peak = 948.773 ; gain = 863.145
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.891 sec.
Command     elaborate done; 34.07 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'spmv_kernel' ...
Execute       ap_set_top_model spmv_kernel 
Execute       get_model_list spmv_kernel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model spmv_kernel 
Execute       get_model_list spmv_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: spmv_kernel
INFO-FLOW: Configuring Module : spmv_kernel ...
Execute       set_default_model spmv_kernel 
Execute       apply_spec_resource_limit spmv_kernel 
INFO-FLOW: Model list for preprocess: spmv_kernel
INFO-FLOW: Preprocessing Module: spmv_kernel ...
Execute       set_default_model spmv_kernel 
Execute       cdfg_preprocess -model spmv_kernel 
Execute       rtl_gen_preprocess spmv_kernel 
INFO-FLOW: Model list for synthesis: spmv_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmv_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model spmv_kernel 
Execute       schedule -model spmv_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.028 sec.
INFO: [HLS 200-111]  Elapsed time: 41.139 seconds; current allocated memory: 205.001 MB.
Execute       syn_report -verbosereport -o D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.224 sec.
Execute       db_write -o D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.sched.adb -f 
Command       db_write done; 0.139 sec.
INFO-FLOW: Finish scheduling spmv_kernel.
Execute       set_default_model spmv_kernel 
Execute       bind -model spmv_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.335 sec.
INFO: [HLS 200-111]  Elapsed time: 0.774 seconds; current allocated memory: 206.047 MB.
Execute       syn_report -verbosereport -o D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.129 sec.
Execute       db_write -o D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.bind.adb -f 
INFO-FLOW: Finish binding spmv_kernel.
Execute       get_model_list spmv_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess spmv_kernel 
INFO-FLOW: Model list for RTL generation: spmv_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmv_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model spmv_kernel -top_prefix  -sub_prefix spmv_kernel_ -mg_file D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmv_kernel/gmem_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmv_kernel/gmem_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmv_kernel/values' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmv_kernel/col_indices' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmv_kernel/row_indices' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmv_kernel/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmv_kernel/y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmv_kernel/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmv_kernel/m' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmv_kernel/nnz' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmv_kernel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmv_kernel'.
Command       create_rtl_model done; 1.145 sec.
INFO: [HLS 200-111]  Elapsed time: 1.615 seconds; current allocated memory: 208.641 MB.
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl spmv_kernel -istop -style xilinx -f -lang vhdl -o D:/xilinx/minorproject_final/minorproject_final/solution1/syn/vhdl/spmv_kernel 
Command       gen_rtl done; 0.105 sec.
Execute       gen_rtl spmv_kernel -istop -style xilinx -f -lang vlog -o D:/xilinx/minorproject_final/minorproject_final/solution1/syn/verilog/spmv_kernel 
Execute       syn_report -csynth -model spmv_kernel -o D:/xilinx/minorproject_final/minorproject_final/solution1/syn/report/spmv_kernel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model spmv_kernel -o D:/xilinx/minorproject_final/minorproject_final/solution1/syn/report/spmv_kernel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model spmv_kernel -o D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.141 sec.
Execute       db_write -model spmv_kernel -f -o D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.adb 
Command       db_write done; 0.392 sec.
Execute       gen_tb_info spmv_kernel -p D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db -o D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel 
Execute       export_constraint_db -f -tool general -o D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.constraint.tcl 
Execute       syn_report -designview -model spmv_kernel -o D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.design.xml 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model spmv_kernel -o D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model spmv_kernel -o D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.protoinst 
Command       syn_report done; 0.164 sec.
Execute       get_config_debug -directory 
Execute       sc_get_clocks spmv_kernel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain spmv_kernel 
INFO-FLOW: Model list for RTL component generation: spmv_kernel
INFO-FLOW: Handling components in module [spmv_kernel] ... 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.compgen.tcl 
INFO-FLOW: Found component spmv_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model spmv_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component spmv_kernel_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model spmv_kernel_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component spmv_kernel_sitofp_32ns_32_6_no_dsp_1.
INFO-FLOW: Append model spmv_kernel_sitofp_32ns_32_6_no_dsp_1
INFO-FLOW: Found component spmv_kernel_x_local.
INFO-FLOW: Append model spmv_kernel_x_local
INFO-FLOW: Found component spmv_kernel_gmem_0_m_axi.
INFO-FLOW: Append model spmv_kernel_gmem_0_m_axi
INFO-FLOW: Found component spmv_kernel_gmem_1_m_axi.
INFO-FLOW: Append model spmv_kernel_gmem_1_m_axi
INFO-FLOW: Append model spmv_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: spmv_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1 spmv_kernel_fmul_32ns_32ns_32_4_max_dsp_1 spmv_kernel_sitofp_32ns_32_6_no_dsp_1 spmv_kernel_x_local spmv_kernel_gmem_0_m_axi spmv_kernel_gmem_1_m_axi spmv_kernel
INFO-FLOW: To file: write model spmv_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model spmv_kernel_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model spmv_kernel_sitofp_32ns_32_6_no_dsp_1
INFO-FLOW: To file: write model spmv_kernel_x_local
INFO-FLOW: To file: write model spmv_kernel_gmem_0_m_axi
INFO-FLOW: To file: write model spmv_kernel_gmem_1_m_axi
INFO-FLOW: To file: write model spmv_kernel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): spmv_kernel
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/xilinx/minorproject_final/minorproject_final/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Command       ap_source done; 0.119 sec.
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Command             ap_source done; 0.196 sec.
Command           ap_source done; 0.215 sec.
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.149 sec.
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.574 sec.
Command       ap_source done; 0.574 sec.
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'spmv_kernel_x_local_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.726 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/xilinx/minorproject_final/minorproject_final/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.162 sec.
Command       ap_source done; 0.163 sec.
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=spmv_kernel xml_exists=0
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.134 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.421 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.constraint.tcl 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=18
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=10
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=7 #gSsdmPorts=18
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/top-io-be.tcl 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.constraint.tcl 
Execute       sc_get_clocks spmv_kernel 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/impl/misc/spmv_kernel_ap_faddfsub_3_full_dsp_32_ip.tcl 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/impl/misc/spmv_kernel_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source D:/xilinx/minorproject_final/minorproject_final/solution1/impl/misc/spmv_kernel_ap_sitofp_4_no_dsp_32_ip.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:50 . Memory (MB): peak = 948.773 ; gain = 863.145
INFO: [VHDL 208-304] Generating VHDL RTL for spmv_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for spmv_kernel.
Execute       syn_report -model spmv_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 10.387 sec.
Command   csynth_design done; 44.499 sec.
Command ap_source done; 49.014 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/xilinx/minorproject_final/minorproject_final/solution1 opened at Fri Aug 11 11:26:23 +0530 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command       ap_source done; 0.108 sec.
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Command     import_lib done; 0.152 sec.
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.201 sec.
Command     ap_source done; 0.202 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/xilinx/vitis2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/xilinx/vitis2020.1/Vivado/2020.1/data;D:/xilinx/vitis2020.1/Vitis/2020.1/data
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: D:/xilinx/vitis2020.1/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/xilinx/vitis2020.1/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 5.254 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       ap_family_info -name zynq -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 5.548 sec.
Execute     ap_part_info -data single -name xc7z020clg400-1 
Execute     ap_part_info -name xc7z020clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 6.102 sec.
Execute   set_part xc7z020clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/xilinx/vitis2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/xilinx/vitis2020.1/Vivado/2020.1/data;D:/xilinx/vitis2020.1/Vitis/2020.1/data
Execute     ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg400-1 -data info 
Execute     ap_family_info -name zynq -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.222 sec.
Execute   create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   cosim_design -disable_deadlock_detection -trace_level all -argv D:/xilinx/minorproject/data/rotor1.mtx.csr -rtl vhdl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.114 sec.
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.181 sec.
Command     ap_source done; 0.181 sec.
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     is_encrypted D:/xilinx/minorproject_final/sourcefiles/spmvtop.cpp 
Execute     is_encrypted D:/xilinx/minorproject_final/sourcefiles/spmv.h 
Execute     is_encrypted D:/xilinx/minorproject_final/sourcefiles/readspm.cpp 
Execute     is_encrypted D:/xilinx/minorproject_final/sourcefiles/spmvkernel.cpp 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: D:/xilinx/minorproject_final/sourcefiles/spmvtop.cpp D:/xilinx/minorproject_final/minorproject_final/solution1/./sim/autowrap/testbench/spmvtop.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process D:/xilinx/minorproject_final/minorproject_final/solution1/./sim/autowrap/testbench/spmvtop.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/xilinx/vitis2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/xilinx/minorproject_final/minorproject_final/solution1/./sim/autowrap/testbench/spmvtop.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 5.514 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: D:/xilinx/minorproject_final/sourcefiles/readspm.cpp D:/xilinx/minorproject_final/minorproject_final/solution1/./sim/autowrap/testbench/readspm.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process D:/xilinx/minorproject_final/minorproject_final/solution1/./sim/autowrap/testbench/readspm.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/xilinx/vitis2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/xilinx/minorproject_final/minorproject_final/solution1/./sim/autowrap/testbench/readspm.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.439 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: D:/xilinx/minorproject_final/sourcefiles/spmvkernel.cpp D:/xilinx/minorproject_final/minorproject_final/solution1/./sim/autowrap/testbench/spmvkernel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process D:/xilinx/minorproject_final/minorproject_final/solution1/./sim/autowrap/testbench/spmvkernel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/xilinx/vitis2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/xilinx/minorproject_final/minorproject_final/solution1/./sim/autowrap/testbench/spmvkernel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.941 sec.
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
WARNING: [COSIM 212-369] AXI_master port 'values' has a depth of '60098'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'row_indices' has a depth of '60098'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'x' has a depth of '60098'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'y' has a depth of '60098'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'gmem_1' has a depth of '60098'. Insufficient depth may result in simulation mismatch or freeze.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.916 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Command     ap_part_info done; 0.107 sec.
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO-FLOW: Workspace D:/xilinx/minorproject_final/minorproject_final/solution1 opened at Fri Aug 11 14:01:19 +0530 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.162 sec.
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.393 sec.
Command     ap_source done; 0.399 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/xilinx/vitis2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/xilinx/vitis2020.1/Vivado/2020.1/data;D:/xilinx/vitis2020.1/Vitis/2020.1/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: D:/xilinx/vitis2020.1/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/xilinx/vitis2020.1/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 5.437 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_family_info -name zynq -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 5.843 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 6.841 sec.
Execute   set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/xilinx/vitis2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/xilinx/vitis2020.1/Vivado/2020.1/data;D:/xilinx/vitis2020.1/Vitis/2020.1/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_family_info -name zynq -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.278 sec.
Execute   create_clock -period 10 -name default 
Execute   source ./minorproject_final/solution1/directives.tcl 
Execute     set_directive_top -name spmv_kernel spmv_kernel 
INFO-FLOW: Setting directive 'TOP' name=spmv_kernel 
Execute   cosim_design -disable_deadlock_detection -trace_level all -argv D:/xilinx/minorproject/data/rotor1.mtx.csr -rtl vhdl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Command     ap_source done; 0.141 sec.
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.211 sec.
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.312 sec.
Command     ap_source done; 0.312 sec.
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     is_encrypted D:/xilinx/minorproject_final/sourcefiles/readspm.cpp 
Execute     is_encrypted D:/xilinx/minorproject_final/sourcefiles/spmv.h 
Execute     is_encrypted D:/xilinx/minorproject_final/sourcefiles/spmvtop.cpp 
Execute     is_encrypted D:/xilinx/minorproject_final/sourcefiles/spmvkernel.cpp 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: D:/xilinx/minorproject_final/sourcefiles/readspm.cpp D:/xilinx/minorproject_final/minorproject_final/solution1/./sim/autowrap/testbench/readspm.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process D:/xilinx/minorproject_final/minorproject_final/solution1/./sim/autowrap/testbench/readspm.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/xilinx/vitis2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/xilinx/minorproject_final/minorproject_final/solution1/./sim/autowrap/testbench/readspm.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 6.41 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Command     ap_part_info done; 0.177 sec.
INFO-FLOW: TB processing: D:/xilinx/minorproject_final/sourcefiles/spmvtop.cpp D:/xilinx/minorproject_final/minorproject_final/solution1/./sim/autowrap/testbench/spmvtop.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process D:/xilinx/minorproject_final/minorproject_final/solution1/./sim/autowrap/testbench/spmvtop.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/xilinx/vitis2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/xilinx/minorproject_final/minorproject_final/solution1/./sim/autowrap/testbench/spmvtop.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 3.171 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: D:/xilinx/minorproject_final/sourcefiles/spmvkernel.cpp D:/xilinx/minorproject_final/minorproject_final/solution1/./sim/autowrap/testbench/spmvkernel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process D:/xilinx/minorproject_final/minorproject_final/solution1/./sim/autowrap/testbench/spmvkernel.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec D:/xilinx/vitis2020.1/Vitis/2020.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/xilinx/minorproject_final/minorproject_final/solution1/./sim/autowrap/testbench/spmvkernel.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 2.073 sec.
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
WARNING: [COSIM 212-369] AXI_master port 'values' has a depth of '60098'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'row_indices' has a depth of '60098'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'x' has a depth of '60098'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'y' has a depth of '60098'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'gmem_1' has a depth of '60098'. Insufficient depth may result in simulation mismatch or freeze.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 3.6 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 836.838 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 1062.35 sec.
Command ap_source done; 1069.58 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/xilinx/minorproject_final/minorproject_final/solution1 opened at Mon Aug 14 14:48:12 +0530 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Command     open_platform done; 0.14 sec.
Execute     import_lib D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Command       ap_source done; 0.169 sec.
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Command         ap_source done; 0.147 sec.
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source done; 0.132 sec.
Command       ap_source done; 0.318 sec.
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Command     import_lib done; 0.548 sec.
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Command         ap_source done; 0.128 sec.
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command         ap_source done; 0.106 sec.
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.188 sec.
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.823 sec.
Command     ap_source done; 0.834 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Command       ap_source done; 0.108 sec.
Command     ap_source done; 0.126 sec.
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/xilinx/vitis2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/xilinx/vitis2020.1/Vivado/2020.1/data;D:/xilinx/vitis2020.1/Vitis/2020.1/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: D:/xilinx/vitis2020.1/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/xilinx/vitis2020.1/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 5.231 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_family_info -name zynq -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 5.491 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 7.743 sec.
Execute   set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/xilinx/vitis2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/xilinx/vitis2020.1/Vivado/2020.1/data;D:/xilinx/vitis2020.1/Vitis/2020.1/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_family_info -name zynq -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.199 sec.
Execute   create_clock -period 10 -name default 
Execute   source ./minorproject_final/solution1/directives.tcl 
Execute     set_directive_top -name spmv_kernel spmv_kernel 
INFO-FLOW: Setting directive 'TOP' name=spmv_kernel 
Execute   export_design -rtl vhdl -format ip_catalog -output D:/xilinx/minorproject_final/output_ip/spmv_kernel.zip 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -output=D:/xilinx/minorproject_final/output_ip/spmv_kernel.zip -rtl=vhdl 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl vhdl
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): spmv_kernel
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl vhdl
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vhdl -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Command     ap_source done; 0.108 sec.
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.212 sec.
Command     ap_source done; 0.213 sec.
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=spmv_kernel xml_exists=1
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_source done; 0.317 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_source done; 0.547 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.constraint.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=18
INFO-FLOW: DBG:CMD:       copying IP vlog from D:/xilinx/minorproject_final/minorproject_final/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from D:/xilinx/minorproject_final/minorproject_final/solution1/impl/vhdl
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=18 g_lang=vhdl is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=spmv_kernel
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=spmv_kernel
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.constraint.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files D:/xilinx/minorproject_final/minorproject_final/solution1/impl/.vhdl/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.149 sec.
Command     ap_source done; 0.149 sec.
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec D:/xilinx/minorproject_final/minorproject_final/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:CMD:     exec D:/xilinx/minorproject_final/minorproject_final/solution1/impl/ip/pack.bat failed 1
ERROR: [IMPL 213-28] Failed to generate IP.
Command   export_design done; error code: 2; 114.469 sec.
Command ap_source done; error code: 1; 122.735 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/xilinx/minorproject_final/minorproject_final/solution1 opened at Mon Aug 14 14:52:40 +0530 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Command     import_lib done; 0.15 sec.
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.152 sec.
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.447 sec.
Command     ap_source done; 0.448 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/xilinx/vitis2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/xilinx/vitis2020.1/Vivado/2020.1/data;D:/xilinx/vitis2020.1/Vitis/2020.1/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: D:/xilinx/vitis2020.1/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/xilinx/vitis2020.1/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 2.56 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_family_info -name zynq -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 2.713 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=D:/xilinx/minorproject_final/output_ip/spmv_kernel.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/xilinx/minorproject_final/output_ip/spmv_kernel.zip
Execute     config_export -output=D:/xilinx/minorproject_final/output_ip/spmv_kernel.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=vhdl 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
Execute     config_export -rtl=vhdl 
Command   open_solution done; 3.515 sec.
Execute   set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/xilinx/vitis2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/xilinx/vitis2020.1/Vivado/2020.1/data;D:/xilinx/vitis2020.1/Vitis/2020.1/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_family_info -name zynq -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.158 sec.
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output D:/xilinx/minorproject_final/output_ip/spmv_kernel.zip -rtl vhdl 
Execute   source ./minorproject_final/solution1/directives.tcl 
Execute     set_directive_top -name spmv_kernel spmv_kernel 
INFO-FLOW: Setting directive 'TOP' name=spmv_kernel 
Execute   export_design -rtl verilog -format ip_catalog -output D:/xilinx/minorproject_final/output_ip/spmv_kernel.zip 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -output=D:/xilinx/minorproject_final/output_ip/spmv_kernel.zip -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): spmv_kernel
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.101 sec.
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.154 sec.
Command     ap_source done; 0.154 sec.
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=spmv_kernel xml_exists=1
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_source done; 0.193 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_source done; 0.532 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.constraint.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=18
INFO-FLOW: DBG:CMD:       copying IP vlog from D:/xilinx/minorproject_final/minorproject_final/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from D:/xilinx/minorproject_final/minorproject_final/solution1/impl/vhdl
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=18 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=spmv_kernel
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=spmv_kernel
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.constraint.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files D:/xilinx/minorproject_final/minorproject_final/solution1/impl/.vhdl/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.198 sec.
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.293 sec.
Command     ap_source done; 0.294 sec.
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec D:/xilinx/minorproject_final/minorproject_final/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:CMD:     exec D:/xilinx/minorproject_final/minorproject_final/solution1/impl/ip/pack.bat failed 1
ERROR: [IMPL 213-28] Failed to generate IP.
Command   export_design done; error code: 2; 158.599 sec.
Command ap_source done; error code: 1; 162.501 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/xilinx/minorproject_final/minorproject_final/solution1 opened at Mon Aug 14 14:56:37 +0530 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.703 sec.
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.933 sec.
Command     ap_source done; 0.935 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/xilinx/vitis2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/xilinx/vitis2020.1/Vivado/2020.1/data;D:/xilinx/vitis2020.1/Vitis/2020.1/data
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
DBG:HLSDevice: Trying to load device library: D:/xilinx/vitis2020.1/Vitis/2020.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/xilinx/vitis2020.1/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 11.544 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_part_info done; 0.149 sec.
Execute       ap_family_info -name zynq -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command         ap_part_info done; 0.117 sec.
Execute         config_chip_info -speed slow 
Command       add_library done; 0.175 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_part_info done; 0.222 sec.
Execute       get_default_platform 
Command     set_part done; 12.466 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Command     ap_part_info done; 0.179 sec.
Execute     config_chip_info -speed slow 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -default_slave_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=D:/xilinx/minorproject_final/output_ip/spmv_kernel.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/xilinx/minorproject_final/output_ip/spmv_kernel.zip
Execute     config_export -output=D:/xilinx/minorproject_final/output_ip/spmv_kernel.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 13.968 sec.
Execute   set_part xc7z020-clg400-1 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=D:/xilinx/vitis2020.1/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=D:/xilinx/vitis2020.1/Vivado/2020.1/data;D:/xilinx/vitis2020.1/Vitis/2020.1/data
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Command     ap_part_info done; 0.106 sec.
Execute     ap_family_info -name zynq -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       config_chip_info -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_part_info done; 0.151 sec.
Execute       config_chip_info -speed slow 
Command     add_library done; 0.191 sec.
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Command     ap_part_info done; 0.147 sec.
Execute     get_default_platform 
Command   set_part done; 0.724 sec.
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output D:/xilinx/minorproject_final/output_ip/spmv_kernel.zip -rtl verilog 
Execute   source ./minorproject_final/solution1/directives.tcl 
Execute     set_directive_top -name spmv_kernel spmv_kernel 
INFO-FLOW: Setting directive 'TOP' name=spmv_kernel 
Execute   export_design -rtl verilog -format ip_catalog -version 0.0.0 -output D:/xilinx/minorproject_final/output_ip/spmv_kernel.zip 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -output=D:/xilinx/minorproject_final/output_ip/spmv_kernel.zip -rtl=verilog -version=0.0.0 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog -version 0.0.0
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): spmv_kernel
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -rtl verilog
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.459 sec.
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.704 sec.
Command     ap_source done; 0.705 sec.
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=spmv_kernel xml_exists=1
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_source done; 0.621 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_source done; 1.143 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.compgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.constraint.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=18
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=10
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=0 #modelList=7 #gSsdmPorts=18
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Command     ap_source done; 0.136 sec.
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/top-io-be.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.constraint.tcl 
Execute     sc_get_clocks spmv_kernel 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/impl/misc/spmv_kernel_ap_faddfsub_3_full_dsp_32_ip.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/impl/misc/spmv_kernel_ap_fmul_2_max_dsp_32_ip.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/impl/misc/spmv_kernel_ap_sitofp_4_no_dsp_32_ip.tcl 
INFO-FLOW: DBG:CMD:       copying IP vlog from D:/xilinx/minorproject_final/minorproject_final/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from D:/xilinx/minorproject_final/minorproject_final/solution1/impl/vhdl
Execute     get_config_export -format 
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=18 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=spmv_kernel
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=spmv_kernel
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.constraint.tcl 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/spmv_kernel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files D:/xilinx/minorproject_final/minorproject_final/solution1/impl/.vhdl/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command     ap_part_info done; 0.113 sec.
INFO-FLOW: DBG:CMD: read_platform_lib D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/xilinx/minorproject_final/minorproject_final/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.146 sec.
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.274 sec.
Command     ap_source done; 0.275 sec.
Execute     source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/xilinx/vitis2020.1/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec D:/xilinx/minorproject_final/minorproject_final/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s output_ip/spmv_kernel.zip 
INFO: [HLS 200-802] Generated output file output_ip/spmv_kernel.zip
Command   export_design done; 61.441 sec.
Command ap_source done; 76.397 sec.
Execute cleanup_all 
