{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 06:02:15 2013 " "Info: Processing started: Thu Dec 19 06:02:15 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SQRT -c SQRT --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SQRT -c SQRT --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "SQRT.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/SQRT.bdf" { { 408 80 248 424 "CLK" "" } } } } { "d:/programs/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Start " "Info: Assuming node \"Start\" is an undefined clock" {  } { { "SQRT.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/SQRT.bdf" { { 448 80 248 464 "Start" "" } } } } { "d:/programs/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Start" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "BMU:inst\|Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"BMU:inst\|Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_s8j.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/cntr_s8j.tdf" 62 8 0 } } { "d:/programs/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "BMU:inst\|Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BMU:inst\|inst11 " "Info: Detected gated clock \"BMU:inst\|inst11\" as buffer" {  } { { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 552 968 1032 600 "inst11" "" } } } } { "d:/programs/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "BMU:inst\|inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "BMU:inst\|inst17 " "Info: Detected gated clock \"BMU:inst\|inst17\" as buffer" {  } { { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 304 432 496 352 "inst17" "" } } } } { "d:/programs/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "BMU:inst\|inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK memory BMU:inst\|ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0 register BMU:inst\|Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|safe_q\[1\] 111.06 MHz 9.004 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 111.06 MHz between source memory \"BMU:inst\|ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"BMU:inst\|Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|safe_q\[1\]\" (period= 9.004 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.258 ns + Longest memory register " "Info: + Longest memory to register delay is 4.258 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BMU:inst\|ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X13_Y18 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y18; Fanout = 18; MEM Node = 'BMU:inst\|ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_9t71.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/altsyncram_9t71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns BMU:inst\|ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|q_a\[2\] 2 MEM M4K_X13_Y18 2 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X13_Y18; Fanout = 2; MEM Node = 'BMU:inst\|ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|q_a\[2\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_9t71.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/altsyncram_9t71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.366 ns) 4.258 ns BMU:inst\|Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|safe_q\[1\] 3 REG LCFF_X16_Y18_N3 2 " "Info: 3: + IC(0.899 ns) + CELL(0.366 ns) = 4.258 ns; Loc. = LCFF_X16_Y18_N3; Fanout = 2; REG Node = 'BMU:inst\|Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|safe_q\[1\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[2] BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_s8j.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/cntr_s8j.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.359 ns ( 78.89 % ) " "Info: Total cell delay = 3.359 ns ( 78.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.899 ns ( 21.11 % ) " "Info: Total interconnect delay = 0.899 ns ( 21.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.258 ns" { BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[2] BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "4.258 ns" { BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 {} BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[2] {} BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.899ns } { 0.000ns 2.993ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.071 ns - Smallest " "Info: - Smallest clock skew is -0.071 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.680 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "SQRT.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/SQRT.bdf" { { 408 80 248 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 37 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'CLK~clkctrl'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "SQRT.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/SQRT.bdf" { { 408 80 248 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns BMU:inst\|Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|safe_q\[1\] 3 REG LCFF_X16_Y18_N3 2 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X16_Y18_N3; Fanout = 2; REG Node = 'BMU:inst\|Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|safe_q\[1\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { CLK~clkctrl BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_s8j.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/cntr_s8j.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK CLK~clkctrl BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLK {} CLK~combout {} CLK~clkctrl {} BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.751 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "SQRT.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/SQRT.bdf" { { 408 80 248 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 37 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'CLK~clkctrl'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "SQRT.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/SQRT.bdf" { { 408 80 248 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.661 ns) 2.751 ns BMU:inst\|ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X13_Y18 18 " "Info: 3: + IC(0.973 ns) + CELL(0.661 ns) = 2.751 ns; Loc. = M4K_X13_Y18; Fanout = 18; MEM Node = 'BMU:inst\|ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { CLK~clkctrl BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_9t71.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/altsyncram_9t71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.34 % ) " "Info: Total cell delay = 1.660 ns ( 60.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.091 ns ( 39.66 % ) " "Info: Total interconnect delay = 1.091 ns ( 39.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK CLK~clkctrl BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { CLK {} CLK~combout {} CLK~clkctrl {} BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.973ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK CLK~clkctrl BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLK {} CLK~combout {} CLK~clkctrl {} BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK CLK~clkctrl BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { CLK {} CLK~combout {} CLK~clkctrl {} BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.973ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_9t71.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/altsyncram_9t71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_s8j.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/cntr_s8j.tdf" 62 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_9t71.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/altsyncram_9t71.tdf" 34 2 0 } } { "db/cntr_s8j.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/cntr_s8j.tdf" 62 8 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.258 ns" { BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[2] BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "4.258 ns" { BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 {} BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[2] {} BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.899ns } { 0.000ns 2.993ns 0.366ns } "" } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK CLK~clkctrl BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLK {} CLK~combout {} CLK~clkctrl {} BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK CLK~clkctrl BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { CLK {} CLK~combout {} CLK~clkctrl {} BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.973ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Start " "Info: No valid register-to-register data paths exist for clock \"Start\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 35 " "Warning: Circuit may not operate. Detected 35 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "BMU:inst\|Beta1:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] BMU:inst\|RAMC:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] CLK 947 ps " "Info: Found hold time violation between source  pin or register \"BMU:inst\|Beta1:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]\" and destination pin or register \"BMU:inst\|RAMC:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]\" for clock \"CLK\" (Hold time is 947 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.464 ns + Largest " "Info: + Largest clock skew is 1.464 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.327 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "SQRT.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/SQRT.bdf" { { 408 80 248 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.787 ns) 2.769 ns BMU:inst\|Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|safe_q\[3\] 2 REG LCFF_X16_Y18_N7 4 " "Info: 2: + IC(0.983 ns) + CELL(0.787 ns) = 2.769 ns; Loc. = LCFF_X16_Y18_N7; Fanout = 4; REG Node = 'BMU:inst\|Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|safe_q\[3\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { CLK BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_s8j.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/cntr_s8j.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.149 ns) 3.238 ns BMU:inst\|inst11 3 COMB LCCOMB_X16_Y18_N16 2 " "Info: 3: + IC(0.320 ns) + CELL(0.149 ns) = 3.238 ns; Loc. = LCCOMB_X16_Y18_N16; Fanout = 2; COMB Node = 'BMU:inst\|inst11'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] BMU:inst|inst11 } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 552 968 1032 600 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.275 ns) 3.782 ns BMU:inst\|inst17 4 COMB LCCOMB_X16_Y18_N10 1 " "Info: 4: + IC(0.269 ns) + CELL(0.275 ns) = 3.782 ns; Loc. = LCCOMB_X16_Y18_N10; Fanout = 1; COMB Node = 'BMU:inst\|inst17'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { BMU:inst|inst11 BMU:inst|inst17 } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 304 432 496 352 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.976 ns) + CELL(0.000 ns) 5.758 ns BMU:inst\|inst17~clkctrl 5 COMB CLKCTRL_G11 6 " "Info: 5: + IC(1.976 ns) + CELL(0.000 ns) = 5.758 ns; Loc. = CLKCTRL_G11; Fanout = 6; COMB Node = 'BMU:inst\|inst17~clkctrl'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.976 ns" { BMU:inst|inst17 BMU:inst|inst17~clkctrl } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 304 432 496 352 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 7.327 ns BMU:inst\|RAMC:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 6 REG LCFF_X14_Y18_N25 1 " "Info: 6: + IC(1.032 ns) + CELL(0.537 ns) = 7.327 ns; Loc. = LCFF_X14_Y18_N25; Fanout = 1; REG Node = 'BMU:inst\|RAMC:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { BMU:inst|inst17~clkctrl BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/programs/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.747 ns ( 37.49 % ) " "Info: Total cell delay = 2.747 ns ( 37.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.580 ns ( 62.51 % ) " "Info: Total interconnect delay = 4.580 ns ( 62.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.327 ns" { CLK BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] BMU:inst|inst11 BMU:inst|inst17 BMU:inst|inst17~clkctrl BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "7.327 ns" { CLK {} CLK~combout {} BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] {} BMU:inst|inst11 {} BMU:inst|inst17 {} BMU:inst|inst17~clkctrl {} BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.983ns 0.320ns 0.269ns 1.976ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.149ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.863 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 5.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "SQRT.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/SQRT.bdf" { { 408 80 248 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.271 ns) 2.260 ns BMU:inst\|inst11 2 COMB LCCOMB_X16_Y18_N16 2 " "Info: 2: + IC(0.990 ns) + CELL(0.271 ns) = 2.260 ns; Loc. = LCCOMB_X16_Y18_N16; Fanout = 2; COMB Node = 'BMU:inst\|inst11'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { CLK BMU:inst|inst11 } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 552 968 1032 600 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.018 ns) + CELL(0.000 ns) 4.278 ns BMU:inst\|inst11~clkctrl 3 COMB CLKCTRL_G4 12 " "Info: 3: + IC(2.018 ns) + CELL(0.000 ns) = 4.278 ns; Loc. = CLKCTRL_G4; Fanout = 12; COMB Node = 'BMU:inst\|inst11~clkctrl'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.018 ns" { BMU:inst|inst11 BMU:inst|inst11~clkctrl } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 552 968 1032 600 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.537 ns) 5.863 ns BMU:inst\|Beta1:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X14_Y18_N13 1 " "Info: 4: + IC(1.048 ns) + CELL(0.537 ns) = 5.863 ns; Loc. = LCFF_X14_Y18_N13; Fanout = 1; REG Node = 'BMU:inst\|Beta1:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { BMU:inst|inst11~clkctrl BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/programs/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.807 ns ( 30.82 % ) " "Info: Total cell delay = 1.807 ns ( 30.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.056 ns ( 69.18 % ) " "Info: Total interconnect delay = 4.056 ns ( 69.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.863 ns" { CLK BMU:inst|inst11 BMU:inst|inst11~clkctrl BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "5.863 ns" { CLK {} CLK~combout {} BMU:inst|inst11 {} BMU:inst|inst11~clkctrl {} BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.990ns 2.018ns 1.048ns } { 0.000ns 0.999ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.327 ns" { CLK BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] BMU:inst|inst11 BMU:inst|inst17 BMU:inst|inst17~clkctrl BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "7.327 ns" { CLK {} CLK~combout {} BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] {} BMU:inst|inst11 {} BMU:inst|inst17 {} BMU:inst|inst17~clkctrl {} BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.983ns 0.320ns 0.269ns 1.976ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.149ns 0.275ns 0.000ns 0.537ns } "" } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.863 ns" { CLK BMU:inst|inst11 BMU:inst|inst11~clkctrl BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "5.863 ns" { CLK {} CLK~combout {} BMU:inst|inst11 {} BMU:inst|inst11~clkctrl {} BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.990ns 2.018ns 1.048ns } { 0.000ns 0.999ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/programs/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.533 ns - Shortest register register " "Info: - Shortest register to register delay is 0.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BMU:inst\|Beta1:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X14_Y18_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y18_N13; Fanout = 1; REG Node = 'BMU:inst\|Beta1:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/programs/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.150 ns) 0.449 ns BMU:inst\|Mux_Adr:inst14\|lpm_mux:lpm_mux_component\|mux_qmc:auto_generated\|result_node\[0\]~0 2 COMB LCCOMB_X14_Y18_N24 1 " "Info: 2: + IC(0.299 ns) + CELL(0.150 ns) = 0.449 ns; Loc. = LCCOMB_X14_Y18_N24; Fanout = 1; COMB Node = 'BMU:inst\|Mux_Adr:inst14\|lpm_mux:lpm_mux_component\|mux_qmc:auto_generated\|result_node\[0\]~0'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.449 ns" { BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[1] BMU:inst|Mux_Adr:inst14|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[0]~0 } "NODE_NAME" } } { "db/mux_qmc.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/mux_qmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.533 ns BMU:inst\|RAMC:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X14_Y18_N25 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.533 ns; Loc. = LCFF_X14_Y18_N25; Fanout = 1; REG Node = 'BMU:inst\|RAMC:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { BMU:inst|Mux_Adr:inst14|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[0]~0 BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/programs/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 43.90 % ) " "Info: Total cell delay = 0.234 ns ( 43.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.299 ns ( 56.10 % ) " "Info: Total interconnect delay = 0.299 ns ( 56.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[1] BMU:inst|Mux_Adr:inst14|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[0]~0 BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "0.533 ns" { BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[1] {} BMU:inst|Mux_Adr:inst14|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[0]~0 {} BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.299ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/programs/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.327 ns" { CLK BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] BMU:inst|inst11 BMU:inst|inst17 BMU:inst|inst17~clkctrl BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "7.327 ns" { CLK {} CLK~combout {} BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] {} BMU:inst|inst11 {} BMU:inst|inst17 {} BMU:inst|inst17~clkctrl {} BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.983ns 0.320ns 0.269ns 1.976ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.149ns 0.275ns 0.000ns 0.537ns } "" } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.863 ns" { CLK BMU:inst|inst11 BMU:inst|inst11~clkctrl BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "5.863 ns" { CLK {} CLK~combout {} BMU:inst|inst11 {} BMU:inst|inst11~clkctrl {} BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.990ns 2.018ns 1.048ns } { 0.000ns 0.999ns 0.271ns 0.000ns 0.537ns } "" } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[1] BMU:inst|Mux_Adr:inst14|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[0]~0 BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "0.533 ns" { BMU:inst|Beta1:inst|lpm_ff:lpm_ff_component|dffs[1] {} BMU:inst|Mux_Adr:inst14|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[0]~0 {} BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.299ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ALP:inst1\|ShiftReg8:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] RC\[2\] CLK 4.904 ns register " "Info: tsu for register \"ALP:inst1\|ShiftReg8:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\" (data pin = \"RC\[2\]\", clock pin = \"CLK\") is 4.904 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.597 ns + Longest pin register " "Info: + Longest pin to register delay is 7.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns RC\[2\] 1 PIN PIN_T25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_T25; Fanout = 1; PIN Node = 'RC\[2\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RC[2] } "NODE_NAME" } } { "SQRT.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/SQRT.bdf" { { 368 80 248 384 "RC\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.241 ns) + CELL(0.420 ns) 7.513 ns ALP:inst1\|ShiftReg8:inst2\|lpm_shiftreg:lpm_shiftreg_component\|_~5 2 COMB LCCOMB_X32_Y27_N26 1 " "Info: 2: + IC(6.241 ns) + CELL(0.420 ns) = 7.513 ns; Loc. = LCCOMB_X32_Y27_N26; Fanout = 1; COMB Node = 'ALP:inst1\|ShiftReg8:inst2\|lpm_shiftreg:lpm_shiftreg_component\|_~5'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.661 ns" { RC[2] ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|_~5 } "NODE_NAME" } } { "shiftreg8.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/shiftreg8.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.597 ns ALP:inst1\|ShiftReg8:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 3 REG LCFF_X32_Y27_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.597 ns; Loc. = LCFF_X32_Y27_N27; Fanout = 1; REG Node = 'ALP:inst1\|ShiftReg8:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|_~5 ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/programs/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.356 ns ( 17.85 % ) " "Info: Total cell delay = 1.356 ns ( 17.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.241 ns ( 82.15 % ) " "Info: Total interconnect delay = 6.241 ns ( 82.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.597 ns" { RC[2] ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|_~5 ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "7.597 ns" { RC[2] {} RC[2]~combout {} ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|_~5 {} ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.000ns 6.241ns 0.000ns } { 0.000ns 0.852ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/programs/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.657 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "SQRT.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/SQRT.bdf" { { 408 80 248 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 37 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'CLK~clkctrl'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "SQRT.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/SQRT.bdf" { { 408 80 248 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 2.657 ns ALP:inst1\|ShiftReg8:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 3 REG LCFF_X32_Y27_N27 1 " "Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X32_Y27_N27; Fanout = 1; REG Node = 'ALP:inst1\|ShiftReg8:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { CLK~clkctrl ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/programs/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.81 % ) " "Info: Total cell delay = 1.536 ns ( 57.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.121 ns ( 42.19 % ) " "Info: Total interconnect delay = 1.121 ns ( 42.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { CLK CLK~clkctrl ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.000ns 0.118ns 1.003ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.597 ns" { RC[2] ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|_~5 ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "7.597 ns" { RC[2] {} RC[2]~combout {} ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|_~5 {} ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.000ns 6.241ns 0.000ns } { 0.000ns 0.852ns 0.420ns 0.084ns } "" } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { CLK CLK~clkctrl ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ALP:inst1|ShiftReg8:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.000ns 0.118ns 1.003ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Error BMU:inst\|ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0 13.564 ns memory " "Info: tco from clock \"CLK\" to destination pin \"Error\" through memory \"BMU:inst\|ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0\" is 13.564 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.751 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to source memory is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "SQRT.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/SQRT.bdf" { { 408 80 248 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 37 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 37; COMB Node = 'CLK~clkctrl'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "SQRT.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/SQRT.bdf" { { 408 80 248 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.661 ns) 2.751 ns BMU:inst\|ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X13_Y18 18 " "Info: 3: + IC(0.973 ns) + CELL(0.661 ns) = 2.751 ns; Loc. = M4K_X13_Y18; Fanout = 18; MEM Node = 'BMU:inst\|ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { CLK~clkctrl BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_9t71.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/altsyncram_9t71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.34 % ) " "Info: Total cell delay = 1.660 ns ( 60.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.091 ns ( 39.66 % ) " "Info: Total interconnect delay = 1.091 ns ( 39.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK CLK~clkctrl BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { CLK {} CLK~combout {} CLK~clkctrl {} BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.973ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_9t71.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/altsyncram_9t71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.604 ns + Longest memory pin " "Info: + Longest memory to pin delay is 10.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BMU:inst\|ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X13_Y18 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y18; Fanout = 18; MEM Node = 'BMU:inst\|ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_9t71.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/altsyncram_9t71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns BMU:inst\|ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|q_a\[1\] 2 MEM M4K_X13_Y18 2 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X13_Y18; Fanout = 2; MEM Node = 'BMU:inst\|ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_9t71:auto_generated\|q_a\[1\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_9t71.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/altsyncram_9t71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.438 ns) 4.139 ns BMU:inst\|Error:inst22\|lpm_xor:lpm_xor_component\|xor_cascade\[0\]\[17\]~0 3 COMB LCCOMB_X16_Y18_N12 1 " "Info: 3: + IC(0.708 ns) + CELL(0.438 ns) = 4.139 ns; Loc. = LCCOMB_X16_Y18_N12; Fanout = 1; COMB Node = 'BMU:inst\|Error:inst22\|lpm_xor:lpm_xor_component\|xor_cascade\[0\]\[17\]~0'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.146 ns" { BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[1] BMU:inst|Error:inst22|lpm_xor:lpm_xor_component|xor_cascade[0][17]~0 } "NODE_NAME" } } { "lpm_xor.tdf" "" { Text "d:/programs/altera/91/quartus/libraries/megafunctions/lpm_xor.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.438 ns) 4.841 ns BMU:inst\|Error:inst22\|lpm_xor:lpm_xor_component\|xor_cascade\[0\]\[17\]~4 4 COMB LCCOMB_X16_Y18_N22 2 " "Info: 4: + IC(0.264 ns) + CELL(0.438 ns) = 4.841 ns; Loc. = LCCOMB_X16_Y18_N22; Fanout = 2; COMB Node = 'BMU:inst\|Error:inst22\|lpm_xor:lpm_xor_component\|xor_cascade\[0\]\[17\]~4'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { BMU:inst|Error:inst22|lpm_xor:lpm_xor_component|xor_cascade[0][17]~0 BMU:inst|Error:inst22|lpm_xor:lpm_xor_component|xor_cascade[0][17]~4 } "NODE_NAME" } } { "lpm_xor.tdf" "" { Text "d:/programs/altera/91/quartus/libraries/megafunctions/lpm_xor.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.389 ns) 5.489 ns BMU:inst\|inst21 5 COMB LCCOMB_X16_Y18_N28 1 " "Info: 5: + IC(0.259 ns) + CELL(0.389 ns) = 5.489 ns; Loc. = LCCOMB_X16_Y18_N28; Fanout = 1; COMB Node = 'BMU:inst\|inst21'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { BMU:inst|Error:inst22|lpm_xor:lpm_xor_component|xor_cascade[0][17]~4 BMU:inst|inst21 } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 536 784 848 584 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.317 ns) + CELL(2.798 ns) 10.604 ns Error 6 PIN PIN_A10 0 " "Info: 6: + IC(2.317 ns) + CELL(2.798 ns) = 10.604 ns; Loc. = PIN_A10; Fanout = 0; PIN Node = 'Error'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.115 ns" { BMU:inst|inst21 Error } "NODE_NAME" } } { "SQRT.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/SQRT.bdf" { { 592 464 640 608 "Error" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.056 ns ( 66.54 % ) " "Info: Total cell delay = 7.056 ns ( 66.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.548 ns ( 33.46 % ) " "Info: Total interconnect delay = 3.548 ns ( 33.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.604 ns" { BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[1] BMU:inst|Error:inst22|lpm_xor:lpm_xor_component|xor_cascade[0][17]~0 BMU:inst|Error:inst22|lpm_xor:lpm_xor_component|xor_cascade[0][17]~4 BMU:inst|inst21 Error } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "10.604 ns" { BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 {} BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[1] {} BMU:inst|Error:inst22|lpm_xor:lpm_xor_component|xor_cascade[0][17]~0 {} BMU:inst|Error:inst22|lpm_xor:lpm_xor_component|xor_cascade[0][17]~4 {} BMU:inst|inst21 {} Error {} } { 0.000ns 0.000ns 0.708ns 0.264ns 0.259ns 2.317ns } { 0.000ns 2.993ns 0.438ns 0.438ns 0.389ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK CLK~clkctrl BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { CLK {} CLK~combout {} CLK~clkctrl {} BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.973ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.604 ns" { BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[1] BMU:inst|Error:inst22|lpm_xor:lpm_xor_component|xor_cascade[0][17]~0 BMU:inst|Error:inst22|lpm_xor:lpm_xor_component|xor_cascade[0][17]~4 BMU:inst|inst21 Error } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "10.604 ns" { BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|ram_block1a0~porta_address_reg0 {} BMU:inst|ROM:inst6|altsyncram:altsyncram_component|altsyncram_9t71:auto_generated|q_a[1] {} BMU:inst|Error:inst22|lpm_xor:lpm_xor_component|xor_cascade[0][17]~0 {} BMU:inst|Error:inst22|lpm_xor:lpm_xor_component|xor_cascade[0][17]~4 {} BMU:inst|inst21 {} Error {} } { 0.000ns 0.000ns 0.708ns 0.264ns 0.259ns 2.317ns } { 0.000ns 2.993ns 0.438ns 0.438ns 0.389ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "BMU:inst\|RAMC:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\] Start CLK 3.938 ns register " "Info: th for register \"BMU:inst\|RAMC:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]\" (data pin = \"Start\", clock pin = \"CLK\") is 3.938 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.327 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 4; CLK Node = 'CLK'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "SQRT.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/SQRT.bdf" { { 408 80 248 424 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.787 ns) 2.769 ns BMU:inst\|Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|safe_q\[3\] 2 REG LCFF_X16_Y18_N7 4 " "Info: 2: + IC(0.983 ns) + CELL(0.787 ns) = 2.769 ns; Loc. = LCFF_X16_Y18_N7; Fanout = 4; REG Node = 'BMU:inst\|Beta3:inst4\|lpm_counter:lpm_counter_component\|cntr_s8j:auto_generated\|safe_q\[3\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { CLK BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_s8j.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/cntr_s8j.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.149 ns) 3.238 ns BMU:inst\|inst11 3 COMB LCCOMB_X16_Y18_N16 2 " "Info: 3: + IC(0.320 ns) + CELL(0.149 ns) = 3.238 ns; Loc. = LCCOMB_X16_Y18_N16; Fanout = 2; COMB Node = 'BMU:inst\|inst11'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] BMU:inst|inst11 } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 552 968 1032 600 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.275 ns) 3.782 ns BMU:inst\|inst17 4 COMB LCCOMB_X16_Y18_N10 1 " "Info: 4: + IC(0.269 ns) + CELL(0.275 ns) = 3.782 ns; Loc. = LCCOMB_X16_Y18_N10; Fanout = 1; COMB Node = 'BMU:inst\|inst17'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { BMU:inst|inst11 BMU:inst|inst17 } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 304 432 496 352 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.976 ns) + CELL(0.000 ns) 5.758 ns BMU:inst\|inst17~clkctrl 5 COMB CLKCTRL_G11 6 " "Info: 5: + IC(1.976 ns) + CELL(0.000 ns) = 5.758 ns; Loc. = CLKCTRL_G11; Fanout = 6; COMB Node = 'BMU:inst\|inst17~clkctrl'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.976 ns" { BMU:inst|inst17 BMU:inst|inst17~clkctrl } "NODE_NAME" } } { "BMU.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/BMU.bdf" { { 304 432 496 352 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 7.327 ns BMU:inst\|RAMC:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\] 6 REG LCFF_X14_Y18_N11 1 " "Info: 6: + IC(1.032 ns) + CELL(0.537 ns) = 7.327 ns; Loc. = LCFF_X14_Y18_N11; Fanout = 1; REG Node = 'BMU:inst\|RAMC:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { BMU:inst|inst17~clkctrl BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/programs/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.747 ns ( 37.49 % ) " "Info: Total cell delay = 2.747 ns ( 37.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.580 ns ( 62.51 % ) " "Info: Total interconnect delay = 4.580 ns ( 62.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.327 ns" { CLK BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] BMU:inst|inst11 BMU:inst|inst17 BMU:inst|inst17~clkctrl BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "7.327 ns" { CLK {} CLK~combout {} BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] {} BMU:inst|inst11 {} BMU:inst|inst17 {} BMU:inst|inst17~clkctrl {} BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.983ns 0.320ns 0.269ns 1.976ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.149ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/programs/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.655 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns Start 1 CLK PIN_C13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 7; CLK Node = 'Start'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start } "NODE_NAME" } } { "SQRT.bdf" "" { Schematic "D:/Quartus WorkSpace/Lab 5/SQRT.bdf" { { 448 80 248 464 "Start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.194 ns) + CELL(0.398 ns) 3.571 ns BMU:inst\|Mux_Adr:inst14\|lpm_mux:lpm_mux_component\|mux_qmc:auto_generated\|result_node\[5\]~3 2 COMB LCCOMB_X14_Y18_N10 1 " "Info: 2: + IC(2.194 ns) + CELL(0.398 ns) = 3.571 ns; Loc. = LCCOMB_X14_Y18_N10; Fanout = 1; COMB Node = 'BMU:inst\|Mux_Adr:inst14\|lpm_mux:lpm_mux_component\|mux_qmc:auto_generated\|result_node\[5\]~3'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.592 ns" { Start BMU:inst|Mux_Adr:inst14|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[5]~3 } "NODE_NAME" } } { "db/mux_qmc.tdf" "" { Text "D:/Quartus WorkSpace/Lab 5/db/mux_qmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.655 ns BMU:inst\|RAMC:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X14_Y18_N11 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.655 ns; Loc. = LCFF_X14_Y18_N11; Fanout = 1; REG Node = 'BMU:inst\|RAMC:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { BMU:inst|Mux_Adr:inst14|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[5]~3 BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/programs/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.461 ns ( 39.97 % ) " "Info: Total cell delay = 1.461 ns ( 39.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.194 ns ( 60.03 % ) " "Info: Total interconnect delay = 2.194 ns ( 60.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.655 ns" { Start BMU:inst|Mux_Adr:inst14|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[5]~3 BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "3.655 ns" { Start {} Start~combout {} BMU:inst|Mux_Adr:inst14|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[5]~3 {} BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 2.194ns 0.000ns } { 0.000ns 0.979ns 0.398ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.327 ns" { CLK BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] BMU:inst|inst11 BMU:inst|inst17 BMU:inst|inst17~clkctrl BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "7.327 ns" { CLK {} CLK~combout {} BMU:inst|Beta3:inst4|lpm_counter:lpm_counter_component|cntr_s8j:auto_generated|safe_q[3] {} BMU:inst|inst11 {} BMU:inst|inst17 {} BMU:inst|inst17~clkctrl {} BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.983ns 0.320ns 0.269ns 1.976ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.149ns 0.275ns 0.000ns 0.537ns } "" } } { "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.655 ns" { Start BMU:inst|Mux_Adr:inst14|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[5]~3 BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/91/quartus/bin/Technology_Viewer.qrui" "3.655 ns" { Start {} Start~combout {} BMU:inst|Mux_Adr:inst14|lpm_mux:lpm_mux_component|mux_qmc:auto_generated|result_node[5]~3 {} BMU:inst|RAMC:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 2.194ns 0.000ns } { 0.000ns 0.979ns 0.398ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 06:02:15 2013 " "Info: Processing ended: Thu Dec 19 06:02:15 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
