# Copyright (c) 2024
# SPDX-License-Identifier: Apache-2.0

config SOC_WALLE_G
	bool
	help
	  walle_g - Custom FPGA SoC with OpenTitan-style memory layout
	  Features:
	  - OpenTitan Earl Grey style memory mapping (ram_code at 0x10000000)
	  - RV32IM ISA (no A/C/F/D extensions)
	  - TFLM (TensorFlow Lite Micro) optimized

config SOC
	default "walle_g" if SOC_WALLE_G
