# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pocp4.srcs/sources_1/new/D_trigger.vhd" \
"../../../../pocp4.srcs/sources_1/new/task1_sin_beh.vhd" \
"../../../../pocp4.srcs/sources_1/new/task1_sin_struct.vhd" \
"../../../../pocp4.srcs/sim_1/new/task1_sync_tb.vhd" \

# Do not sort compile order
nosort
