
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000097                       # Number of seconds simulated
sim_ticks                                    97212500                       # Number of ticks simulated
final_tick                                   97212500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  44018                       # Simulator instruction rate (inst/s)
host_op_rate                                    82103                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               49488268                       # Simulator tick rate (ticks/s)
host_mem_usage                                 801404                       # Number of bytes of host memory used
host_seconds                                     1.96                       # Real time elapsed on the host
sim_insts                                       86465                       # Number of instructions simulated
sim_ops                                        161278                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     97212500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           48576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           47424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              96000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        48576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         48576                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              741                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1500                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          499688826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          487838498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             987527324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     499688826                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        499688826                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         499688826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         487838498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            987527324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1500                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2148                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 137472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   96000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                93                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      97152500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                   186                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                   175                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   392                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1395                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    364.334232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   224.579660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   346.236377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           96     25.88%     25.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           93     25.07%     50.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           48     12.94%     63.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           33      8.89%     72.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      3.50%     76.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      3.77%     80.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      2.96%     83.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      1.62%     84.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           57     15.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          371                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     44044000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                84319000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   10740000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20504.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39254.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1414.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    987.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1763                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      64768.33                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1256640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   645150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6554520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              9796590                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               205440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        33274890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy          853440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy               59962350                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            616.817282                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime             74534250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        65500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       3120000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      2220500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      18832750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     72973750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1492260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   762795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8782200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             14243160                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               201120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        26669730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         2675520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy               62202465                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            639.860769                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime             65433000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       163000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       3120000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      6966750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      28472750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     58490000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     97212500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   30293                       # Number of BP lookups
system.cpu.branchPred.condPredicted             30293                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2310                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                24536                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    3560                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                432                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           24536                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               9646                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            14890                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1487                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     97212500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED     97212500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     97212500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   10                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        97212500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           194426                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              56925                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         139734                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       30293                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              13206                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         83087                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    4971                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  293                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2345                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           76                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     19389                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   891                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             145224                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.827157                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.140085                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   103486     71.26%     71.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2649      1.82%     73.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2360      1.63%     74.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2510      1.73%     76.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1804      1.24%     77.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2539      1.75%     79.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2366      1.63%     81.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3739      2.57%     83.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    23771     16.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               145224                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.155807                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.718700                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    51196                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 53745                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     35218                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  2580                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2485                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 249777                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2485                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    52840                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   28543                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3361                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     35931                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 22064                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 240395                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   116                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    730                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    611                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  20437                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              270907                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                589444                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           358263                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                179903                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    91004                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 48                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             51                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      8951                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                30614                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               17142                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1497                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              660                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     221834                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 417                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    200403                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               548                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           60973                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        92877                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            406                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        145224                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.379958                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.217415                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               94385     64.99%     64.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                7403      5.10%     70.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                7571      5.21%     75.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                6749      4.65%     79.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7612      5.24%     85.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                8626      5.94%     91.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                7701      5.30%     96.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                3589      2.47%     98.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1588      1.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          145224                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2105     71.33%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     71.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    451     15.28%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   395     13.39%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1444      0.72%      0.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                153896     76.79%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  487      0.24%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   474      0.24%     77.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   6      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                28294     14.12%     92.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               15796      7.88%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               6      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 200403                       # Type of FU issued
system.cpu.iq.rate                           1.030742                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        2951                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014725                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             549505                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            283233                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       192260                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  24                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 30                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            4                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 201898                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      12                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             5459                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         7969                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         3077                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           530                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2485                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   10500                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 12876                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              222251                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                81                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 30614                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                17142                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                172                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     80                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 12794                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             40                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            596                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2396                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 2992                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                195110                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 27305                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5293                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        42628                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    20229                       # Number of branches executed
system.cpu.iew.exec_stores                      15323                       # Number of stores executed
system.cpu.iew.exec_rate                     1.003518                       # Inst execution rate
system.cpu.iew.wb_sent                         193336                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        192264                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    132569                       # num instructions producing a value
system.cpu.iew.wb_consumers                    207432                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.988880                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.639096                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           61126                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2450                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       135436                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.190806                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.374476                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        96286     71.09%     71.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         8916      6.58%     77.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         5758      4.25%     81.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         6493      4.79%     86.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2917      2.15%     88.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2323      1.72%     90.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1434      1.06%     91.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          992      0.73%     92.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        10317      7.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       135436                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                86465                       # Number of instructions committed
system.cpu.commit.committedOps                 161278                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          36710                       # Number of memory references committed
system.cpu.commit.loads                         22645                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      18204                       # Number of branches committed
system.cpu.commit.fp_insts                          2                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    160620                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2119                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          511      0.32%      0.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           123141     76.35%     76.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             452      0.28%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              462      0.29%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           22645     14.04%     91.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          14065      8.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            161278                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 10317                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       347523                       # The number of ROB reads
system.cpu.rob.rob_writes                      454727                       # The number of ROB writes
system.cpu.timesIdled                             394                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           49202                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       86465                       # Number of Instructions Simulated
system.cpu.committedOps                        161278                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.248609                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.248609                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.444719                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.444719                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   282031                       # number of integer regfile reads
system.cpu.int_regfile_writes                  157085                       # number of integer regfile writes
system.cpu.fp_regfile_reads                         8                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        4                       # number of floating regfile writes
system.cpu.cc_regfile_reads                     88912                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    56910                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   86546                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     97212500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                52                       # number of replacements
system.cpu.dcache.tags.tagsinuse           470.491333                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               34659                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               744                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.584677                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   470.491333                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.459464                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.459464                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          692                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          659                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             73794                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            73794                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     97212500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        20932                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           20932                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        13727                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13727                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data         34659                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            34659                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        34659                       # number of overall hits
system.cpu.dcache.overall_hits::total           34659                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          563                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           563                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          370                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          370                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          933                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            933                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          933                       # number of overall misses
system.cpu.dcache.overall_misses::total           933                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     51946000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     51946000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     33162997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     33162997                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     85108997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     85108997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     85108997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     85108997                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        21495                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        21495                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        14097                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        14097                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        35592                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        35592                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        35592                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        35592                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.026192                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026192                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.026247                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026247                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.026214                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026214                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.026214                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026214                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 92266.429840                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 92266.429840                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 89629.721622                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89629.721622                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 91220.789925                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 91220.789925                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 91220.789925                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91220.789925                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6343                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                97                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.391753                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks           11                       # number of writebacks
system.cpu.dcache.writebacks::total                11                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          189                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          189                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          189                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          189                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          189                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          189                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          374                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          374                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          370                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          370                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          744                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          744                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          744                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          744                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     38303500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     38303500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     32792997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     32792997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     71096497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     71096497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     71096497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     71096497                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.017399                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017399                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.026247                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026247                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.020904                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020904                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.020904                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020904                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 102415.775401                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 102415.775401                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 88629.721622                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88629.721622                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 95559.807796                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 95559.807796                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 95559.807796                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95559.807796                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     97212500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     97212500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     97212500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               342                       # number of replacements
system.cpu.icache.tags.tagsinuse           301.888154                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               18366                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               796                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             23.072864                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   301.888154                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.589625                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.589625                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             55906                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            55906                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     97212500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        18366                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           18366                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         18366                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            18366                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        18366                       # number of overall hits
system.cpu.icache.overall_hits::total           18366                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1021                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1021                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1021                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1021                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1021                       # number of overall misses
system.cpu.icache.overall_misses::total          1021                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     82750000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     82750000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     82750000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     82750000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     82750000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     82750000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        19387                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        19387                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        19387                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        19387                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        19387                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        19387                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.052664                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.052664                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.052664                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.052664                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.052664                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.052664                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 81047.992165                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81047.992165                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 81047.992165                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81047.992165                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 81047.992165                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81047.992165                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          489                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.857143                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          342                       # number of writebacks
system.cpu.icache.writebacks::total               342                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          223                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          223                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          223                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          223                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          223                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          223                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          798                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          798                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          798                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          798                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          798                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          798                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     68119500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68119500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     68119500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68119500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     68119500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68119500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.041162                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.041162                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.041162                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.041162                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.041162                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.041162                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 85362.781955                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85362.781955                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 85362.781955                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85362.781955                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 85362.781955                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85362.781955                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     97212500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     97212500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     97212500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   889.134845                       # Cycle average of tags in use
system.l2.tags.total_refs                         533                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1499                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.355570                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        401.633631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        487.501214                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.012257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.014877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.027134                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1499                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1404                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.045746                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    113051                       # Number of tag accesses
system.l2.tags.data_accesses                   113051                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED     97212500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks           11                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               11                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          342                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              342                       # number of WritebackClean hits
system.l2.ReadCleanReq_hits::cpu.inst              38                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 38                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    38                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                     3                       # number of demand (read+write) hits
system.l2.demand_hits::total                       41                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   38                       # number of overall hits
system.l2.overall_hits::cpu.data                    3                       # number of overall hits
system.l2.overall_hits::total                      41                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              370                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 370                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           760                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              760                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          371                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             371                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 760                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 741                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1501                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                760                       # number of overall misses
system.l2.overall_misses::cpu.data                741                       # number of overall misses
system.l2.overall_misses::total                  1501                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     32235500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      32235500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     66514500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66514500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     37691500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     37691500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      66514500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      69927000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        136441500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     66514500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     69927000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       136441500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks           11                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           11                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          342                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          342                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            370                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               370                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          798                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            798                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          374                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           374                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               798                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               744                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1542                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              798                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              744                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1542                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.952381                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.952381                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.991979                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.991979                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.995968                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.973411                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.995968                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.973411                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 87122.972973                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87122.972973                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 87519.078947                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87519.078947                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 101594.339623                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101594.339623                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 87519.078947                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 94368.421053                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90900.399734                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 87519.078947                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 94368.421053                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90900.399734                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data          370                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            370                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          760                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          760                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          371                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          371                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            760                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            741                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1501                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           760                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           741                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1501                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     28535500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     28535500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     58934500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58934500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     33981500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     33981500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     58934500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     62517000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    121451500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     58934500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     62517000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    121451500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.952381                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.952381                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.991979                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.991979                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.995968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.973411                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.995968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.973411                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 77122.972973                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77122.972973                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 77545.394737                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77545.394737                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 91594.339623                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91594.339623                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 77545.394737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 84368.421053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80913.724184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 77545.394737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 84368.421053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80913.724184                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          1500                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     97212500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1129                       # Transaction distribution
system.membus.trans_dist::ReadExReq               370                       # Transaction distribution
system.membus.trans_dist::ReadExResp              370                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1130                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         2999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        95936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        95936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   95936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1500                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1500    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1500                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1785000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8008000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         1936                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          394                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     97212500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1170                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           11                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          342                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              41                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              370                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             370                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           798                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          374                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3476                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        72832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        48320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 121152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1542                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1542    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1542                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1321000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1194000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1116499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
