Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (lin64) Build 5164865 Thu Sep  5 14:36:28 MDT 2024
| Date         : Fri May 23 16:02:22 2025
| Host         : ares running 64-bit Linux Mint 21.2
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  110         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (70)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (70)
-------------------------------
 There are 70 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.989        0.000                      0                 1290        0.071        0.000                      0                 1290        3.750        0.000                       0                   450  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.989        0.000                      0                 1290        0.071        0.000                      0                 1290        3.750        0.000                       0                   450  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.989ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[25]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 4.009ns (64.387%)  route 2.217ns (35.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          2.217     7.199    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[25]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[25])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -7.199    
  -------------------------------------------------------------------
                         slack                                  1.989    

Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[22]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.037ns  (logic 4.009ns (66.408%)  route 2.028ns (33.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          2.028     7.010    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[22])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -7.010    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[20]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 4.009ns (68.693%)  route 1.827ns (31.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.827     6.809    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[20]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[20])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.809    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[21]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 4.009ns (68.754%)  route 1.822ns (31.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.822     6.804    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[21])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[42]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 4.009ns (68.754%)  route 1.822ns (31.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.822     6.804    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[42]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[42])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[38]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 4.009ns (68.853%)  route 1.814ns (31.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.814     6.796    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[38]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[38])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 4.009ns (71.140%)  route 1.626ns (28.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.626     6.608    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[36]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 4.009ns (71.169%)  route 1.624ns (28.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.624     6.606    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[36]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[36])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                  2.582    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[30]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 4.009ns (73.673%)  route 1.433ns (26.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.433     6.415    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[30]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[30])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.415    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.432ns  (logic 4.009ns (73.799%)  route 1.423ns (26.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/ap_clk
    DSP48_X1Y18          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     4.982 r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mul_8ns_8s_16_1_1_U1/tmp_product/P[15]
                         net (fo=33, routed)          1.423     6.405    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg_1[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924    10.924    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[16])
                                                     -1.701     9.188    bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  2.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_0/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y38         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[3]/Q
                         net (fo=1, routed)           0.107     0.658    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1_5[3]
    RAMB36_X1Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_0/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/ap_clk
    RAMB36_X1Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_0/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y38         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[5]/Q
                         net (fo=1, routed)           0.107     0.658    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1_5[5]
    RAMB36_X1Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_0/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/ap_clk
    RAMB36_X1Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_0/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y38         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[7]/Q
                         net (fo=1, routed)           0.107     0.658    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1_5[7]
    RAMB36_X1Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_0/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/ap_clk
    RAMB36_X1Y7          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y40         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[18]/Q
                         net (fo=1, routed)           0.108     0.659    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1_5[18]
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.073%)  route 0.146ns (50.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y42         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[17]/Q
                         net (fo=1, routed)           0.146     0.697    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1_5[17]
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.654%)  route 0.111ns (46.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y44         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[31]/Q
                         net (fo=1, routed)           0.111     0.649    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1_5[31]
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.102     0.534    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.686%)  route 0.110ns (46.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y44         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[29]/Q
                         net (fo=1, routed)           0.110     0.649    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1_5[29]
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.101     0.533    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.377%)  route 0.116ns (47.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X26Y40         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[28]/Q
                         net (fo=1, routed)           0.116     0.655    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1_5[28]
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.102     0.534    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.852%)  route 0.160ns (53.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y40         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[20]/Q
                         net (fo=1, routed)           0.160     0.711    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1_5[20]
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.852%)  route 0.160ns (53.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y45         FDRE                                         r  bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/or_ln56_reg_402_reg[21]/Q
                         net (fo=1, routed)           0.160     0.711    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1_5[21]
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/ap_clk
    RAMB36_X1Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     0.587    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8   bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y7   bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7   bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7   bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_out/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_1/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y14   bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2/axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y17   bd_0_i/hls_inst/inst/grp_axil_conv2D_Pipeline_loop_k_fu_141/mac_muladd_8ns_8s_16s_17_4_1_U3/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y40  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y40  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y40  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y40  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y42  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y42  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y42  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y42  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y42  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y42  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y40  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y40  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y40  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y40  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y42  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y42  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y42  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y42  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y42  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y42  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights/mem_reg_0_3_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_BUS1_arvalid
                            (input port)
  Destination:            s_axi_BUS1_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.098ns  (logic 0.152ns (7.245%)  route 1.946ns (92.755%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_BUS1_arvalid (IN)
                         net (fo=24, unset)           0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_ARVALID
    SLICE_X25Y39         LUT5 (Prop_lut5_I2_O)        0.152     1.125 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_WREADY_INST_0/O
                         net (fo=0)                   0.973     2.098    s_axi_BUS1_wready
                                                                      r  s_axi_BUS1_wready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_BUS1_arvalid
                            (input port)
  Destination:            s_axi_BUS1_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.864ns  (logic 0.044ns (5.091%)  route 0.820ns (94.909%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_BUS1_arvalid (IN)
                         net (fo=24, unset)           0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_ARVALID
    SLICE_X25Y39         LUT5 (Prop_lut5_I2_O)        0.044     0.454 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_WREADY_INST_0/O
                         net (fo=0)                   0.410     0.864    s_axi_BUS1_wready
                                                                      r  s_axi_BUS1_wready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.465ns  (logic 0.608ns (17.549%)  route 2.857ns (82.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X27Y37         FDSE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rstate_reg[1]/Q
                         net (fo=27, routed)          1.884     3.313    bd_0_i/hls_inst/inst/BUS1_s_axi_U/rstate[1]
    SLICE_X25Y39         LUT5 (Prop_lut5_I3_O)        0.152     3.465 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_WREADY_INST_0/O
                         net (fo=0)                   0.973     4.438    s_axi_BUS1_wready
                                                                      r  s_axi_BUS1_wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/wstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.645ns  (logic 0.573ns (21.664%)  route 2.072ns (78.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X26Y39         FDSE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/wstate_reg[1]/Q
                         net (fo=22, routed)          1.099     2.528    bd_0_i/hls_inst/inst/BUS1_s_axi_U/wstate[1]
    SLICE_X26Y39         LUT2 (Prop_lut2_I0_O)        0.117     2.645 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_AWREADY_INST_0/O
                         net (fo=0)                   0.973     3.618    s_axi_BUS1_awready
                                                                      r  s_axi_BUS1_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/wstate_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.590ns  (logic 0.580ns (22.396%)  route 2.010ns (77.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X26Y38         FDSE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/wstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/wstate_reg[0]/Q
                         net (fo=22, routed)          1.037     2.466    bd_0_i/hls_inst/inst/BUS1_s_axi_U/wstate[0]
    SLICE_X25Y39         LUT2 (Prop_lut2_I1_O)        0.124     2.590 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_BVALID_INST_0/O
                         net (fo=0)                   0.973     3.563    s_axi_BUS1_bvalid
                                                                      r  s_axi_BUS1_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.524ns  (logic 0.642ns (25.439%)  route 1.882ns (74.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X28Y39         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rstate_reg[0]/Q
                         net (fo=27, routed)          0.909     2.400    bd_0_i/hls_inst/inst/BUS1_s_axi_U/rstate[0]
    SLICE_X28Y38         LUT5 (Prop_lut5_I1_O)        0.124     2.524 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_RVALID_INST_0/O
                         net (fo=0)                   0.973     3.497    s_axi_BUS1_rvalid
                                                                      r  s_axi_BUS1_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rstate_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.397ns  (logic 0.580ns (24.200%)  route 1.817ns (75.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X27Y37         FDSE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDSE (Prop_fdse_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rstate_reg[1]/Q
                         net (fo=27, routed)          0.844     2.273    bd_0_i/hls_inst/inst/BUS1_s_axi_U/rstate[1]
    SLICE_X28Y37         LUT2 (Prop_lut2_I0_O)        0.124     2.397 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_ARREADY_INST_0/O
                         net (fo=0)                   0.973     3.370    s_axi_BUS1_arready
                                                                      r  s_axi_BUS1_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X30Y43         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[10]/Q
                         net (fo=0)                   0.973     2.464    s_axi_BUS1_rdata[10]
                                                                      r  s_axi_BUS1_rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X30Y43         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[12]/Q
                         net (fo=0)                   0.973     2.464    s_axi_BUS1_rdata[12]
                                                                      r  s_axi_BUS1_rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X32Y44         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[18]/Q
                         net (fo=0)                   0.973     2.464    s_axi_BUS1_rdata[18]
                                                                      r  s_axi_BUS1_rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X32Y39         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[22]/Q
                         net (fo=0)                   0.973     2.464    s_axi_BUS1_rdata[22]
                                                                      r  s_axi_BUS1_rdata[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X32Y44         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[30]/Q
                         net (fo=0)                   0.973     2.464    s_axi_BUS1_rdata[30]
                                                                      r  s_axi_BUS1_rdata[30] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X29Y41         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[15]/Q
                         net (fo=0)                   0.410     0.948    s_axi_BUS1_rdata[15]
                                                                      r  s_axi_BUS1_rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X31Y43         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[17]/Q
                         net (fo=0)                   0.410     0.948    s_axi_BUS1_rdata[17]
                                                                      r  s_axi_BUS1_rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X31Y44         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[21]/Q
                         net (fo=0)                   0.410     0.948    s_axi_BUS1_rdata[21]
                                                                      r  s_axi_BUS1_rdata[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X35Y41         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[25]/Q
                         net (fo=0)                   0.410     0.948    s_axi_BUS1_rdata[25]
                                                                      r  s_axi_BUS1_rdata[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X35Y42         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[27]/Q
                         net (fo=0)                   0.410     0.948    s_axi_BUS1_rdata[27]
                                                                      r  s_axi_BUS1_rdata[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X35Y42         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[29]/Q
                         net (fo=0)                   0.410     0.948    s_axi_BUS1_rdata[29]
                                                                      r  s_axi_BUS1_rdata[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interrupt
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X25Y38         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_interrupt_reg/Q
                         net (fo=1, unset)            0.410     0.961    interrupt
                                                                      r  interrupt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X29Y39         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[0]/Q
                         net (fo=0)                   0.410     0.961    s_axi_BUS1_rdata[0]
                                                                      r  s_axi_BUS1_rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X29Y41         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[14]/Q
                         net (fo=0)                   0.410     0.961    s_axi_BUS1_rdata[14]
                                                                      r  s_axi_BUS1_rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_BUS1_rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X31Y43         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[16]/Q
                         net (fo=0)                   0.410     0.961    s_axi_BUS1_rdata[16]
                                                                      r  s_axi_BUS1_rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           685 Endpoints
Min Delay           685 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_BUS1_araddr[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.861ns  (logic 0.524ns (8.940%)  route 5.337ns (91.060%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_BUS1_araddr[13] (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[13]
    SLICE_X25Y37         LUT4 (Prop_lut4_I3_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3/O
                         net (fo=1, routed)           0.846     1.943    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3_n_3
    SLICE_X25Y37         LUT6 (Prop_lut6_I1_O)        0.124     2.067 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2/O
                         net (fo=5, routed)           1.515     3.582    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2_n_3
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.706 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata[31]_i_4/O
                         net (fo=22, routed)          2.003     5.709    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata_reg[10]
    SLICE_X35Y41         LUT3 (Prop_lut3_I1_O)        0.152     5.861 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     5.861    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in_n_8
    SLICE_X35Y41         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924     0.924    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X35Y41         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[25]/C

Slack:                    inf
  Source:                 s_axi_BUS1_araddr[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.833ns  (logic 0.496ns (8.503%)  route 5.337ns (91.497%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_BUS1_araddr[13] (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[13]
    SLICE_X25Y37         LUT4 (Prop_lut4_I3_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3/O
                         net (fo=1, routed)           0.846     1.943    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3_n_3
    SLICE_X25Y37         LUT6 (Prop_lut6_I1_O)        0.124     2.067 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2/O
                         net (fo=5, routed)           1.515     3.582    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2_n_3
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.706 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata[31]_i_4/O
                         net (fo=22, routed)          2.003     5.709    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata_reg[10]
    SLICE_X35Y41         LUT3 (Prop_lut3_I1_O)        0.124     5.833 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     5.833    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in_n_9
    SLICE_X35Y41         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924     0.924    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X35Y41         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[24]/C

Slack:                    inf
  Source:                 s_axi_BUS1_araddr[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.721ns  (logic 0.524ns (9.159%)  route 5.197ns (90.841%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_BUS1_araddr[13] (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[13]
    SLICE_X25Y37         LUT4 (Prop_lut4_I3_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3/O
                         net (fo=1, routed)           0.846     1.943    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3_n_3
    SLICE_X25Y37         LUT6 (Prop_lut6_I1_O)        0.124     2.067 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2/O
                         net (fo=5, routed)           1.515     3.582    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2_n_3
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.706 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata[31]_i_4/O
                         net (fo=22, routed)          1.863     5.569    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata_reg[10]
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.152     5.721 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     5.721    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in_n_6
    SLICE_X35Y42         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924     0.924    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X35Y42         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[27]/C

Slack:                    inf
  Source:                 s_axi_BUS1_araddr[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.693ns  (logic 0.496ns (8.712%)  route 5.197ns (91.288%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_BUS1_araddr[13] (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[13]
    SLICE_X25Y37         LUT4 (Prop_lut4_I3_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3/O
                         net (fo=1, routed)           0.846     1.943    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3_n_3
    SLICE_X25Y37         LUT6 (Prop_lut6_I1_O)        0.124     2.067 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2/O
                         net (fo=5, routed)           1.515     3.582    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2_n_3
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.706 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata[31]_i_4/O
                         net (fo=22, routed)          1.863     5.569    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata_reg[10]
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.124     5.693 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     5.693    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in_n_7
    SLICE_X35Y42         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924     0.924    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X35Y42         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[26]/C

Slack:                    inf
  Source:                 s_axi_BUS1_araddr[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.494ns  (logic 0.522ns (9.501%)  route 4.972ns (90.499%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_BUS1_araddr[13] (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[13]
    SLICE_X25Y37         LUT4 (Prop_lut4_I3_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3/O
                         net (fo=1, routed)           0.846     1.943    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3_n_3
    SLICE_X25Y37         LUT6 (Prop_lut6_I1_O)        0.124     2.067 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2/O
                         net (fo=5, routed)           1.515     3.582    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2_n_3
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.706 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata[31]_i_4/O
                         net (fo=22, routed)          1.638     5.344    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata_reg[10]
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.150     5.494 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     5.494    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in_n_4
    SLICE_X35Y42         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924     0.924    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X35Y42         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[29]/C

Slack:                    inf
  Source:                 s_axi_BUS1_araddr[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.468ns  (logic 0.496ns (9.071%)  route 4.972ns (90.929%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_BUS1_araddr[13] (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[13]
    SLICE_X25Y37         LUT4 (Prop_lut4_I3_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3/O
                         net (fo=1, routed)           0.846     1.943    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3_n_3
    SLICE_X25Y37         LUT6 (Prop_lut6_I1_O)        0.124     2.067 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2/O
                         net (fo=5, routed)           1.515     3.582    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2_n_3
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.706 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata[31]_i_4/O
                         net (fo=22, routed)          1.638     5.344    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata_reg[10]
    SLICE_X35Y42         LUT3 (Prop_lut3_I1_O)        0.124     5.468 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     5.468    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in_n_5
    SLICE_X35Y42         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924     0.924    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X35Y42         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[28]/C

Slack:                    inf
  Source:                 s_axi_BUS1_araddr[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.271ns  (logic 0.520ns (9.866%)  route 4.751ns (90.134%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_BUS1_araddr[13] (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[13]
    SLICE_X25Y37         LUT4 (Prop_lut4_I3_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3/O
                         net (fo=1, routed)           0.846     1.943    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3_n_3
    SLICE_X25Y37         LUT6 (Prop_lut6_I1_O)        0.124     2.067 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2/O
                         net (fo=5, routed)           1.515     3.582    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2_n_3
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.706 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata[31]_i_4/O
                         net (fo=22, routed)          1.417     5.123    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata_reg[10]
    SLICE_X32Y44         LUT3 (Prop_lut3_I1_O)        0.148     5.271 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     5.271    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in_n_14
    SLICE_X32Y44         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924     0.924    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X32Y44         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[19]/C

Slack:                    inf
  Source:                 s_axi_BUS1_araddr[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.247ns  (logic 0.496ns (9.454%)  route 4.751ns (90.546%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_BUS1_araddr[13] (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[13]
    SLICE_X25Y37         LUT4 (Prop_lut4_I3_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3/O
                         net (fo=1, routed)           0.846     1.943    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3_n_3
    SLICE_X25Y37         LUT6 (Prop_lut6_I1_O)        0.124     2.067 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2/O
                         net (fo=5, routed)           1.515     3.582    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2_n_3
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.706 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata[31]_i_4/O
                         net (fo=22, routed)          1.417     5.123    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata_reg[10]
    SLICE_X32Y44         LUT3 (Prop_lut3_I1_O)        0.124     5.247 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     5.247    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in_n_15
    SLICE_X32Y44         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924     0.924    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X32Y44         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[18]/C

Slack:                    inf
  Source:                 s_axi_BUS1_araddr[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.245ns  (logic 0.496ns (9.457%)  route 4.749ns (90.543%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_BUS1_araddr[13] (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[13]
    SLICE_X25Y37         LUT4 (Prop_lut4_I3_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3/O
                         net (fo=1, routed)           0.846     1.943    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3_n_3
    SLICE_X25Y37         LUT6 (Prop_lut6_I1_O)        0.124     2.067 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2/O
                         net (fo=5, routed)           1.515     3.582    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2_n_3
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.706 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata[31]_i_4/O
                         net (fo=22, routed)          1.415     5.121    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata_reg[10]
    SLICE_X32Y44         LUT3 (Prop_lut3_I1_O)        0.124     5.245 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     5.245    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in_n_3
    SLICE_X32Y44         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924     0.924    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X32Y44         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[30]/C

Slack:                    inf
  Source:                 s_axi_BUS1_araddr[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.085ns  (logic 0.520ns (10.227%)  route 4.565ns (89.773%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_BUS1_araddr[13] (IN)
                         net (fo=2, unset)            0.973     0.973    bd_0_i/hls_inst/inst/BUS1_s_axi_U/s_axi_BUS1_ARADDR[13]
    SLICE_X25Y37         LUT4 (Prop_lut4_I3_O)        0.124     1.097 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3/O
                         net (fo=1, routed)           0.846     1.943    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_3_n_3
    SLICE_X25Y37         LUT6 (Prop_lut6_I1_O)        0.124     2.067 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2/O
                         net (fo=5, routed)           1.515     3.582    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_weights_read_i_2_n_3
    SLICE_X28Y40         LUT6 (Prop_lut6_I0_O)        0.124     3.706 f  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata[31]_i_4/O
                         net (fo=22, routed)          1.231     4.937    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata_reg[10]
    SLICE_X32Y39         LUT3 (Prop_lut3_I1_O)        0.148     5.085 r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     5.085    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in_n_10
    SLICE_X32Y39         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.924     0.924    bd_0_i/hls_inst/inst/BUS1_s_axi_U/ap_clk
    SLICE_X32Y39         FDRE                                         r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/rdata_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_BUS1_wdata[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_BUS1_wdata[0] (IN)
                         net (fo=8, unset)            0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/s_axi_BUS1_WDATA[0]
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_BUS1_wdata[10]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_BUS1_wdata[10] (IN)
                         net (fo=4, unset)            0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/s_axi_BUS1_WDATA[10]
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_BUS1_wdata[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_BUS1_wdata[11] (IN)
                         net (fo=4, unset)            0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/s_axi_BUS1_WDATA[11]
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_BUS1_wdata[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_BUS1_wdata[12] (IN)
                         net (fo=4, unset)            0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/s_axi_BUS1_WDATA[12]
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_BUS1_wdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_BUS1_wdata[13] (IN)
                         net (fo=4, unset)            0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/s_axi_BUS1_WDATA[13]
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_BUS1_wdata[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_BUS1_wdata[14] (IN)
                         net (fo=4, unset)            0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/s_axi_BUS1_WDATA[14]
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_BUS1_wdata[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_BUS1_wdata[15] (IN)
                         net (fo=4, unset)            0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/s_axi_BUS1_WDATA[15]
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_BUS1_wdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_BUS1_wdata[1] (IN)
                         net (fo=6, unset)            0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/s_axi_BUS1_WDATA[1]
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_BUS1_wdata[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_BUS1_wdata[2] (IN)
                         net (fo=4, unset)            0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/s_axi_BUS1_WDATA[2]
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 s_axi_BUS1_wdata[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  s_axi_BUS1_wdata[3] (IN)
                         net (fo=4, unset)            0.410     0.410    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/s_axi_BUS1_WDATA[3]
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=450, unset)          0.432     0.432    bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/ap_clk
    RAMB36_X2Y8          RAMB36E1                                     r  bd_0_i/hls_inst/inst/BUS1_s_axi_U/int_image_in/mem_reg_0/CLKARDCLK





