// Seed: 3738333706
module module_0 (
    output supply0 id_0,
    input wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    input uwire id_5,
    input uwire id_6,
    output wire id_7,
    output supply1 id_8
);
  wire id_10;
  assign id_7 = 1 == id_4;
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    input supply0 id_2,
    output wire id_3,
    input wor id_4,
    input tri0 id_5
);
  always_ff @(*) id_3 = 1;
  module_0(
      id_3, id_0, id_2, id_5, id_0, id_2, id_4, id_3, id_3
  );
endmodule
