// Seed: 2445575886
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input id_2
    , id_4,
    output reg id_3
);
  always @(posedge 1 or posedge (id_4)) begin
    id_3 <= id_2;
  end
endmodule
