Source Block: hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@995:1005@HdlStmAssign
    .up_pll_locked (up_ch_pll_locked_4),
    .up_rst_done (up_ch_rst_done_4),
    .up_pll_locked_out (up_ch_pll_locked_4_s),
    .up_rst_done_out (up_ch_rst_done_4_s));

  assign up_ch_sel_4 = up_ch_sel;
  assign up_ch_enb_4 = up_ch_enb;
  assign up_ch_addr_4 = up_ch_addr;
  assign up_ch_wr_4 = up_ch_wr;
  assign up_ch_wdata_4 = up_ch_wdata;


Diff Content:
- 1000   assign up_ch_sel_4 = up_ch_sel;

Clone Blocks:
Clone Blocks 1:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1327:1337
    .up_rst_done (up_ch_rst_done_9),
    .up_pll_locked_out (up_ch_pll_locked_9_s),
    .up_rst_done_out (up_ch_rst_done_9_s));

  assign up_ch_sel_9 = up_ch_sel;
  assign up_ch_enb_9 = up_ch_enb;
  assign up_ch_addr_9 = up_ch_addr;
  assign up_ch_wr_9 = up_ch_wr;
  assign up_ch_wdata_9 = up_ch_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 2:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@997:1007
    .up_pll_locked_out (up_ch_pll_locked_4_s),
    .up_rst_done_out (up_ch_rst_done_4_s));

  assign up_ch_sel_4 = up_ch_sel;
  assign up_ch_enb_4 = up_ch_enb;
  assign up_ch_addr_4 = up_ch_addr;
  assign up_ch_wr_4 = up_ch_wr;
  assign up_ch_wdata_4 = up_ch_wdata;

  axi_adxcvr_mdrp #(
    .XCVR_ID (4),

Clone Blocks 3:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@789:799
    .up_rst_done (up_ch_rst_done_1),
    .up_pll_locked_out (up_ch_pll_locked_1_s),
    .up_rst_done_out (up_ch_rst_done_1_s));

  assign up_ch_sel_1 = up_ch_sel;
  assign up_ch_enb_1 = up_ch_enb;
  assign up_ch_addr_1 = up_ch_addr;
  assign up_ch_wr_1 = up_ch_wr;
  assign up_ch_wdata_1 = up_ch_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 4:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@850:860
    .up_pll_locked (up_ch_pll_locked_2),
    .up_rst_done (up_ch_rst_done_2),
    .up_pll_locked_out (up_ch_pll_locked_2_s),
    .up_rst_done_out (up_ch_rst_done_2_s));

  assign up_ch_sel_2 = up_ch_sel;
  assign up_ch_enb_2 = up_ch_enb;
  assign up_ch_addr_2 = up_ch_addr;
  assign up_ch_wr_2 = up_ch_wr;
  assign up_ch_wdata_2 = up_ch_wdata;


Clone Blocks 5:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1720:1730
    .up_rst_done (up_ch_rst_done_15),
    .up_pll_locked_out (up_ch_pll_locked_15_s),
    .up_rst_done_out (up_ch_rst_done_15_s));

  assign up_ch_sel_15 = up_ch_sel;
  assign up_ch_enb_15 = up_ch_enb;
  assign up_ch_addr_15 = up_ch_addr;
  assign up_ch_wr_15 = up_ch_wr;
  assign up_ch_wdata_15 = up_ch_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 6:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@912:922
    .up_pll_locked (up_ch_pll_locked_3),
    .up_rst_done (up_ch_rst_done_3),
    .up_pll_locked_out (up_ch_pll_locked_3_s),
    .up_rst_done_out (up_ch_rst_done_3_s));

  assign up_ch_sel_3 = up_ch_sel;
  assign up_ch_enb_3 = up_ch_enb;
  assign up_ch_addr_3 = up_ch_addr;
  assign up_ch_wr_3 = up_ch_wr;
  assign up_ch_wdata_3 = up_ch_wdata;


Clone Blocks 7:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@726:736
    .up_pll_locked (up_ch_pll_locked_0),
    .up_rst_done (up_ch_rst_done_0),
    .up_pll_locked_out (up_ch_pll_locked_0_s),
    .up_rst_done_out (up_ch_rst_done_0_s));

  assign up_ch_sel_0 = up_ch_sel;
  assign up_ch_enb_0 = up_ch_enb;
  assign up_ch_addr_0 = up_ch_addr;
  assign up_ch_wr_0 = up_ch_wr;
  assign up_ch_wdata_0 = up_ch_wdata;


Clone Blocks 8:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1265:1275
    .up_rst_done (up_ch_rst_done_8),
    .up_pll_locked_out (up_ch_pll_locked_8_s),
    .up_rst_done_out (up_ch_rst_done_8_s));

  assign up_ch_sel_8 = up_ch_sel;
  assign up_ch_enb_8 = up_ch_enb;
  assign up_ch_addr_8 = up_ch_addr;
  assign up_ch_wr_8 = up_ch_wr;
  assign up_ch_wdata_8 = up_ch_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 9:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@788:798
    .up_pll_locked (up_ch_pll_locked_1),
    .up_rst_done (up_ch_rst_done_1),
    .up_pll_locked_out (up_ch_pll_locked_1_s),
    .up_rst_done_out (up_ch_rst_done_1_s));

  assign up_ch_sel_1 = up_ch_sel;
  assign up_ch_enb_1 = up_ch_enb;
  assign up_ch_addr_1 = up_ch_addr;
  assign up_ch_wr_1 = up_ch_wr;
  assign up_ch_wdata_1 = up_ch_wdata;


Clone Blocks 10:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1326:1336
    .up_pll_locked (up_ch_pll_locked_9),
    .up_rst_done (up_ch_rst_done_9),
    .up_pll_locked_out (up_ch_pll_locked_9_s),
    .up_rst_done_out (up_ch_rst_done_9_s));

  assign up_ch_sel_9 = up_ch_sel;
  assign up_ch_enb_9 = up_ch_enb;
  assign up_ch_addr_9 = up_ch_addr;
  assign up_ch_wr_9 = up_ch_wr;
  assign up_ch_wdata_9 = up_ch_wdata;


Clone Blocks 11:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@851:861
    .up_rst_done (up_ch_rst_done_2),
    .up_pll_locked_out (up_ch_pll_locked_2_s),
    .up_rst_done_out (up_ch_rst_done_2_s));

  assign up_ch_sel_2 = up_ch_sel;
  assign up_ch_enb_2 = up_ch_enb;
  assign up_ch_addr_2 = up_ch_addr;
  assign up_ch_wr_2 = up_ch_wr;
  assign up_ch_wdata_2 = up_ch_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 12:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1264:1274
    .up_pll_locked (up_ch_pll_locked_8),
    .up_rst_done (up_ch_rst_done_8),
    .up_pll_locked_out (up_ch_pll_locked_8_s),
    .up_rst_done_out (up_ch_rst_done_8_s));

  assign up_ch_sel_8 = up_ch_sel;
  assign up_ch_enb_8 = up_ch_enb;
  assign up_ch_addr_8 = up_ch_addr;
  assign up_ch_wr_8 = up_ch_wr;
  assign up_ch_wdata_8 = up_ch_wdata;


Clone Blocks 13:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@913:923
    .up_rst_done (up_ch_rst_done_3),
    .up_pll_locked_out (up_ch_pll_locked_3_s),
    .up_rst_done_out (up_ch_rst_done_3_s));

  assign up_ch_sel_3 = up_ch_sel;
  assign up_ch_enb_3 = up_ch_enb;
  assign up_ch_addr_3 = up_ch_addr;
  assign up_ch_wr_3 = up_ch_wr;
  assign up_ch_wdata_3 = up_ch_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 14:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1533:1543
    .up_pll_locked (up_ch_pll_locked_12),
    .up_rst_done (up_ch_rst_done_12),
    .up_pll_locked_out (up_ch_pll_locked_12_s),
    .up_rst_done_out (up_ch_rst_done_12_s));

  assign up_ch_sel_12 = up_ch_sel;
  assign up_ch_enb_12 = up_ch_enb;
  assign up_ch_addr_12 = up_ch_addr;
  assign up_ch_wr_12 = up_ch_wr;
  assign up_ch_wdata_12 = up_ch_wdata;


Clone Blocks 15:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@727:737
    .up_rst_done (up_ch_rst_done_0),
    .up_pll_locked_out (up_ch_pll_locked_0_s),
    .up_rst_done_out (up_ch_rst_done_0_s));

  assign up_ch_sel_0 = up_ch_sel;
  assign up_ch_enb_0 = up_ch_enb;
  assign up_ch_addr_0 = up_ch_addr;
  assign up_ch_wr_0 = up_ch_wr;
  assign up_ch_wdata_0 = up_ch_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 16:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1120:1130
    .up_rst_done (up_ch_rst_done_6),
    .up_pll_locked_out (up_ch_pll_locked_6_s),
    .up_rst_done_out (up_ch_rst_done_6_s));

  assign up_ch_sel_6 = up_ch_sel;
  assign up_ch_enb_6 = up_ch_enb;
  assign up_ch_addr_6 = up_ch_addr;
  assign up_ch_wr_6 = up_ch_wr;
  assign up_ch_wdata_6 = up_ch_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 17:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1595:1605
    .up_pll_locked (up_ch_pll_locked_13),
    .up_rst_done (up_ch_rst_done_13),
    .up_pll_locked_out (up_ch_pll_locked_13_s),
    .up_rst_done_out (up_ch_rst_done_13_s));

  assign up_ch_sel_13 = up_ch_sel;
  assign up_ch_enb_13 = up_ch_enb;
  assign up_ch_addr_13 = up_ch_addr;
  assign up_ch_wr_13 = up_ch_wr;
  assign up_ch_wdata_13 = up_ch_wdata;


Clone Blocks 18:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1451:1461
    .up_rst_done (up_ch_rst_done_11),
    .up_pll_locked_out (up_ch_pll_locked_11_s),
    .up_rst_done_out (up_ch_rst_done_11_s));

  assign up_ch_sel_11 = up_ch_sel;
  assign up_ch_enb_11 = up_ch_enb;
  assign up_ch_addr_11 = up_ch_addr;
  assign up_ch_wr_11 = up_ch_wr;
  assign up_ch_wdata_11 = up_ch_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 19:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1719:1729
    .up_pll_locked (up_ch_pll_locked_15),
    .up_rst_done (up_ch_rst_done_15),
    .up_pll_locked_out (up_ch_pll_locked_15_s),
    .up_rst_done_out (up_ch_rst_done_15_s));

  assign up_ch_sel_15 = up_ch_sel;
  assign up_ch_enb_15 = up_ch_enb;
  assign up_ch_addr_15 = up_ch_addr;
  assign up_ch_wr_15 = up_ch_wr;
  assign up_ch_wdata_15 = up_ch_wdata;


Clone Blocks 20:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1657:1667
    .up_pll_locked (up_ch_pll_locked_14),
    .up_rst_done (up_ch_rst_done_14),
    .up_pll_locked_out (up_ch_pll_locked_14_s),
    .up_rst_done_out (up_ch_rst_done_14_s));

  assign up_ch_sel_14 = up_ch_sel;
  assign up_ch_enb_14 = up_ch_enb;
  assign up_ch_addr_14 = up_ch_addr;
  assign up_ch_wr_14 = up_ch_wr;
  assign up_ch_wdata_14 = up_ch_wdata;


Clone Blocks 21:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1388:1398
    .up_pll_locked (up_ch_pll_locked_10),
    .up_rst_done (up_ch_rst_done_10),
    .up_pll_locked_out (up_ch_pll_locked_10_s),
    .up_rst_done_out (up_ch_rst_done_10_s));

  assign up_ch_sel_10 = up_ch_sel;
  assign up_ch_enb_10 = up_ch_enb;
  assign up_ch_addr_10 = up_ch_addr;
  assign up_ch_wr_10 = up_ch_wr;
  assign up_ch_wdata_10 = up_ch_wdata;


Clone Blocks 22:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1057:1067
    .up_pll_locked (up_ch_pll_locked_5),
    .up_rst_done (up_ch_rst_done_5),
    .up_pll_locked_out (up_ch_pll_locked_5_s),
    .up_rst_done_out (up_ch_rst_done_5_s));

  assign up_ch_sel_5 = up_ch_sel;
  assign up_ch_enb_5 = up_ch_enb;
  assign up_ch_addr_5 = up_ch_addr;
  assign up_ch_wr_5 = up_ch_wr;
  assign up_ch_wdata_5 = up_ch_wdata;


Clone Blocks 23:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1181:1191
    .up_pll_locked (up_ch_pll_locked_7),
    .up_rst_done (up_ch_rst_done_7),
    .up_pll_locked_out (up_ch_pll_locked_7_s),
    .up_rst_done_out (up_ch_rst_done_7_s));

  assign up_ch_sel_7 = up_ch_sel;
  assign up_ch_enb_7 = up_ch_enb;
  assign up_ch_addr_7 = up_ch_addr;
  assign up_ch_wr_7 = up_ch_wr;
  assign up_ch_wdata_7 = up_ch_wdata;


Clone Blocks 24:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@998:1008
    .up_rst_done_out (up_ch_rst_done_4_s));

  assign up_ch_sel_4 = up_ch_sel;
  assign up_ch_enb_4 = up_ch_enb;
  assign up_ch_addr_4 = up_ch_addr;
  assign up_ch_wr_4 = up_ch_wr;
  assign up_ch_wdata_4 = up_ch_wdata;

  axi_adxcvr_mdrp #(
    .XCVR_ID (4),
    .NUM_OF_LANES (NUM_OF_LANES))

Clone Blocks 25:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1389:1399
    .up_rst_done (up_ch_rst_done_10),
    .up_pll_locked_out (up_ch_pll_locked_10_s),
    .up_rst_done_out (up_ch_rst_done_10_s));

  assign up_ch_sel_10 = up_ch_sel;
  assign up_ch_enb_10 = up_ch_enb;
  assign up_ch_addr_10 = up_ch_addr;
  assign up_ch_wr_10 = up_ch_wr;
  assign up_ch_wdata_10 = up_ch_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 26:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1596:1606
    .up_rst_done (up_ch_rst_done_13),
    .up_pll_locked_out (up_ch_pll_locked_13_s),
    .up_rst_done_out (up_ch_rst_done_13_s));

  assign up_ch_sel_13 = up_ch_sel;
  assign up_ch_enb_13 = up_ch_enb;
  assign up_ch_addr_13 = up_ch_addr;
  assign up_ch_wr_13 = up_ch_wr;
  assign up_ch_wdata_13 = up_ch_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 27:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1182:1192
    .up_rst_done (up_ch_rst_done_7),
    .up_pll_locked_out (up_ch_pll_locked_7_s),
    .up_rst_done_out (up_ch_rst_done_7_s));

  assign up_ch_sel_7 = up_ch_sel;
  assign up_ch_enb_7 = up_ch_enb;
  assign up_ch_addr_7 = up_ch_addr;
  assign up_ch_wr_7 = up_ch_wr;
  assign up_ch_wdata_7 = up_ch_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 28:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1658:1668
    .up_rst_done (up_ch_rst_done_14),
    .up_pll_locked_out (up_ch_pll_locked_14_s),
    .up_rst_done_out (up_ch_rst_done_14_s));

  assign up_ch_sel_14 = up_ch_sel;
  assign up_ch_enb_14 = up_ch_enb;
  assign up_ch_addr_14 = up_ch_addr;
  assign up_ch_wr_14 = up_ch_wr;
  assign up_ch_wdata_14 = up_ch_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 29:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1450:1460
    .up_pll_locked (up_ch_pll_locked_11),
    .up_rst_done (up_ch_rst_done_11),
    .up_pll_locked_out (up_ch_pll_locked_11_s),
    .up_rst_done_out (up_ch_rst_done_11_s));

  assign up_ch_sel_11 = up_ch_sel;
  assign up_ch_enb_11 = up_ch_enb;
  assign up_ch_addr_11 = up_ch_addr;
  assign up_ch_wr_11 = up_ch_wr;
  assign up_ch_wdata_11 = up_ch_wdata;


Clone Blocks 30:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1058:1068
    .up_rst_done (up_ch_rst_done_5),
    .up_pll_locked_out (up_ch_pll_locked_5_s),
    .up_rst_done_out (up_ch_rst_done_5_s));

  assign up_ch_sel_5 = up_ch_sel;
  assign up_ch_enb_5 = up_ch_enb;
  assign up_ch_addr_5 = up_ch_addr;
  assign up_ch_wr_5 = up_ch_wr;
  assign up_ch_wdata_5 = up_ch_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 31:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@996:1006
    .up_rst_done (up_ch_rst_done_4),
    .up_pll_locked_out (up_ch_pll_locked_4_s),
    .up_rst_done_out (up_ch_rst_done_4_s));

  assign up_ch_sel_4 = up_ch_sel;
  assign up_ch_enb_4 = up_ch_enb;
  assign up_ch_addr_4 = up_ch_addr;
  assign up_ch_wr_4 = up_ch_wr;
  assign up_ch_wdata_4 = up_ch_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 32:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1534:1544
    .up_rst_done (up_ch_rst_done_12),
    .up_pll_locked_out (up_ch_pll_locked_12_s),
    .up_rst_done_out (up_ch_rst_done_12_s));

  assign up_ch_sel_12 = up_ch_sel;
  assign up_ch_enb_12 = up_ch_enb;
  assign up_ch_addr_12 = up_ch_addr;
  assign up_ch_wr_12 = up_ch_wr;
  assign up_ch_wdata_12 = up_ch_wdata;

  axi_adxcvr_mdrp #(

Clone Blocks 33:
hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@1119:1129
    .up_pll_locked (up_ch_pll_locked_6),
    .up_rst_done (up_ch_rst_done_6),
    .up_pll_locked_out (up_ch_pll_locked_6_s),
    .up_rst_done_out (up_ch_rst_done_6_s));

  assign up_ch_sel_6 = up_ch_sel;
  assign up_ch_enb_6 = up_ch_enb;
  assign up_ch_addr_6 = up_ch_addr;
  assign up_ch_wr_6 = up_ch_wr;
  assign up_ch_wdata_6 = up_ch_wdata;


