
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20220
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1252.363 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [c:/DC_vivado_projects/flip_flops/flip_flops.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:26]
INFO: [Synth 8-3491] module 'design_1' declared at 'c:/DC_vivado_projects/flip_flops/flip_flops.gen/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [c:/DC_vivado_projects/flip_flops/flip_flops.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:39]
INFO: [Synth 8-638] synthesizing module 'design_1' [c:/DC_vivado_projects/flip_flops/flip_flops.gen/sources_1/bd/design_1/synth/design_1.vhd:30]
INFO: [Synth 8-3491] module 'design_1_d_ff_rst_0_0' declared at 'C:/DC_vivado_projects/flip_flops/flip_flops.runs/synth_1/.Xil/Vivado-6528-DESKTOP-S6T5VL6/realtime/design_1_d_ff_rst_0_0_stub.vhdl:5' bound to instance 'd_ff_rst_0' of component 'design_1_d_ff_rst_0_0' [c:/DC_vivado_projects/flip_flops/flip_flops.gen/sources_1/bd/design_1/synth/design_1.vhd:92]
INFO: [Synth 8-638] synthesizing module 'design_1_d_ff_rst_0_0' [C:/DC_vivado_projects/flip_flops/flip_flops.runs/synth_1/.Xil/Vivado-6528-DESKTOP-S6T5VL6/realtime/design_1_d_ff_rst_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_d_ff_rst_0_1' declared at 'C:/DC_vivado_projects/flip_flops/flip_flops.runs/synth_1/.Xil/Vivado-6528-DESKTOP-S6T5VL6/realtime/design_1_d_ff_rst_0_1_stub.vhdl:5' bound to instance 'd_ff_rst_1' of component 'design_1_d_ff_rst_0_1' [c:/DC_vivado_projects/flip_flops/flip_flops.gen/sources_1/bd/design_1/synth/design_1.vhd:100]
INFO: [Synth 8-638] synthesizing module 'design_1_d_ff_rst_0_1' [C:/DC_vivado_projects/flip_flops/flip_flops.runs/synth_1/.Xil/Vivado-6528-DESKTOP-S6T5VL6/realtime/design_1_d_ff_rst_0_1_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_d_ff_rst_0_2' declared at 'C:/DC_vivado_projects/flip_flops/flip_flops.runs/synth_1/.Xil/Vivado-6528-DESKTOP-S6T5VL6/realtime/design_1_d_ff_rst_0_2_stub.vhdl:5' bound to instance 'd_ff_rst_2' of component 'design_1_d_ff_rst_0_2' [c:/DC_vivado_projects/flip_flops/flip_flops.gen/sources_1/bd/design_1/synth/design_1.vhd:108]
INFO: [Synth 8-638] synthesizing module 'design_1_d_ff_rst_0_2' [C:/DC_vivado_projects/flip_flops/flip_flops.runs/synth_1/.Xil/Vivado-6528-DESKTOP-S6T5VL6/realtime/design_1_d_ff_rst_0_2_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_d_ff_rst_0_3' declared at 'C:/DC_vivado_projects/flip_flops/flip_flops.runs/synth_1/.Xil/Vivado-6528-DESKTOP-S6T5VL6/realtime/design_1_d_ff_rst_0_3_stub.vhdl:5' bound to instance 'd_ff_rst_3' of component 'design_1_d_ff_rst_0_3' [c:/DC_vivado_projects/flip_flops/flip_flops.gen/sources_1/bd/design_1/synth/design_1.vhd:116]
INFO: [Synth 8-638] synthesizing module 'design_1_d_ff_rst_0_3' [C:/DC_vivado_projects/flip_flops/flip_flops.runs/synth_1/.Xil/Vivado-6528-DESKTOP-S6T5VL6/realtime/design_1_d_ff_rst_0_3_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [c:/DC_vivado_projects/flip_flops/flip_flops.gen/sources_1/bd/design_1/synth/design_1.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [c:/DC_vivado_projects/flip_flops/flip_flops.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1252.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1252.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1252.363 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1252.363 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/DC_vivado_projects/flip_flops/flip_flops.gen/sources_1/bd/design_1/ip/design_1_d_ff_rst_0_0/design_1_d_ff_rst_0_0/design_1_d_ff_rst_0_0_in_context.xdc] for cell 'design_1_i/d_ff_rst_0'
Finished Parsing XDC File [c:/DC_vivado_projects/flip_flops/flip_flops.gen/sources_1/bd/design_1/ip/design_1_d_ff_rst_0_0/design_1_d_ff_rst_0_0/design_1_d_ff_rst_0_0_in_context.xdc] for cell 'design_1_i/d_ff_rst_0'
Parsing XDC File [c:/DC_vivado_projects/flip_flops/flip_flops.gen/sources_1/bd/design_1/ip/design_1_d_ff_rst_0_1/design_1_d_ff_rst_0_1/design_1_d_ff_rst_0_1_in_context.xdc] for cell 'design_1_i/d_ff_rst_1'
Finished Parsing XDC File [c:/DC_vivado_projects/flip_flops/flip_flops.gen/sources_1/bd/design_1/ip/design_1_d_ff_rst_0_1/design_1_d_ff_rst_0_1/design_1_d_ff_rst_0_1_in_context.xdc] for cell 'design_1_i/d_ff_rst_1'
Parsing XDC File [c:/DC_vivado_projects/flip_flops/flip_flops.gen/sources_1/bd/design_1/ip/design_1_d_ff_rst_0_2/design_1_d_ff_rst_0_2/design_1_d_ff_rst_0_2_in_context.xdc] for cell 'design_1_i/d_ff_rst_2'
Finished Parsing XDC File [c:/DC_vivado_projects/flip_flops/flip_flops.gen/sources_1/bd/design_1/ip/design_1_d_ff_rst_0_2/design_1_d_ff_rst_0_2/design_1_d_ff_rst_0_2_in_context.xdc] for cell 'design_1_i/d_ff_rst_2'
Parsing XDC File [c:/DC_vivado_projects/flip_flops/flip_flops.gen/sources_1/bd/design_1/ip/design_1_d_ff_rst_0_3/design_1_d_ff_rst_0_3/design_1_d_ff_rst_0_3_in_context.xdc] for cell 'design_1_i/d_ff_rst_3'
Finished Parsing XDC File [c:/DC_vivado_projects/flip_flops/flip_flops.gen/sources_1/bd/design_1/ip/design_1_d_ff_rst_0_3/design_1_d_ff_rst_0_3/design_1_d_ff_rst_0_3_in_context.xdc] for cell 'design_1_i/d_ff_rst_3'
Parsing XDC File [C:/DC_vivado_projects/flip_flops/flip_flops.srcs/constrs_1/new/CONST.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/DC_vivado_projects/flip_flops/flip_flops.srcs/constrs_1/new/CONST.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/DC_vivado_projects/flip_flops/flip_flops.srcs/constrs_1/new/CONST.xdc:3]
Finished Parsing XDC File [C:/DC_vivado_projects/flip_flops/flip_flops.srcs/constrs_1/new/CONST.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/DC_vivado_projects/flip_flops/flip_flops.srcs/constrs_1/new/CONST.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/DC_vivado_projects/flip_flops/flip_flops.srcs/constrs_1/new/CONST.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/DC_vivado_projects/flip_flops/flip_flops.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/DC_vivado_projects/flip_flops/flip_flops.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1252.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1252.363 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1252.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1252.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/d_ff_rst_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/d_ff_rst_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/d_ff_rst_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/d_ff_rst_3. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1252.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1252.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1252.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1252.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1252.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1252.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1252.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1252.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1252.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1252.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1252.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1252.363 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |design_1_d_ff_rst_0_0 |         1|
|2     |design_1_d_ff_rst_0_1 |         1|
|3     |design_1_d_ff_rst_0_2 |         1|
|4     |design_1_d_ff_rst_0_3 |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_d_ff_rst_0_0_bbox |     1|
|2     |design_1_d_ff_rst_0_1_bbox |     1|
|3     |design_1_d_ff_rst_0_2_bbox |     1|
|4     |design_1_d_ff_rst_0_3_bbox |     1|
|5     |IBUF                       |     3|
|6     |OBUF                       |     4|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1252.363 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1252.363 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1252.363 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1252.363 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1252.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ccf5b5c9
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1252.363 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/DC_vivado_projects/flip_flops/flip_flops.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 16 13:28:24 2022...
