commit 02816a2cad23a9399a6ad18033db0586c110de70
Author: Joel Sing <joel@sing.id.au>
Date:   Mon Jan 20 02:00:44 2020 +1100

    reflect: correct riscv64 assembly
    
    R0 is not a thing in riscv64 assembly - use ZERO (rather than X0) since
    the rest of this currently uses ABI names.
    
    Updates #27532
    
    Change-Id: I28fb68e9f80d05231a07c5921e7062777234e2c5
    Reviewed-on: https://go-review.googlesource.com/c/go/+/215437
    Reviewed-by: Brad Fitzpatrick <bradfitz@golang.org>
---
 src/reflect/asm_riscv64.s | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/src/reflect/asm_riscv64.s b/src/reflect/asm_riscv64.s
index f5886e537a..e6fab39874 100644
--- a/src/reflect/asm_riscv64.s
+++ b/src/reflect/asm_riscv64.s
@@ -16,7 +16,7 @@ TEXT 路makeFuncStub(SB),(NOSPLIT|WRAPPER),$32
 	MOV	T0, 16(SP)
 	ADD	$32, SP, T1
 	MOV	T1, 24(SP)
-	MOVB	R0, 32(SP)
+	MOVB	ZERO, 32(SP)
 	CALL	路callReflect(SB)
 	RET
 
@@ -31,6 +31,6 @@ TEXT 路methodValueCall(SB),(NOSPLIT|WRAPPER),$32
 	MOV	T0, 16(SP)
 	ADD	$32, SP, T1
 	MOV	T1, 24(SP)
-	MOVB	R0, 32(SP)
+	MOVB	ZERO, 32(SP)
 	CALL	路callMethod(SB)
 	RET
