
*** Running vivado
    with args -log ROLLO_II_Encrypt.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ROLLO_II_Encrypt.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ROLLO_II_Encrypt.tcl -notrace
Command: link_design -top ROLLO_II_Encrypt -part xc7a200tsbv484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 563 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a200tsbv484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/ROLLO-II-Encrypt.srcs/constrs_1/new/usr_constrain.xdc]
Finished Parsing XDC File [C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/ROLLO-II-Encrypt.srcs/constrs_1/new/usr_constrain.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 772.934 ; gain = 468.590
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.843 . Memory (MB): peak = 774.961 ; gain = 2.027
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9723f69e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1387.527 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 9723f69e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1387.527 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 59c9e582

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1387.527 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 59c9e582

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1387.527 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 59c9e582

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1387.527 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 59c9e582

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1387.527 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1387.527 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 59c9e582

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1387.527 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.632 | TNS=-1.421 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 51 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 5 Total Ports: 102
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 19f1a77c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.309 . Memory (MB): peak = 1842.336 ; gain = 0.000
Ending Power Optimization Task | Checksum: 19f1a77c8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 1842.336 ; gain = 454.809
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:35 . Memory (MB): peak = 1842.336 ; gain = 1069.402
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/ROLLO-II-Encrypt.runs/impl_1/ROLLO_II_Encrypt_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1842.336 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file ROLLO_II_Encrypt_drc_opted.rpt -pb ROLLO_II_Encrypt_drc_opted.pb -rpx ROLLO_II_Encrypt_drc_opted.rpx
Command: report_drc -file ROLLO_II_Encrypt_drc_opted.rpt -pb ROLLO_II_Encrypt_drc_opted.pb -rpx ROLLO_II_Encrypt_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/ROLLO-II-Encrypt.runs/impl_1/ROLLO_II_Encrypt_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1842.336 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d7a33e2a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1842.336 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1842.336 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 134757197

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1842.336 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ff8a4cd9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1842.336 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ff8a4cd9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1842.336 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ff8a4cd9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1842.336 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 173dff3fc

Time (s): cpu = 00:01:22 ; elapsed = 00:00:52 . Memory (MB): peak = 1842.336 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 173dff3fc

Time (s): cpu = 00:01:22 ; elapsed = 00:00:52 . Memory (MB): peak = 1842.336 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c2c58850

Time (s): cpu = 00:01:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1842.336 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 168d9e038

Time (s): cpu = 00:01:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1842.336 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16f8e975b

Time (s): cpu = 00:01:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1842.336 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 16f8e975b

Time (s): cpu = 00:01:32 ; elapsed = 00:00:58 . Memory (MB): peak = 1842.336 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 252e8a9a2

Time (s): cpu = 00:01:33 ; elapsed = 00:00:59 . Memory (MB): peak = 1842.336 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1b28eb676

Time (s): cpu = 00:01:54 ; elapsed = 00:01:18 . Memory (MB): peak = 1842.336 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1197de4f4

Time (s): cpu = 00:01:57 ; elapsed = 00:01:21 . Memory (MB): peak = 1842.336 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1197de4f4

Time (s): cpu = 00:01:57 ; elapsed = 00:01:22 . Memory (MB): peak = 1842.336 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1197de4f4

Time (s): cpu = 00:01:57 ; elapsed = 00:01:22 . Memory (MB): peak = 1842.336 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12160dea5

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-33] Processed net gf2mz/mul14/a_reg[95]_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net gf2mz/ctrl/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net SHA3/f_permutation_/update, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net gf2mz/ctrl/mul_start, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 4 candidate nets, 0 success, 4 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12160dea5

Time (s): cpu = 00:02:09 ; elapsed = 00:01:30 . Memory (MB): peak = 1842.336 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.316. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 140de4886

Time (s): cpu = 00:03:09 ; elapsed = 00:02:28 . Memory (MB): peak = 1842.336 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 140de4886

Time (s): cpu = 00:03:09 ; elapsed = 00:02:28 . Memory (MB): peak = 1842.336 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 140de4886

Time (s): cpu = 00:03:10 ; elapsed = 00:02:29 . Memory (MB): peak = 1842.336 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 140de4886

Time (s): cpu = 00:03:10 ; elapsed = 00:02:29 . Memory (MB): peak = 1842.336 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1c5292fdf

Time (s): cpu = 00:03:11 ; elapsed = 00:02:29 . Memory (MB): peak = 1842.336 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c5292fdf

Time (s): cpu = 00:03:11 ; elapsed = 00:02:29 . Memory (MB): peak = 1842.336 ; gain = 0.000
Ending Placer Task | Checksum: fe42876c

Time (s): cpu = 00:03:11 ; elapsed = 00:02:29 . Memory (MB): peak = 1842.336 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:14 ; elapsed = 00:02:32 . Memory (MB): peak = 1842.336 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1842.336 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/ROLLO-II-Encrypt.runs/impl_1/ROLLO_II_Encrypt_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1842.336 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file ROLLO_II_Encrypt_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1842.336 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ROLLO_II_Encrypt_utilization_placed.rpt -pb ROLLO_II_Encrypt_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.383 . Memory (MB): peak = 1842.336 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ROLLO_II_Encrypt_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1842.336 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: de352e9 ConstDB: 0 ShapeSum: f05f3483 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10be7fe48

Time (s): cpu = 00:01:11 ; elapsed = 00:01:01 . Memory (MB): peak = 1881.406 ; gain = 39.070
Post Restoration Checksum: NetGraph: 72c867b0 NumContArr: 991f9698 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10be7fe48

Time (s): cpu = 00:01:12 ; elapsed = 00:01:02 . Memory (MB): peak = 1881.406 ; gain = 39.070

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10be7fe48

Time (s): cpu = 00:01:12 ; elapsed = 00:01:02 . Memory (MB): peak = 1889.574 ; gain = 47.238

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10be7fe48

Time (s): cpu = 00:01:12 ; elapsed = 00:01:03 . Memory (MB): peak = 1889.574 ; gain = 47.238
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f0b4b7eb

Time (s): cpu = 00:01:27 ; elapsed = 00:01:11 . Memory (MB): peak = 1962.855 ; gain = 120.520
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.267  | TNS=0.000  | WHS=-0.224 | THS=-291.400|

Phase 2 Router Initialization | Checksum: 2c0ff0162

Time (s): cpu = 00:01:31 ; elapsed = 00:01:15 . Memory (MB): peak = 1962.855 ; gain = 120.520

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e296844c

Time (s): cpu = 00:01:51 ; elapsed = 00:01:25 . Memory (MB): peak = 1996.793 ; gain = 154.457

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 22199
 Number of Nodes with overlaps = 5838
 Number of Nodes with overlaps = 2086
 Number of Nodes with overlaps = 875
 Number of Nodes with overlaps = 380
 Number of Nodes with overlaps = 160
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.303 | TNS=-0.908 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 24fd27872

Time (s): cpu = 00:05:34 ; elapsed = 00:03:27 . Memory (MB): peak = 1996.793 ; gain = 154.457

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 986
 Number of Nodes with overlaps = 217
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.154 | TNS=-0.834 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f482a557

Time (s): cpu = 00:06:08 ; elapsed = 00:03:51 . Memory (MB): peak = 1996.793 ; gain = 154.457

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 782
 Number of Nodes with overlaps = 207
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.185 | TNS=-1.139 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1db1d4c89

Time (s): cpu = 00:06:43 ; elapsed = 00:04:14 . Memory (MB): peak = 1996.793 ; gain = 154.457
Phase 4 Rip-up And Reroute | Checksum: 1db1d4c89

Time (s): cpu = 00:06:43 ; elapsed = 00:04:14 . Memory (MB): peak = 1996.793 ; gain = 154.457

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19b1dc762

Time (s): cpu = 00:06:45 ; elapsed = 00:04:16 . Memory (MB): peak = 1996.793 ; gain = 154.457
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.147 | TNS=-0.736 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1d6e80573

Time (s): cpu = 00:06:46 ; elapsed = 00:04:16 . Memory (MB): peak = 1996.793 ; gain = 154.457

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d6e80573

Time (s): cpu = 00:06:46 ; elapsed = 00:04:16 . Memory (MB): peak = 1996.793 ; gain = 154.457
Phase 5 Delay and Skew Optimization | Checksum: 1d6e80573

Time (s): cpu = 00:06:46 ; elapsed = 00:04:16 . Memory (MB): peak = 1996.793 ; gain = 154.457

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1dc47d191

Time (s): cpu = 00:06:49 ; elapsed = 00:04:18 . Memory (MB): peak = 1996.793 ; gain = 154.457
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.147 | TNS=-0.724 | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 164c6fb37

Time (s): cpu = 00:06:49 ; elapsed = 00:04:18 . Memory (MB): peak = 1996.793 ; gain = 154.457
Phase 6 Post Hold Fix | Checksum: 164c6fb37

Time (s): cpu = 00:06:49 ; elapsed = 00:04:18 . Memory (MB): peak = 1996.793 ; gain = 154.457

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.7687 %
  Global Horizontal Routing Utilization  = 10.3986 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 95.4955%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X47Y129 -> INT_R_X47Y129
   INT_R_X49Y128 -> INT_R_X49Y128
   INT_L_X50Y128 -> INT_L_X50Y128
   INT_R_X49Y126 -> INT_R_X49Y126
   INT_R_X41Y125 -> INT_R_X41Y125
South Dir 1x1 Area, Max Cong = 95.4955%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X47Y137 -> INT_R_X47Y137
   INT_R_X55Y136 -> INT_R_X55Y136
   INT_R_X49Y132 -> INT_R_X49Y132
   INT_L_X46Y131 -> INT_L_X46Y131
   INT_R_X53Y131 -> INT_R_X53Y131
East Dir 2x2 Area, Max Cong = 88.6029%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X70Y114 -> INT_R_X71Y115
   INT_L_X72Y114 -> INT_R_X73Y115
   INT_L_X72Y112 -> INT_R_X73Y113
West Dir 8x8 Area, Max Cong = 85.1333%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X48Y114 -> INT_R_X55Y121

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.6 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.4 Sparse Ratio: 2.375
Direction: West
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.666667 Sparse Ratio: 0.75

Phase 7 Route finalize | Checksum: 1d86426c9

Time (s): cpu = 00:06:51 ; elapsed = 00:04:19 . Memory (MB): peak = 1996.793 ; gain = 154.457

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d86426c9

Time (s): cpu = 00:06:51 ; elapsed = 00:04:20 . Memory (MB): peak = 1996.793 ; gain = 154.457

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2915bb9b1

Time (s): cpu = 00:06:54 ; elapsed = 00:04:24 . Memory (MB): peak = 1996.793 ; gain = 154.457

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.147 | TNS=-0.724 | WHS=0.032  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2915bb9b1

Time (s): cpu = 00:06:55 ; elapsed = 00:04:25 . Memory (MB): peak = 1996.793 ; gain = 154.457
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:55 ; elapsed = 00:04:25 . Memory (MB): peak = 1996.793 ; gain = 154.457

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:00 ; elapsed = 00:04:45 . Memory (MB): peak = 1996.793 ; gain = 154.457
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1996.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/ROLLO-II-Encrypt.runs/impl_1/ROLLO_II_Encrypt_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1996.793 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file ROLLO_II_Encrypt_drc_routed.rpt -pb ROLLO_II_Encrypt_drc_routed.pb -rpx ROLLO_II_Encrypt_drc_routed.rpx
Command: report_drc -file ROLLO_II_Encrypt_drc_routed.rpt -pb ROLLO_II_Encrypt_drc_routed.pb -rpx ROLLO_II_Encrypt_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/ROLLO-II-Encrypt.runs/impl_1/ROLLO_II_Encrypt_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1996.793 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file ROLLO_II_Encrypt_methodology_drc_routed.rpt -pb ROLLO_II_Encrypt_methodology_drc_routed.pb -rpx ROLLO_II_Encrypt_methodology_drc_routed.rpx
Command: report_methodology -file ROLLO_II_Encrypt_methodology_drc_routed.rpt -pb ROLLO_II_Encrypt_methodology_drc_routed.pb -rpx ROLLO_II_Encrypt_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/David/Dropbox/LRPC Code/hardware/ROLLO Encrypt/ROLLO-II-Encrypt/ROLLO-II-Encrypt.runs/impl_1/ROLLO_II_Encrypt_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2015.965 ; gain = 19.172
INFO: [runtcl-4] Executing : report_power -file ROLLO_II_Encrypt_power_routed.rpt -pb ROLLO_II_Encrypt_power_summary_routed.pb -rpx ROLLO_II_Encrypt_power_routed.rpx
Command: report_power -file ROLLO_II_Encrypt_power_routed.rpt -pb ROLLO_II_Encrypt_power_summary_routed.pb -rpx ROLLO_II_Encrypt_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
88 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2096.590 ; gain = 80.625
INFO: [runtcl-4] Executing : report_route_status -file ROLLO_II_Encrypt_route_status.rpt -pb ROLLO_II_Encrypt_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ROLLO_II_Encrypt_timing_summary_routed.rpt -pb ROLLO_II_Encrypt_timing_summary_routed.pb -rpx ROLLO_II_Encrypt_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ROLLO_II_Encrypt_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file ROLLO_II_Encrypt_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu May 14 15:39:58 2020...
