{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 31 07:16:44 2011 " "Info: Processing started: Thu Mar 31 07:16:44 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pcie_hip_s4gx_gen2_x4_128_example_chaining_top -c pcie_hip_s4gx_gen2_x4_128_example_chaining_top " "Info: Command: quartus_sta pcie_hip_s4gx_gen2_x4_128_example_chaining_top -c pcie_hip_s4gx_gen2_x4_128_example_chaining_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "Info: High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Info: Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal " "Info: Entity alt_cal" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q  " "Info: set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] -to q " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q  " "Info: set_disable_timing \[get_cells -compatibility_mode *\|alt_cal_busy\] -to q " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Info: Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -compatibility_mode *pd*_det\|alt_edge_det_ff?\] -to q  " "Info: set_disable_timing \[get_cells -compatibility_mode *pd*_det\|alt_edge_det_ff?\] -to q " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "../../pcie_hip_s4gx_gen2_x4_128.sdc " "Info: Reading SDC File: '../../pcie_hip_s4gx_gen2_x4_128.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "pcie_hip_s4gx_gen2_x4_128_example.sdc " "Info: Reading SDC File: 'pcie_hip_s4gx_gen2_x4_128_example.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogrefclkpulse\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogrefclkpulse\} " "Info: create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogrefclkpulse\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogrefclkpulse\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|refclkout\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|refclkout\} " "Info: create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|refclkout\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|refclkout\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\} " "Info: create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\} " "Info: create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogrefclkout\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogrefclkout\[0\]\} " "Info: create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogrefclkout\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogrefclkout\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogfastrefclkout\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogfastrefclkout\[0\]\} " "Info: create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogfastrefclkout\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|analogfastrefclkout\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info: create_generated_clock -source \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\} -divide_by 4 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\} \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\} " "Info: create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\} -divide_by 4 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\} \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{refclk~input\|o\} -duty_cycle 50.00 -name \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\} \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\} " "Info: create_generated_clock -source \{refclk~input\|o\} -duty_cycle 50.00 -name \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\} \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} " "Info: create_clock -period 0.400 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_pll0\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll1\|clk\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll1\|clk\[0\]\} " "Info: create_clock -period 0.400 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll1\|clk\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll0\|clk\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll0\|clk\[0\]\} " "Info: create_clock -period 0.400 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll0\|clk\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll0\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll3\|clk\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll3\|clk\[0\]\} " "Info: create_clock -period 0.400 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll3\|clk\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll3\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.400 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll2\|clk\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll2\|clk\[0\]\} " "Info: create_clock -period 0.400 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll2\|clk\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll2\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll1\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1\|deserclock\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1\|deserclock\[0\]\} " "Info: create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll1\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1\|deserclock\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1\|deserclock\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0\|deserclock\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0\|deserclock\[0\]\} " "Info: create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0\|deserclock\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0\|deserclock\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll3\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3\|deserclock\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3\|deserclock\[0\]\} " "Info: create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll3\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3\|deserclock\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3\|deserclock\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll2\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2\|deserclock\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2\|deserclock\[0\]\} " "Info: create_generated_clock -source \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_cdr_pll2\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2\|deserclock\[0\]\} \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2\|deserclock\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs1~OBSERVABLEQUADRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs1~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs1~OBSERVABLEQUADRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs1~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[3\] \}\] 0.000 " "Info: set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[3\] \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[6\] \}\] 20.000 " "Info: set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[6\] \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[6\] \}\] 0.000 " "Info: set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[6\] \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma3~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma3~OBSERVABLE_TX_DET_RX \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma3~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma3~OBSERVABLE_TX_DET_RX \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma3~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[3\] \}\] 20.000 " "Info: set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[3\] \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs3~OBSERVABLEQUADRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs3~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs3~OBSERVABLEQUADRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs3~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[1\] \}\] 0.000 " "Info: set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[1\] \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[2\] \}\] 20.000 " "Info: set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[2\] \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[2\] \}\] 0.000 " "Info: set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[2\] \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma1~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma1~OBSERVABLE_TX_DET_RX \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma1~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma1~OBSERVABLE_TX_DET_RX \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma1~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[1\] \}\] 20.000 " "Info: set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[1\] \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs1~OBSERVABLEQUADRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs1~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs1~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs1~OBSERVABLEQUADRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs1~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs2~OBSERVABLEQUADRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs2~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs2~OBSERVABLEQUADRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs2~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[2\] \}\] 0.000 " "Info: set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[2\] \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[4\] \}\] 20.000 " "Info: set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[4\] \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[4\] \}\] 0.000 " "Info: set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[4\] \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma2~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma2~OBSERVABLE_TX_DET_RX \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma2~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma2~OBSERVABLE_TX_DET_RX \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma2~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[2\] \}\] 20.000 " "Info: set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[2\] \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs2~OBSERVABLEQUADRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs2~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs2~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs2~OBSERVABLEQUADRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pcs2~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[0\] \}\] 0.000 " "Info: set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[0\] \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[0\] \}\] 20.000 " "Info: set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[0\] \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[0\] \}\] 0.000 " "Info: set_min_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|rx_pcs_rxfound_wire\[0\] \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[0\] \}\] 20.000 " "Info: set_max_delay -from \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|tx_rxdetectvalidout\[0\] \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs3~OBSERVABLEQUADRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs3~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs3~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs3~OBSERVABLEQUADRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pcs3~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "Info: set_min_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000 " "Info: set_max_delay -to \[get_ports \{ pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0\|dpclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLE_DPRIO_IN " "Info: From: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0\|dpclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLE_DPRIO_IN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Info: Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1  from: deserclock\[0\]  to: clockout " "Info: Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1  from: deserclock\[0\]  to: clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2  from: deserclock\[0\]  to: clockout " "Info: Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2  from: deserclock\[0\]  to: clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3  from: deserclock\[0\]  to: clockout " "Info: Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3  from: deserclock\[0\]  to: clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_PLD_CLK " "Info: From: core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_PLD_CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_CORE_CLK " "Info: From: core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_CORE_CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|reconfig_pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Info: Cell: core\|reconfig_pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.018 " "Info: Worst-case setup slack is 0.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "Info:     0.018         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.253         0.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout  " "Info:     1.253         0.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.466         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     7.466         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.936         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout  " "Info:     7.936         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.002         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    10.002         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.740         0.000 n/a  " "Info:    12.740         0.000 n/a " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.212 " "Info: Worst-case hold slack is 0.212" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "Info:     0.212         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.264         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.266         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout  " "Info:     0.313         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437         0.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout  " "Info:     0.437         0.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.387         0.000 n/a  " "Info:     1.387         0.000 n/a " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.515 " "Info: Worst-case recovery slack is 2.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.515         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "Info:     2.515         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.003         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout  " "Info:     9.003         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.501 " "Info: Worst-case removal slack is 0.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "Info:     0.501         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout  " "Info:     0.517         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Info: Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.000         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419         0.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout  " "Info:     0.419         0.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834         0.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock  " "Info:     0.834         0.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.215         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "Info:     3.215         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.430         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     3.430         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.486         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout  " "Info:     4.486         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.970         0.000 free_100MHz  " "Info:     4.970         0.000 free_100MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000         0.000 refclk  " "Info:     5.000         0.000 refclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0\|dpclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLE_DPRIO_IN " "Info: From: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0\|dpclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLE_DPRIO_IN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Info: Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1  from: deserclock\[0\]  to: clockout " "Info: Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1  from: deserclock\[0\]  to: clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2  from: deserclock\[0\]  to: clockout " "Info: Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2  from: deserclock\[0\]  to: clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3  from: deserclock\[0\]  to: clockout " "Info: Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3  from: deserclock\[0\]  to: clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_PLD_CLK " "Info: From: core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_PLD_CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_CORE_CLK " "Info: From: core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_CORE_CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|reconfig_pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Info: Cell: core\|reconfig_pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.091 " "Info: Worst-case setup slack is 0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "Info:     0.091         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.275         0.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout  " "Info:     1.275         0.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.481         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     7.481         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.019         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout  " "Info:     8.019         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.060         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    10.060         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.116         0.000 n/a  " "Info:    13.116         0.000 n/a " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.192 " "Info: Worst-case hold slack is 0.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "Info:     0.192         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.259         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.264         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout  " "Info:     0.307         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425         0.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout  " "Info:     0.425         0.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.367         0.000 n/a  " "Info:     1.367         0.000 n/a " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.763 " "Info: Worst-case recovery slack is 2.763" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "Info:     2.763         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.040         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout  " "Info:     9.040         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.481 " "Info: Worst-case removal slack is 0.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "Info:     0.481         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout  " "Info:     0.496         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Info: Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.000         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408         0.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout  " "Info:     0.408         0.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.811         0.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock  " "Info:     0.811         0.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.162         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "Info:     3.162         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.434         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     3.434         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.492         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout  " "Info:     4.492         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.989         0.000 free_100MHz  " "Info:     4.989         0.000 free_100MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000         0.000 refclk  " "Info:     5.000         0.000 refclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0\|dpclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLE_DPRIO_IN " "Info: From: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0\|dpclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_serdes:serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa:pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|cent_unit0~OBSERVABLE_DPRIO_IN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Info: Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1  from: deserclock\[0\]  to: clockout " "Info: Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma1  from: deserclock\[0\]  to: clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2  from: deserclock\[0\]  to: clockout " "Info: Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma2  from: deserclock\[0\]  to: clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3  from: deserclock\[0\]  to: clockout " "Info: Cell: core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|receive_pma3  from: deserclock\[0\]  to: clockout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_PLD_CLK " "Info: From: core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_PLD_CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "From: core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_CORE_CLK " "Info: From: core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk  to: pcie_hip_s4gx_gen2_x4_128_example_chaining_pipen1b:core\|pcie_hip_s4gx_gen2_x4_128_plus:ep_plus\|pcie_hip_s4gx_gen2_x4_128:epmap\|pcie_hip_s4gx_gen2_x4_128_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip~OBSERVABLE_CORE_CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|reconfig_pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Info: Cell: core\|reconfig_pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{refclk~input~INSERTED_REFCLK_DIVIDER\|clkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -rise_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock\}\] -fall_to \[get_clocks \{core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.732 " "Info: Worst-case setup slack is 0.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.732         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "Info:     0.732         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.589         0.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout  " "Info:     1.589         0.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.695         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     7.695         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.894         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout  " "Info:     8.894         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.766         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    14.766         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.368         0.000 n/a  " "Info:    15.368         0.000 n/a " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.131 " "Info: Worst-case hold slack is 0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "Info:     0.131         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.148         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     0.153         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout  " "Info:     0.164         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253         0.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout  " "Info:     0.253         0.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.875         0.000 n/a  " "Info:     0.875         0.000 n/a " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.601 " "Info: Worst-case recovery slack is 4.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.601         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "Info:     4.601         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.445         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout  " "Info:     9.445         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.272 " "Info: Worst-case removal slack is 0.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "Info:     0.272         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout  " "Info:     0.284         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Info: Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.000         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623         0.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout  " "Info:     0.623         0.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|coreclkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.901         0.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock  " "Info:     0.901         0.000 core\|ep_plus\|epmap\|serdes\|pcie_hip_s4gx_gen2_x4_128_serdes_alt4gxb_svoa_component\|central_clk_div0\|rateswitchbaseclock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.195         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "Info:     3.195         0.000 core\|ep_plus\|epmap\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.624         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "Info:     3.624         0.000 core\|reconfig_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.655         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout  " "Info:     4.655         0.000 refclk~input~INSERTED_REFCLK_DIVIDER\|clkout " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.707         0.000 free_100MHz  " "Info:     4.707         0.000 free_100MHz " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000         0.000 refclk  " "Info:     5.000         0.000 refclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "516 " "Info: Peak virtual memory: 516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 31 07:16:54 2011 " "Info: Processing ended: Thu Mar 31 07:16:54 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
