// Seed: 1943844713
module module_0 (
    output supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    input uwire id_3,
    output uwire id_4,
    input wire id_5,
    input uwire id_6
);
  static id_8(
      1'b0, 1
  );
  always_comb @(posedge 1 != 1) begin
    fork
      begin
      end
    join
  end
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input supply0 id_2,
    output wire id_3,
    input uwire id_4,
    input supply1 id_5,
    input supply1 id_6,
    output logic id_7
);
  wand id_9;
  module_0(
      id_3, id_1, id_1, id_9, id_3, id_5, id_6
  );
  wire id_10;
  always @(id_6 or id_9) begin
    id_7 <= 1;
  end
  real id_11;
endmodule
