plane	,	V_99
EEXIST	,	V_216
cmd_handler_mi_display_flip	,	F_63
"%s\n"	,	L_45
copy_gma_to_hva	,	F_85
"%s handler error\n"	,	L_46
"scan_start: start=%lx end=%lx\n"	,	L_48
stride	,	V_112
cmd_handler_mi_store_data_imm	,	F_72
"fail to copy guest ring buffer\n"	,	L_40
dev	,	V_206
DERRMR	,	V_54
GENMASK	,	F_38
SPRSTRIDE	,	F_49
intel_vgpu	,	V_50
ARRAY_SIZE	,	F_44
unlikely	,	F_108
ggtt_mm	,	V_146
"base 0x%lx head 0x%lx tail 0x%lx\n"	,	L_52
unmap_src	,	V_161
devices	,	V_215
gmadr_bytes_in_cmd	,	V_62
"\nvgpu%d: aperture 0x%llx - 0x%llx, hidden 0x%llx - 0x%llx\n"	,	L_35
MI_WAIT_FOR_PLANE_C_FLIP_PENDING	,	V_118
BCS	,	V_60
MI_WAIT_FOR_PLANE_B_FLIP_PENDING	,	V_117
size	,	V_192
get_gma_bb_from_cmd	,	F_66
i915_gem_object_pin_map	,	F_98
pr_err	,	F_9
cmd_advance_default	,	F_41
gma	,	V_63
vgpu	,	V_28
RCS	,	V_59
shadow_va	,	V_194
decode_mi_display_flip	,	F_60
cmd_handler_mi_wait_for_event	,	F_65
e	,	V_14
tail	,	V_204
trace_cs_command	,	F_107
batch_buffer_needs_scan	,	F_88
i	,	V_19
drm_i915_gem_object	,	V_208
tile_val	,	V_102
bb_size	,	V_143
"\n%08x "	,	L_34
s	,	V_24
vgpu_aperture_gmadr_base	,	F_68
index_mode	,	V_64
v	,	V_97
ring_top	,	V_41
PIPE_CONTROL_POST_SYNC_OP_MASK	,	V_66
hash_for_each_safe	,	F_132
opcode	,	V_12
"scan workload error\n"	,	L_56
INTEL_GVT_INVALID_ADDR	,	V_125
"fail to shadow workload ring_buffer\n"	,	L_55
mmio_size	,	V_52
"%s access to (%x) outside of MMIO range\n"	,	L_16
gpa	,	V_141
info	,	V_15
cmd_handler_srm	,	F_36
req	,	V_202
ip_gma	,	V_38
is_shadowed_mmio	,	F_20
ret	,	V_49
IS_SKYLAKE	,	F_53
cmd_trace_buf	,	V_169
intel_gvt_init_cmd_parser	,	F_135
PIPE_FRMCOUNT_G4X	,	F_58
cmd_handler_mi_update_gtt	,	F_81
"command address audit fail name %s\n"	,	L_31
CACHELINE_BYTES	,	V_193
GVT_MAX_CMD_LENGTH	,	V_170
list	,	V_158
parser_exec_state	,	V_23
"cmd length exceed tracing limitation!\n"	,	L_44
OP_MI_BATCH_BUFFER_END	,	V_147
gmadr_dw_number	,	F_35
BATCH_BUFFER_INSTRUCTION	,	V_75
cmd_reg	,	F_28
check_mi_display_flip	,	F_61
CACHELINE_DWORDS	,	V_211
cmd_handler_mi_conditional_batch_buffer_end	,	F_80
PRIMARY_PLANE	,	V_111
surf_val	,	V_103
indirect_ctx	,	V_191
intel_gvt_clean_cmd_parser	,	F_134
I915_MAP_WB	,	V_159
unexpected_cmd	,	F_73
"ip_gma %lx out of range."	,	L_51
get_cmd_info	,	F_5
ring_decode_info	,	V_7
cmd_handler_mi_report_perf_count	,	F_75
engine	,	V_199
kmalloc	,	F_92
entry_obj	,	V_150
" ip_va(NULL)"	,	L_11
cmd_handler_mi_op_2e	,	F_76
cmd_handler_mi_op_2f	,	F_77
nr_sub_op	,	V_21
MI_DISPLAY_FLIP_SKL_PLANE_1_A	,	V_108
hlist	,	V_166
MI_DISPLAY_FLIP_SKL_PLANE_1_C	,	V_110
MI_DISPLAY_FLIP_SKL_PLANE_1_B	,	V_109
cost_pre_cmd_handler	,	V_167
device_info	,	V_51
obj	,	V_154
clean_cmd_table	,	F_131
SPRSURF	,	F_50
intel_gvt_scan_and_shadow_wa_ctx	,	F_124
hi	,	V_17
ENOMEM	,	V_153
i915_gem_object_put	,	F_102
"srm"	,	L_23
hash_for_each_possible	,	F_4
ring_tail	,	V_33
max_surface_size	,	V_130
dev_priv	,	V_58
GTT_PAGE_SIZE	,	V_131
pipe_control_notify	,	V_70
round_up	,	F_117
combine_wa_ctx	,	F_123
cost_cmd_handler	,	V_168
tmp	,	V_218
"BATCH_BUFFER"	,	L_8
async_flip	,	V_104
shadow_workload_ring_buffer	,	F_118
mi_flush_dw	,	V_134
i915_gem_object_set_to_cpu_domain	,	F_99
id	,	V_29
PIPE_CONTROL_MMIO_WRITE	,	V_67
"GTT"	,	L_9
"invalid MI display flip command\n"	,	L_29
"failed to set shadow batch to CPU\n"	,	L_39
SPRITE_B_FLIP_DONE	,	V_90
gtt	,	V_145
cmd_len	,	V_57
index	,	V_25
hash_add	,	F_106
"cannot change tile during async flip\n"	,	L_27
DSPSTRIDE	,	F_46
dw_len	,	V_44
put_obj	,	V_160
cmd	,	V_1
pending_events	,	V_72
gen8_decode_mi_display_flip	,	F_43
"failed to set shadow indirect ctx to CPU\n"	,	L_58
ip_va	,	V_26
ring_start	,	V_30
gma_tail	,	V_178
addr_type_update_snb	,	F_83
ring_size	,	V_31
hlist_node	,	V_217
cmd_handler_mi_clflush	,	F_79
"%s IP advance error\n"	,	L_47
_RING_CTL_BUF_SIZE	,	F_115
BATCH_BUFFER_ADR_SPACE_BIT	,	F_84
PRIMARY_A_FLIP_DONE	,	V_85
core_id	,	V_133
"(base:0x%lx, bottom: 0x%lx)\n"	,	L_50
"pipe_ctrl"	,	L_24
PIPE_B	,	V_86
PIPE_A	,	V_83
map	,	V_209
gen_type	,	V_214
PIPE_C	,	V_91
gvt	,	V_11
err	,	V_132
is_wait_for_flip_pending	,	F_64
cnt	,	V_27
workload	,	V_71
EFAULT	,	V_142
buf_type	,	V_34
"lrr-dst"	,	L_21
rb_va	,	V_42
s_before_advance_custom	,	V_174
gma_low	,	V_124
op_len	,	V_8
cmd_length	,	F_19
"%08x "	,	L_15
SPRITE_C_FLIP_DONE	,	V_93
intel_vgpu_workload	,	V_184
cmd_parser_exec	,	F_110
i915_gem_context	,	V_195
"ip_gma %lx out of ring scope."	,	L_49
ctx_size	,	V_207
"    ip_va=%p: %08x %08x %08x %08x\n"	,	L_13
PRIMARY_C_FLIP_DONE	,	V_92
u32	,	T_1
"cmd parser error\n"	,	L_53
pipe	,	V_98
"fail to shadow indirect ctx\n"	,	L_60
drm	,	V_155
mm	,	V_137
rb_head	,	V_179
CMD_TYPE	,	F_2
shadow_ctx	,	V_196
guest_rb_size	,	V_201
stride_val	,	V_101
"lrr-src"	,	L_20
PRIMARY_B_FLIP_DONE	,	V_87
post_sync	,	V_65
list_add	,	F_100
MI_WAIT_FOR_PLANE_A_FLIP_PENDING	,	V_116
cmd_handler_mi_batch_buffer_end	,	F_42
dst	,	V_151
RING_BUFFER_INSTRUCTION	,	V_35
BATCH_BUFFER_ADDR_HIGH_MASK	,	V_127
"  vgpu%d RING%d: ring_start(%08lx) ring_end(%08lx)"	,	L_4
ctrl_reg	,	V_105
F_IP_ADVANCE_CUSTOM	,	V_176
"fail to update plane mmio\n"	,	L_30
shadow_bb	,	V_163
gmadr_bytes	,	V_61
intel_ring	,	V_197
dword2	,	V_96
bypass_scan_mask	,	V_187
"add %-30s op %04x flag %x devs %02x rings %02x\n"	,	L_63
"scan wa ctx error\n"	,	L_61
set_bit	,	F_39
dword1	,	V_95
dword0	,	V_94
"%s %s duplicated\n"	,	L_62
IS_BROADWELL	,	F_27
GTT_BUFFER	,	V_37
second_level	,	V_164
u64	,	V_39
cmd_handler_pipe_control	,	F_37
OP_MI_BATCH_BUFFER_START	,	V_148
vgpu_gmadr_is_valid	,	F_67
trace_gvt_command	,	F_109
IS_ERR	,	F_95
handler	,	V_175
ring	,	V_198
MI_WAIT_FOR_SPRITE_A_FLIP_PENDING	,	V_119
cmd_entry	,	V_13
find_cmd_entry	,	F_3
"invalid gma address: %lx\n"	,	L_37
shadow_indirect_ctx	,	F_122
"lri"	,	L_19
"failed to vmap shadow indirect ctx\n"	,	L_57
len	,	V_40
F_LEN_MASK	,	V_46
intel_ring_begin	,	F_119
intel_gvt_mmio_is_cmd_access	,	F_22
intel_gvt_get_device_type	,	F_128
DSPCNTR	,	F_45
"  %s %s ip_gma(%08lx) "	,	L_6
"opcode=0x%x %s sub_ops:"	,	L_1
update_ip_va	,	F_13
F_LEN_CONST	,	V_47
"RING_BUFFER"	,	L_7
find_bb_size	,	F_89
cmd_val	,	F_11
bb_start_sva	,	V_212
rings	,	V_16
"0x%x "	,	L_2
VGT_PVINFO_PAGE	,	V_56
GFP_KERNEL	,	V_152
" ring_head(%08lx) ring_tail(%08lx)\n"	,	L_5
t0	,	V_171
roundup	,	F_94
t1	,	V_172
"cannot change stride during async flip\n"	,	L_26
t2	,	V_173
guest_gma	,	V_128
vgpu_aperture_gmadr_end	,	F_69
get_cmd_length	,	F_18
"Jumping to 2nd level BB from RB is not allowed\n"	,	L_42
command_scan	,	F_113
drm_i915_private	,	V_80
SPRCTL	,	F_48
uint32_t	,	T_2
"unknown cmd 0x%x, opcode=0x%x\n"	,	L_38
cmd_handler_mi_semaphore_wait	,	F_74
cmd_reg_inhibit	,	F_29
"lrm"	,	L_22
DSPSURF	,	F_47
vgpu_vreg	,	F_54
"Found MI_BATCH_BUFFER_START in 2nd level BB\n"	,	L_41
gen8_plane_code	,	V_82
i915_mmio_reg_offset	,	F_23
ring_id	,	V_2
cmd_reg_handler	,	F_21
INIT_LIST_HEAD	,	F_97
met_bb_end	,	V_144
free_entry	,	V_157
tile	,	V_113
get_cycles	,	F_111
sub_op	,	V_22
rb_start	,	V_181
"vgpu%d: %s access to non-render register (%x)\n"	,	L_17
cmd_address_audit	,	F_34
va	,	V_139
scan_workload	,	F_114
intel_gvt_scan_and_shadow_workload	,	F_121
"fail to decode MI display flip command\n"	,	L_28
name	,	V_20
gvt_dbg_cmd	,	F_55
mi_display_flip_command_info	,	V_79
cmd_info	,	V_9
"invalid shadow batch buffer\n"	,	L_43
cmd_handler_lri	,	F_26
cmd_handler_mi_store_data_index	,	F_78
cmd_handler_lrm	,	F_31
BATCH_BUFFER_ADDR_MASK	,	V_126
cmd_gma_hi	,	F_33
kzalloc	,	F_129
cmd_handler_lrr	,	F_30
cmd_ptr	,	F_10
scan_wa_ctx	,	F_116
PIPE_CONTROL_NOTIFY	,	V_68
init_cmd_table	,	F_127
intel_gvt_mmio_set_cmd_accessed	,	F_25
end_gma	,	V_138
INVALID_OP	,	V_6
cycles_t	,	T_3
PPGTT_BUFFER	,	V_135
ret_ip_gma_bb	,	V_76
"cmd dump: "	,	L_33
cmd_gma	,	F_32
mi_user_interrupt	,	V_73
gvt_err	,	F_8
sub_op_val	,	F_6
SPRITE_A_FLIP_DONE	,	V_89
shadow_ring_buffer_va	,	V_186
drm_device	,	V_205
MI_NOOP	,	V_115
gen8_update_plane_mmio_from_mi_display_flip	,	F_56
intel_vgpu_gma_to_gpa	,	F_86
i915_gem_object_create	,	F_93
BATCH_BUFFER_2ND_LEVEL_BIT	,	F_90
"cmd_parser: Malicious %s detected, addr=0x%lx, len=%d!\n"	,	L_32
cmd_handler_mi_user_interrupt	,	F_40
i915_gem_object_unpin_map	,	F_101
PAGE_SIZE	,	V_156
intel_shadow_wa_ctx	,	V_189
stride_reg	,	V_106
bb_start_cmd_va	,	V_162
per_ctx_start	,	V_210
"PPGTT"	,	L_10
ENODEV	,	V_114
update_plane_mmio_from_mi_display_flip	,	F_62
decode_info	,	V_3
flag	,	V_45
kfree	,	F_103
ret_ip_gma_ring	,	V_78
intel_gvt_hypervisor_read_gpa	,	F_87
FORCEWAKE_MT	,	V_55
"vgpu%d: Unexpected %s in command buffer!\n"	,	L_36
plane_code_mapping	,	V_81
out	,	V_188
cmd_handler_mi_batch_buffer_start	,	F_104
gma_bottom	,	V_183
cmd_handler_mi_flush_dw	,	F_82
for_each_set_bit	,	F_126
low	,	V_18
surf_reg	,	V_107
intel_vgpu_trigger_virtual_event	,	F_59
"vgpu%d: found access of shadowed MMIO %x\n"	,	L_18
event	,	V_100
set_mask_bits	,	F_57
EINVAL	,	V_53
print_opcode	,	F_7
"fail to copy guest indirect ctx\n"	,	L_59
"unknown plane code %d\n"	,	L_25
gma_top	,	V_200
saved_buf_addr_type	,	V_77
buf_addr_type	,	V_36
cmd_table	,	V_165
"\n"	,	L_3
INIT_HLIST_NODE	,	F_130
ring_head	,	V_32
MI_WAIT_FOR_SPRITE_C_FLIP_PENDING	,	V_121
vgpu_hidden_gmadr_base	,	F_70
ip_gma_set	,	F_15
per_ctx	,	V_213
"  ip_va=%p: %08x %08x %08x %08x\n"	,	L_12
get_opcode	,	F_1
skl_decode_mi_display_flip	,	F_51
rb_ctl	,	V_185
copy_len	,	V_140
rb_len	,	V_182
offset	,	V_48
PLANE_B	,	V_88
PLANE_A	,	V_84
wa_ctx	,	V_190
parser_exec_state_dump	,	F_12
gen8_check_mi_display_flip	,	F_52
PTR_ERR	,	F_96
vgpu_hidden_gmadr_end	,	F_71
I915_NUM_ENGINES	,	V_5
"ip_va=%p: "	,	L_14
cmd_interrupt_events	,	V_69
gma_high	,	V_123
d_info	,	V_4
ret_bb_va	,	V_43
"scan_end\n"	,	L_54
gma_out_of_range	,	F_112
add_cmd_entry	,	F_105
vaddr	,	V_203
rb_tail	,	V_180
hash_init	,	F_133
IS_ALIGNED	,	F_16
perform_bb_shadow	,	F_91
addr	,	V_122
intel_gvt	,	V_10
BATCH_BUFFER_2ND_LEVEL	,	V_74
WARN_ON	,	F_14
ip_gma_advance	,	F_17
find_cmd_entry_any_ring	,	F_125
patch_value	,	F_24
gma_head	,	V_177
intel_ring_advance	,	F_120
intel_shadow_bb_entry	,	V_149
MI_WAIT_FOR_SPRITE_B_FLIP_PENDING	,	V_120
op_size	,	V_129
intel_vgpu_mm	,	V_136
