# RTL Design Verilog Projects

This repository contains Verilog HDL code for basic RTL design components as part of my VLSI front-end learning journey.

## 📁 Modules Included

✅ Combinational Circuits
-2:1 Multiplexer (MUX)
-4:1 Multiplexer (MUX)
-2:4 Decoder
-3:8 Decoder
-Half Adder
-Full Adder
-4-bit Ripple Carry Adder
-4-bit Subtractor using 2’s Complement
-4:2 Priority Encoder
-Binary to Gray Code Converter
-Gray to Binary Code Converter
-8:1 MUX using 2:1 MUXs

✅ Sequential Circuits
-SR Flip-Flop
-JK Flip-Flop
-D Flip-Flop
-T Flip-Flop
-2-bit Counter (Up/Down)
-4-bit Counter (Up/Down)
-Universal Shift Register

✅ Comparators
-1-bit Comparator
-2-bit Comparator
-4-bit Comparator
-4-bit Magnitude Comparator

✅ Finite State Machine (FSM)
-Traffic Light Controller (Moore Machine)

✅ ALU(ARITHMETIC LOGIC UNIT)
- 4 BIT ALU
- 8 BIT ALU
  

## 🛠 Tools Used

- Vivado (Xilinx)
- GTKWave (Optional for waveform viewing)
- Git + GitHub

## ▶️ How to Simulate

1. Open in Vivado.
2. Add the `.v` Verilog and testbench files.
3. Run **Behavioral Simulation**.
4. View waveforms and verify output.

## 📌 Author

**Pradeep Gowda**  
GitHub: [Pradeep-VLSI](https://github.com/Pradeep-VLSI)




