library verilog;
use verilog.vl_types.all;
entity VIS62 is
    port(
        data            : inout  vl_logic_vector(31 downto 0);
        address         : in     vl_logic_vector(21 downto 0);
        BSEL            : in     vl_logic_vector(3 downto 0);
        cs_n            : in     vl_logic;
        wr_n            : in     vl_logic;
        oe_n            : in     vl_logic
    );
end VIS62;
