{
  "module_name": "imx93-clock.h",
  "hash_id": "085a6e544984569f51a9d248c33b3cdd1d7f3553afca3ffcc24db7d5c9f9bab0",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/imx93-clock.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_CLOCK_IMX93_CLK_H\n#define __DT_BINDINGS_CLOCK_IMX93_CLK_H\n\n#define IMX93_CLK_DUMMY\t\t\t0\n#define IMX93_CLK_24M\t\t\t1\n#define IMX93_CLK_EXT1\t\t\t2\n#define IMX93_CLK_SYS_PLL_PFD0\t\t3\n#define IMX93_CLK_SYS_PLL_PFD0_DIV2\t4\n#define IMX93_CLK_SYS_PLL_PFD1\t\t5\n#define IMX93_CLK_SYS_PLL_PFD1_DIV2\t6\n#define IMX93_CLK_SYS_PLL_PFD2\t\t7\n#define IMX93_CLK_SYS_PLL_PFD2_DIV2\t8\n#define IMX93_CLK_AUDIO_PLL\t\t9\n#define IMX93_CLK_VIDEO_PLL\t\t10\n#define IMX93_CLK_A55_PERIPH\t\t11\n#define IMX93_CLK_A55_MTR_BUS\t\t12\n#define IMX93_CLK_A55\t\t\t13\n#define IMX93_CLK_M33\t\t\t14\n#define IMX93_CLK_BUS_WAKEUP\t\t15\n#define IMX93_CLK_BUS_AON\t\t16\n#define IMX93_CLK_WAKEUP_AXI\t\t17\n#define IMX93_CLK_SWO_TRACE\t\t18\n#define IMX93_CLK_M33_SYSTICK\t\t19\n#define IMX93_CLK_FLEXIO1\t\t20\n#define IMX93_CLK_FLEXIO2\t\t21\n#define IMX93_CLK_LPTMR1\t\t24\n#define IMX93_CLK_LPTMR2\t\t25\n#define IMX93_CLK_TPM2\t\t\t27\n#define IMX93_CLK_TPM4\t\t\t29\n#define IMX93_CLK_TPM5\t\t\t30\n#define IMX93_CLK_TPM6\t\t\t31\n#define IMX93_CLK_FLEXSPI1\t\t32\n#define IMX93_CLK_CAN1\t\t\t33\n#define IMX93_CLK_CAN2\t\t\t34\n#define IMX93_CLK_LPUART1\t\t35\n#define IMX93_CLK_LPUART2\t\t36\n#define IMX93_CLK_LPUART3\t\t37\n#define IMX93_CLK_LPUART4\t\t38\n#define IMX93_CLK_LPUART5\t\t39\n#define IMX93_CLK_LPUART6\t\t40\n#define IMX93_CLK_LPUART7\t\t41\n#define IMX93_CLK_LPUART8\t\t42\n#define IMX93_CLK_LPI2C1\t\t43\n#define IMX93_CLK_LPI2C2\t\t44\n#define IMX93_CLK_LPI2C3\t\t45\n#define IMX93_CLK_LPI2C4\t\t46\n#define IMX93_CLK_LPI2C5\t\t47\n#define IMX93_CLK_LPI2C6\t\t48\n#define IMX93_CLK_LPI2C7\t\t49\n#define IMX93_CLK_LPI2C8\t\t50\n#define IMX93_CLK_LPSPI1\t\t51\n#define IMX93_CLK_LPSPI2\t\t52\n#define IMX93_CLK_LPSPI3\t\t53\n#define IMX93_CLK_LPSPI4\t\t54\n#define IMX93_CLK_LPSPI5\t\t55\n#define IMX93_CLK_LPSPI6\t\t56\n#define IMX93_CLK_LPSPI7\t\t57\n#define IMX93_CLK_LPSPI8\t\t58\n#define IMX93_CLK_I3C1\t\t\t59\n#define IMX93_CLK_I3C2\t\t\t60\n#define IMX93_CLK_USDHC1\t\t61\n#define IMX93_CLK_USDHC2\t\t62\n#define IMX93_CLK_USDHC3\t\t63\n#define IMX93_CLK_SAI1\t\t\t64\n#define IMX93_CLK_SAI2\t\t\t65\n#define IMX93_CLK_SAI3\t\t\t66\n#define IMX93_CLK_CCM_CKO1\t\t67\n#define IMX93_CLK_CCM_CKO2\t\t68\n#define IMX93_CLK_CCM_CKO3\t\t69\n#define IMX93_CLK_CCM_CKO4\t\t70\n#define IMX93_CLK_HSIO\t\t\t71\n#define IMX93_CLK_HSIO_USB_TEST_60M\t72\n#define IMX93_CLK_HSIO_ACSCAN_80M\t73\n#define IMX93_CLK_HSIO_ACSCAN_480M\t74\n#define IMX93_CLK_ML_APB\t\t75\n#define IMX93_CLK_ML\t\t\t76\n#define IMX93_CLK_MEDIA_AXI\t\t77\n#define IMX93_CLK_MEDIA_APB\t\t78\n#define IMX93_CLK_MEDIA_LDB\t\t79\n#define IMX93_CLK_MEDIA_DISP_PIX\t80\n#define IMX93_CLK_CAM_PIX\t\t81\n#define IMX93_CLK_MIPI_TEST_BYTE\t82\n#define IMX93_CLK_MIPI_PHY_CFG\t\t83\n#define IMX93_CLK_ADC\t\t\t84\n#define IMX93_CLK_PDM\t\t\t85\n#define IMX93_CLK_TSTMR1\t\t86\n#define IMX93_CLK_TSTMR2\t\t87\n#define IMX93_CLK_MQS1\t\t\t88\n#define IMX93_CLK_MQS2\t\t\t89\n#define IMX93_CLK_AUDIO_XCVR\t\t90\n#define IMX93_CLK_SPDIF\t\t\t91\n#define IMX93_CLK_ENET\t\t\t92\n#define IMX93_CLK_ENET_TIMER1\t\t93\n#define IMX93_CLK_ENET_TIMER2\t\t94\n#define IMX93_CLK_ENET_REF\t\t95\n#define IMX93_CLK_ENET_REF_PHY\t\t96\n#define IMX93_CLK_I3C1_SLOW\t\t97\n#define IMX93_CLK_I3C2_SLOW\t\t98\n#define IMX93_CLK_USB_PHY_BURUNIN\t99\n#define IMX93_CLK_PAL_CAME_SCAN\t\t100\n#define IMX93_CLK_A55_GATE\t\t101\n#define IMX93_CLK_CM33_GATE\t\t102\n#define IMX93_CLK_ADC1_GATE\t\t103\n#define IMX93_CLK_WDOG1_GATE\t\t104\n#define IMX93_CLK_WDOG2_GATE\t\t105\n#define IMX93_CLK_WDOG3_GATE\t\t106\n#define IMX93_CLK_WDOG4_GATE\t\t107\n#define IMX93_CLK_WDOG5_GATE\t\t108\n#define IMX93_CLK_SEMA1_GATE\t\t109\n#define IMX93_CLK_SEMA2_GATE\t\t110\n#define IMX93_CLK_MU_A_GATE\t\t111\n#define IMX93_CLK_MU_B_GATE\t\t112\n#define IMX93_CLK_EDMA1_GATE\t\t113\n#define IMX93_CLK_EDMA2_GATE\t\t114\n#define IMX93_CLK_FLEXSPI1_GATE\t\t115\n#define IMX93_CLK_GPIO1_GATE\t\t116\n#define IMX93_CLK_GPIO2_GATE\t\t117\n#define IMX93_CLK_GPIO3_GATE\t\t118\n#define IMX93_CLK_GPIO4_GATE\t\t119\n#define IMX93_CLK_FLEXIO1_GATE\t\t120\n#define IMX93_CLK_FLEXIO2_GATE\t\t121\n#define IMX93_CLK_LPIT1_GATE\t\t122\n#define IMX93_CLK_LPIT2_GATE\t\t123\n#define IMX93_CLK_LPTMR1_GATE\t\t124\n#define IMX93_CLK_LPTMR2_GATE\t\t125\n#define IMX93_CLK_TPM1_GATE\t\t126\n#define IMX93_CLK_TPM2_GATE\t\t127\n#define IMX93_CLK_TPM3_GATE\t\t128\n#define IMX93_CLK_TPM4_GATE\t\t129\n#define IMX93_CLK_TPM5_GATE\t\t130\n#define IMX93_CLK_TPM6_GATE\t\t131\n#define IMX93_CLK_CAN1_GATE\t\t132\n#define IMX93_CLK_CAN2_GATE\t\t133\n#define IMX93_CLK_LPUART1_GATE\t\t134\n#define IMX93_CLK_LPUART2_GATE\t\t135\n#define IMX93_CLK_LPUART3_GATE\t\t136\n#define IMX93_CLK_LPUART4_GATE\t\t137\n#define IMX93_CLK_LPUART5_GATE\t\t138\n#define IMX93_CLK_LPUART6_GATE\t\t139\n#define IMX93_CLK_LPUART7_GATE\t\t140\n#define IMX93_CLK_LPUART8_GATE\t\t141\n#define IMX93_CLK_LPI2C1_GATE\t\t142\n#define IMX93_CLK_LPI2C2_GATE\t\t143\n#define IMX93_CLK_LPI2C3_GATE\t\t144\n#define IMX93_CLK_LPI2C4_GATE\t\t145\n#define IMX93_CLK_LPI2C5_GATE\t\t146\n#define IMX93_CLK_LPI2C6_GATE\t\t147\n#define IMX93_CLK_LPI2C7_GATE\t\t148\n#define IMX93_CLK_LPI2C8_GATE\t\t149\n#define IMX93_CLK_LPSPI1_GATE\t\t150\n#define IMX93_CLK_LPSPI2_GATE\t\t151\n#define IMX93_CLK_LPSPI3_GATE\t\t152\n#define IMX93_CLK_LPSPI4_GATE\t\t153\n#define IMX93_CLK_LPSPI5_GATE\t\t154\n#define IMX93_CLK_LPSPI6_GATE\t\t155\n#define IMX93_CLK_LPSPI7_GATE\t\t156\n#define IMX93_CLK_LPSPI8_GATE\t\t157\n#define IMX93_CLK_I3C1_GATE\t\t158\n#define IMX93_CLK_I3C2_GATE\t\t159\n#define IMX93_CLK_USDHC1_GATE\t\t160\n#define IMX93_CLK_USDHC2_GATE\t\t161\n#define IMX93_CLK_USDHC3_GATE\t\t162\n#define IMX93_CLK_SAI1_GATE\t\t163\n#define IMX93_CLK_SAI2_GATE\t\t164\n#define IMX93_CLK_SAI3_GATE\t\t165\n#define IMX93_CLK_MIPI_CSI_GATE\t\t166\n#define IMX93_CLK_MIPI_DSI_GATE\t\t167\n#define IMX93_CLK_LVDS_GATE\t\t168\n#define IMX93_CLK_LCDIF_GATE\t\t169\n#define IMX93_CLK_PXP_GATE\t\t170\n#define IMX93_CLK_ISI_GATE\t\t171\n#define IMX93_CLK_NIC_MEDIA_GATE\t172\n#define IMX93_CLK_USB_CONTROLLER_GATE\t173\n#define IMX93_CLK_USB_TEST_60M_GATE\t174\n#define IMX93_CLK_HSIO_TROUT_24M_GATE\t175\n#define IMX93_CLK_PDM_GATE\t\t176\n#define IMX93_CLK_MQS1_GATE\t\t177\n#define IMX93_CLK_MQS2_GATE\t\t178\n#define IMX93_CLK_AUD_XCVR_GATE\t\t179\n#define IMX93_CLK_SPDIF_GATE\t\t180\n#define IMX93_CLK_HSIO_32K_GATE\t\t181\n#define IMX93_CLK_ENET1_GATE\t\t182\n#define IMX93_CLK_ENET_QOS_GATE\t\t183\n#define IMX93_CLK_SYS_CNT_GATE\t\t184\n#define IMX93_CLK_TSTMR1_GATE\t\t185\n#define IMX93_CLK_TSTMR2_GATE\t\t186\n#define IMX93_CLK_TMC_GATE\t\t187\n#define IMX93_CLK_PMRO_GATE\t\t188\n#define IMX93_CLK_32K\t\t\t189\n#define IMX93_CLK_SAI1_IPG\t\t190\n#define IMX93_CLK_SAI2_IPG\t\t191\n#define IMX93_CLK_SAI3_IPG\t\t192\n#define IMX93_CLK_MU1_A_GATE\t\t193\n#define IMX93_CLK_MU1_B_GATE\t\t194\n#define IMX93_CLK_MU2_A_GATE\t\t195\n#define IMX93_CLK_MU2_B_GATE\t\t196\n#define IMX93_CLK_NIC_AXI\t\t197\n#define IMX93_CLK_ARM_PLL\t\t198\n#define IMX93_CLK_A55_SEL\t\t199\n#define IMX93_CLK_A55_CORE\t\t200\n#define IMX93_CLK_PDM_IPG\t\t201\n#define IMX93_CLK_END\t\t\t202\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}