// Seed: 2912610758
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_7 = 1;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    output tri1 id_2,
    input tri0 id_3,
    output tri id_4,
    output tri0 id_5,
    output wand id_6,
    input wor id_7,
    output tri1 id_8,
    output wire id_9,
    input tri1 id_10
);
  id_12 :
  assert property (@(posedge 1) id_10)
  else;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
