# do HW6.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CPU_vlg_sample_tst
# -- Compiling module CPU_vlg_check_tst
# -- Compiling module CPU_vlg_vec_tst
# 
# Top level modules:
# 	CPU_vlg_vec_tst
# vsim -L arriaii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.CPU_vlg_vec_tst 
# Loading work.CPU_vlg_vec_tst
# Loading work.CPU
# Loading arriaii_ver.arriaii_io_obuf
# Loading arriaii_ver.arriaii_io_ibuf
# Loading arriaii_ver.arriaii_lcell_comb
# Loading arriaii_ver.arriaii_ram_block
# Loading arriaii_ver.arriaii_ram_register
# Loading arriaii_ver.arriaii_ram_pulse_generator
# Loading altera_ver.dffeas
# Loading work.CPU_vlg_sample_tst
# Loading work.CPU_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 4 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# ERROR! Vector Mismatch for output port PC[1] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 00100010
# ERROR! Vector Mismatch for output port PC[5] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 00100010
# ERROR! Vector Mismatch for output port R1[3] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 00101000
# ERROR! Vector Mismatch for output port R1[5] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 00101000
# ERROR! Vector Mismatch for output port R2[3] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 00001000
# ERROR! Vector Mismatch for output port R3[0] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 00000001
# ERROR! Vector Mismatch for output port R6[5] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 00100000
# ERROR! Vector Mismatch for output port R7[0] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 00000111
# ERROR! Vector Mismatch for output port R7[1] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 00000111
# ERROR! Vector Mismatch for output port R7[2] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 00000111
# ERROR! Vector Mismatch for output port PC[0] :: @time = 1030000.000 ps
#      Expected value = 00000000
#      Real value = 00100011
# ERROR! Vector Mismatch for output port R2[5] :: @time = 1030000.000 ps
#      Expected value = 00000000
#      Real value = 00101000
# ERROR! Vector Mismatch for output port opcode[0] :: @time = 1040000.000 ps
#      Expected value = 0000
#      Real value = 0111
# ERROR! Vector Mismatch for output port opcode[1] :: @time = 1040000.000 ps
#      Expected value = 0000
#      Real value = 0111
# ERROR! Vector Mismatch for output port opcode[2] :: @time = 1040000.000 ps
#      Expected value = 0000
#      Real value = 0111
# ERROR! Vector Mismatch for output port PC[2] :: @time = 1060000.000 ps
#      Expected value = 00000000
#      Real value = 00100100
# ERROR! Vector Mismatch for output port R6[7] :: @time = 1060000.000 ps
#      Expected value = 00000000
#      Real value = 10000000
# ERROR! Vector Mismatch for output port opcode[3] :: @time = 1100000.000 ps
#      Expected value = 0000
#      Real value = 1000
# ERROR! Vector Mismatch for output port PC[3] :: @time = 1180000.000 ps
#      Expected value = 00000000
#      Real value = 00101000
# ERROR! Vector Mismatch for output port R1[2] :: @time = 1180000.000 ps
#      Expected value = 00000000
#      Real value = 00010100
# ERROR! Vector Mismatch for output port R1[4] :: @time = 1180000.000 ps
#      Expected value = 00000000
#      Real value = 00010100
# ERROR! Vector Mismatch for output port R3[1] :: @time = 1330000.000 ps
#      Expected value = 00000000
#      Real value = 00111010
# ERROR! Vector Mismatch for output port R3[3] :: @time = 1330000.000 ps
#      Expected value = 00000000
#      Real value = 00111010
# ERROR! Vector Mismatch for output port R3[4] :: @time = 1330000.000 ps
#      Expected value = 00000000
#      Real value = 00111010
# ERROR! Vector Mismatch for output port R3[5] :: @time = 1330000.000 ps
#      Expected value = 00000000
#      Real value = 00111010
# ERROR! Vector Mismatch for output port PC[4] :: @time = 1360000.000 ps
#      Expected value = 00000000
#      Real value = 00110000
# ERROR! Vector Mismatch for output port R4[1] :: @time = 1390000.000 ps
#      Expected value = 00000000
#      Real value = 01000010
# ERROR! Vector Mismatch for output port R4[6] :: @time = 1390000.000 ps
#      Expected value = 00000000
#      Real value = 01000010
# ERROR! Vector Mismatch for output port R2[1] :: @time = 1510000.000 ps
#      Expected value = 00000000
#      Real value = 01000010
# ERROR! Vector Mismatch for output port R2[6] :: @time = 1510000.000 ps
#      Expected value = 00000000
#      Real value = 01000010
# ERROR! Vector Mismatch for output port R3[6] :: @time = 1540000.000 ps
#      Expected value = 00000000
#      Real value = 01111000
# ERROR! Vector Mismatch for output port R2[4] :: @time = 1630000.000 ps
#      Expected value = 00000000
#      Real value = 00010000
# ERROR! Vector Mismatch for output port PC[6] :: @time = 1780000.000 ps
#      Expected value = 00000000
#      Real value = 01000000
# ERROR! Vector Mismatch for output port R2[0] :: @time = 1960000.000 ps
#      Expected value = 00000000
#      Real value = 00001001
# ERROR! Vector Mismatch for output port R1[6] :: @time = 1990000.000 ps
#      Expected value = 00000000
#      Real value = 01111000
# ERROR! Vector Mismatch for output port R1[7] :: @time = 2140000.000 ps
#      Expected value = 00000000
#      Real value = 11110000
# ERROR! Vector Mismatch for output port R4[7] :: @time = 2200000.000 ps
#      Expected value = 00000000
#      Real value = 10000000
# ERROR! Vector Mismatch for output port R1[1] :: @time = 2380000.000 ps
#      Expected value = 00000000
#      Real value = 00001110
# ERROR! Vector Mismatch for output port R1[0] :: @time = 2410000.000 ps
#      Expected value = 00000000
#      Real value = 00000111
#          39 mismatched vectors : Simulation failed !
# ** Note: $finish    : FPADD.vwf.vt(1695)
#    Time: 3 us  Iteration: 0  Instance: /CPU_vlg_vec_tst/tb_out
