# name: case
# key: case
# group: verilog
# --
case (${1:Expression})
   ${2:Condition}: begin
      $0
   end
   ${3:Condition}: begin
   end
   ${4:Condition}: begin
   end
   ${5:Condition}: begin
   end
   ${6:Condition}: begin
   end
   default: begin
   end
endcase