OpenROAD v2.0-14511-gedb4e7e37 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is sg13g2_buf_1.
[INFO CTS-0051] Sink buffer is sg13g2_buf_2.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sg13g2_buf_1
                    sg13g2_buf_2
[INFO CTS-0049] Characterization buffer is sg13g2_buf_2.
[INFO CTS-0007] Net "clk" found for clock "core_clock".
[INFO CTS-0010]  Clock net "clk" has 188 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 2 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 188.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 18900  dbu (18 um).
[INFO CTS-0023]  Original sink region: [(6163, 5542), (154636, 217222)].
[INFO CTS-0024]  Normalized sink region: [(0.326085, 0.293228), (8.1818, 11.4932)].
[INFO CTS-0025]     Width:  7.8557.
[INFO CTS-0026]     Height: 11.2000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 94
    Sub-region size: 7.8557 X 5.6000
[INFO CTS-0034]     Segment length (rounded): 2.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 47
    Sub-region size: 3.9279 X 5.6000
[INFO CTS-0034]     Segment length (rounded): 2.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 24
    Sub-region size: 3.9279 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 4
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 1.9639 X 2.8000
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 188.
[INFO CTS-0018]     Created 17 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 17 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 8:3, 9:2, 10:2, 12:2, 13:3, 15:2, 16:1, 17:1..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 203
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 284.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Leaf load cells 15
Report metrics stage 4, cts pre-repair...
Warning: There are 10 unconstrained endpoints.

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 22221 u^2 65% utilization.
[INFO RSZ-0058] Using max wire length 15963um.
Report metrics stage 4, cts post-repair...
Warning: There are 10 unconstrained endpoints.

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 22221 u^2 65% utilization.
[WARNING DPL-0038] No 1-site fill cells detected.  To remove 1-site gaps use the -disallow_one_site_gaps flag.
Placement Analysis
---------------------------------
total displacement       1263.0 u
average displacement        0.8 u
max displacement           20.0 u
original HPWL           30672.2 u
legalized HPWL          32526.9 u
delta HPWL                    6 %

repair_timing -verbose -repair_tns 100
[INFO RSZ-0033] No hold violations found.
[WARNING DPL-0038] No 1-site fill cells detected.  To remove 1-site gaps use the -disallow_one_site_gaps flag.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           32526.9 u
legalized HPWL          32526.9 u
delta HPWL                    0 %

Report metrics stage 4, cts final...
Warning: There are 10 unconstrained endpoints.

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 22221 u^2 65% utilization.
Elapsed time: 0:09.57[h:]min:sec. CPU time: user 9.43 sys 0.07 (99%). Peak memory: 105916KB.
