+incdir+../../../../../../soc-riscv/bench/cpp/glip
+incdir+../../../../../../soc-riscv/bench/cpp/verilator/inc
+incdir+../../../../../../soc-riscv/rtl/verilog/soc/bootrom
+incdir+../../../../../../soc-riscv/pu/rtl/verilog/pkg
+incdir+../../../../../../soc-riscv/dma/rtl/verilog/ahb3/pkg

../../../../../../soc-riscv/rtl/verilog/pkg/arbiter/arb_rr.sv
../../../../../../soc-riscv/rtl/verilog/pkg/functions/optimsoc_functions.sv
../../../../../../soc-riscv/rtl/verilog/pkg/config/optimsoc_config.sv
../../../../../../soc-riscv/rtl/verilog/pkg/constants/optimsoc_constants.sv

../../../../../../soc-riscv/bench/verilog/glip/glip_channel.sv
../../../../../../soc-riscv/bench/verilog/glip/glip_tcp_toplevel.sv
../../../../../../soc-riscv/bench/verilog/monitor/r3_checker.sv
../../../../../../soc-riscv/bench/verilog/monitor/trace_monitor.sv

../../../../../../soc-riscv/dbg/rtl/verilog/soc/interfaces/riscv/mriscv_trace_exec.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/interfaces/common/dii_channel_flat.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/interfaces/common/dii_channel.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/debug_interface.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/blocks/buffer/dii_buffer.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/blocks/buffer/osd_fifo.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/modules/ctm/common/osd_ctm.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/modules/ctm/riscv/mriscv/osd_ctm_mriscv.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization_fixedwidth.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/modules/him/osd_him.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/modules/mam/ahb3/mam_ahb3_adapter.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/modules/mam/ahb3/osd_mam_ahb3_if.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/modules/mam/ahb3/osd_mam_ahb3.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/modules/mam/common/osd_mam.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_demux.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_layer.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/blocks/tracesample/osd_tracesample.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/modules/scm/osd_scm.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/modules/stm/common/osd_stm.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/modules/stm/riscv/mriscv/osd_stm_mriscv.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/blocks/timestamp/osd_timestamp.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_16550.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_ahb3.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/interconnect/debug_ring_expand.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/interconnect/debug_ring.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/interconnect/ring_router_demux.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/interconnect/ring_router_gateway_demux.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/interconnect/ring_router_gateway_mux.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/interconnect/ring_router_gateway.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/interconnect/ring_router_mux_rr.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/interconnect/ring_router_mux.sv
../../../../../../soc-riscv/dbg/rtl/verilog/soc/interconnect/ring_router.sv

../../../../../../soc-riscv/dma/rtl/verilog/ahb3/core/mpsoc_dma_initiator_nocreq.sv
../../../../../../soc-riscv/dma/rtl/verilog/ahb3/core/mpsoc_dma_packet_buffer.sv
../../../../../../soc-riscv/dma/rtl/verilog/ahb3/core/mpsoc_dma_request_table.sv
../../../../../../soc-riscv/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator.sv
../../../../../../soc-riscv/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator_nocres.sv
../../../../../../soc-riscv/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_initiator_req.sv
../../../../../../soc-riscv/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_interface.sv
../../../../../../soc-riscv/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_target.sv
../../../../../../soc-riscv/dma/rtl/verilog/ahb3/ahb3/mpsoc_dma_ahb3_top.sv

../../../../../../soc-riscv/mpi/rtl/verilog/ahb3/core/mpi_buffer.sv
../../../../../../soc-riscv/mpi/rtl/verilog/ahb3/core/mpi_buffer_endpoint.sv
../../../../../../soc-riscv/mpi/rtl/verilog/ahb3/ahb3/mpi_ahb3.sv

../../../../../../soc-riscv/noc/rtl/verilog/core/noc_buffer.sv
../../../../../../soc-riscv/noc/rtl/verilog/core/noc_demux.sv
../../../../../../soc-riscv/noc/rtl/verilog/core/noc_mux.sv
../../../../../../soc-riscv/noc/rtl/verilog/core/noc_vchannel_mux.sv
../../../../../../soc-riscv/noc/rtl/verilog/router/noc_router.sv
../../../../../../soc-riscv/noc/rtl/verilog/router/noc_router_input.sv
../../../../../../soc-riscv/noc/rtl/verilog/router/noc_router_lookup.sv
../../../../../../soc-riscv/noc/rtl/verilog/router/noc_router_lookup_slice.sv
../../../../../../soc-riscv/noc/rtl/verilog/router/noc_router_output.sv
../../../../../../soc-riscv/noc/rtl/verilog/topology/noc_mesh2d.sv

../../../../../../soc-riscv/pu/rtl/verilog/core/cache/riscv_dcache_core.sv
../../../../../../soc-riscv/pu/rtl/verilog/core/cache/riscv_dext.sv
../../../../../../soc-riscv/pu/rtl/verilog/core/cache/riscv_icache_core.sv
../../../../../../soc-riscv/pu/rtl/verilog/core/cache/riscv_noicache_core.sv

../../../../../../soc-riscv/pu/rtl/verilog/core/decode/riscv_id.sv

../../../../../../soc-riscv/pu/rtl/verilog/core/execute/riscv_alu.sv
../../../../../../soc-riscv/pu/rtl/verilog/core/execute/riscv_bu.sv
../../../../../../soc-riscv/pu/rtl/verilog/core/execute/riscv_div.sv
../../../../../../soc-riscv/pu/rtl/verilog/core/execute/riscv_execution.sv
../../../../../../soc-riscv/pu/rtl/verilog/core/execute/riscv_lsu.sv
../../../../../../soc-riscv/pu/rtl/verilog/core/execute/riscv_mul.sv

../../../../../../soc-riscv/pu/rtl/verilog/core/fetch/riscv_if.sv

../../../../../../soc-riscv/pu/rtl/verilog/core/memory/riscv_dmem_ctrl.sv
../../../../../../soc-riscv/pu/rtl/verilog/core/memory/riscv_imem_ctrl.sv
../../../../../../soc-riscv/pu/rtl/verilog/core/memory/riscv_membuf.sv
../../../../../../soc-riscv/pu/rtl/verilog/core/memory/riscv_memmisaligned.sv
../../../../../../soc-riscv/pu/rtl/verilog/core/memory/riscv_mmu.sv
../../../../../../soc-riscv/pu/rtl/verilog/core/memory/riscv_mux.sv
../../../../../../soc-riscv/pu/rtl/verilog/core/memory/riscv_pmachk.sv
../../../../../../soc-riscv/pu/rtl/verilog/core/memory/riscv_pmpchk.sv

../../../../../../soc-riscv/pu/rtl/verilog/core/riscv_bp.sv
../../../../../../soc-riscv/pu/rtl/verilog/core/riscv_core.sv
../../../../../../soc-riscv/pu/rtl/verilog/core/riscv_du.sv
../../../../../../soc-riscv/pu/rtl/verilog/core/riscv_memory.sv
../../../../../../soc-riscv/pu/rtl/verilog/core/riscv_rf.sv
../../../../../../soc-riscv/pu/rtl/verilog/core/riscv_state.sv
../../../../../../soc-riscv/pu/rtl/verilog/core/riscv_wb.sv

../../../../../../soc-riscv/pu/rtl/verilog/memory/riscv_ram_1r1w_generic.sv
../../../../../../soc-riscv/pu/rtl/verilog/memory/riscv_ram_1r1w.sv
../../../../../../soc-riscv/pu/rtl/verilog/memory/riscv_ram_1rw_generic.sv
../../../../../../soc-riscv/pu/rtl/verilog/memory/riscv_ram_1rw.sv
../../../../../../soc-riscv/pu/rtl/verilog/memory/riscv_ram_queue.sv

../../../../../../soc-riscv/pu/rtl/verilog/pu/riscv_biu2ahb3.sv
../../../../../../soc-riscv/pu/rtl/verilog/pu/riscv_pu_ahb3.sv

../../../../../../soc-riscv/rtl/verilog/soc/adapter/networkadapter_conf.sv
../../../../../../soc-riscv/rtl/verilog/soc/adapter/networkadapter_ct.sv
../../../../../../soc-riscv/rtl/verilog/soc/bootrom/bootrom.sv
../../../../../../soc-riscv/rtl/verilog/soc/interconnection/bus/ahb3_bus_b3.sv
../../../../../../soc-riscv/rtl/verilog/soc/interconnection/decode/ahb3_decode.sv
../../../../../../soc-riscv/rtl/verilog/soc/interconnection/mux/ahb3_mux.sv
../../../../../../soc-riscv/rtl/verilog/soc/spram/sram_sp_impl_plain.sv
../../../../../../soc-riscv/rtl/verilog/soc/spram/sram_sp.sv
../../../../../../soc-riscv/rtl/verilog/soc/spram/ahb3_sram_sp.sv
../../../../../../soc-riscv/rtl/verilog/soc/spram/ahb32sram.sv
../../../../../../soc-riscv/rtl/verilog/soc/riscv_tile.sv

../../../../../../soc/riscv/bench/verilog/testbench.sv

../../../../../../soc/riscv/rtl/verilog/design.sv
