#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Dec 21 23:09:34 2023
# Process ID: 43570
# Current directory: /home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.runs/impl_1
# Command line: vivado -log processing_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source processing_wrapper.tcl -notrace
# Log file: /home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.runs/impl_1/processing_wrapper.vdi
# Journal file: /home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.runs/impl_1/vivado.jou
# Running On: daem-laptop-ubuntu, OS: Linux, CPU Frequency: 1448.939 MHz, CPU Physical cores: 12, Host memory: 20823 MB
#-----------------------------------------------------------
source processing_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1337.781 ; gain = 3.992 ; free physical = 6319 ; free virtual = 12869
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/daem/Desktop/group9/KeccakHardware/VivadoProject/ip_repo/KetchupPeripheral_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top processing_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.gen/sources_1/bd/processing/ip/processing_KetchupPeripheral_0_0/processing_KetchupPeripheral_0_0.dcp' for cell 'processing_i/KetchupPeripheral_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.gen/sources_1/bd/processing/ip/processing_processing_system7_0_0/processing_processing_system7_0_0.dcp' for cell 'processing_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.gen/sources_1/bd/processing/ip/processing_rst_ps7_0_100M_0/processing_rst_ps7_0_100M_0.dcp' for cell 'processing_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.gen/sources_1/bd/processing/ip/processing_auto_pc_0/processing_auto_pc_0.dcp' for cell 'processing_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1751.688 ; gain = 0.000 ; free physical = 5925 ; free virtual = 12476
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.gen/sources_1/bd/processing/ip/processing_processing_system7_0_0/processing_processing_system7_0_0.xdc] for cell 'processing_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.gen/sources_1/bd/processing/ip/processing_processing_system7_0_0/processing_processing_system7_0_0.xdc] for cell 'processing_i/processing_system7_0/inst'
Parsing XDC File [/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.gen/sources_1/bd/processing/ip/processing_rst_ps7_0_100M_0/processing_rst_ps7_0_100M_0_board.xdc] for cell 'processing_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.gen/sources_1/bd/processing/ip/processing_rst_ps7_0_100M_0/processing_rst_ps7_0_100M_0_board.xdc] for cell 'processing_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.gen/sources_1/bd/processing/ip/processing_rst_ps7_0_100M_0/processing_rst_ps7_0_100M_0.xdc] for cell 'processing_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.gen/sources_1/bd/processing/ip/processing_rst_ps7_0_100M_0/processing_rst_ps7_0_100M_0.xdc] for cell 'processing_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2090.234 ; gain = 0.000 ; free physical = 5813 ; free virtual = 12374
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2090.234 ; gain = 727.672 ; free physical = 5812 ; free virtual = 12373
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2094.809 ; gain = 4.574 ; free physical = 5785 ; free virtual = 12346

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 7c55fa98

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2579.668 ; gain = 484.859 ; free physical = 5345 ; free virtual = 11920

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 7c55fa98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2882.504 ; gain = 0.000 ; free physical = 5032 ; free virtual = 11607

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 7c55fa98

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2882.504 ; gain = 0.000 ; free physical = 5032 ; free virtual = 11607
Phase 1 Initialization | Checksum: 7c55fa98

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2882.504 ; gain = 0.000 ; free physical = 5032 ; free virtual = 11607

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 7c55fa98

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2882.504 ; gain = 0.000 ; free physical = 5031 ; free virtual = 11606

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 7c55fa98

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2882.504 ; gain = 0.000 ; free physical = 5029 ; free virtual = 11604
Phase 2 Timer Update And Timing Data Collection | Checksum: 7c55fa98

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2882.504 ; gain = 0.000 ; free physical = 5029 ; free virtual = 11604

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 14c206104

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2882.504 ; gain = 0.000 ; free physical = 5027 ; free virtual = 11602
Retarget | Checksum: 14c206104
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 29 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1c953c1be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2882.504 ; gain = 0.000 ; free physical = 5025 ; free virtual = 11600
Constant propagation | Checksum: 1c953c1be
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1c0af254f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2882.504 ; gain = 0.000 ; free physical = 5022 ; free virtual = 11598
Sweep | Checksum: 1c0af254f
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 159 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1c0af254f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2914.520 ; gain = 32.016 ; free physical = 5021 ; free virtual = 11596
BUFG optimization | Checksum: 1c0af254f
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from processing_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1c0af254f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2914.520 ; gain = 32.016 ; free physical = 5021 ; free virtual = 11596
Shift Register Optimization | Checksum: 1c0af254f
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 14eb2082e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2914.520 ; gain = 32.016 ; free physical = 5020 ; free virtual = 11595
Post Processing Netlist | Checksum: 14eb2082e
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 12fbc7110

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2914.520 ; gain = 32.016 ; free physical = 5020 ; free virtual = 11595

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2914.520 ; gain = 0.000 ; free physical = 5020 ; free virtual = 11595
Phase 9.2 Verifying Netlist Connectivity | Checksum: 12fbc7110

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2914.520 ; gain = 32.016 ; free physical = 5020 ; free virtual = 11595
Phase 9 Finalization | Checksum: 12fbc7110

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2914.520 ; gain = 32.016 ; free physical = 5020 ; free virtual = 11595
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              29  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             159  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 12fbc7110

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2914.520 ; gain = 32.016 ; free physical = 5020 ; free virtual = 11595
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2914.520 ; gain = 0.000 ; free physical = 5020 ; free virtual = 11595

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12fbc7110

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2914.520 ; gain = 0.000 ; free physical = 5019 ; free virtual = 11594

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12fbc7110

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.520 ; gain = 0.000 ; free physical = 5019 ; free virtual = 11594

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.520 ; gain = 0.000 ; free physical = 5019 ; free virtual = 11594
Ending Netlist Obfuscation Task | Checksum: 12fbc7110

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2914.520 ; gain = 0.000 ; free physical = 5019 ; free virtual = 11594
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2914.520 ; gain = 824.285 ; free physical = 5019 ; free virtual = 11594
INFO: [runtcl-4] Executing : report_drc -file processing_wrapper_drc_opted.rpt -pb processing_wrapper_drc_opted.pb -rpx processing_wrapper_drc_opted.rpx
Command: report_drc -file processing_wrapper_drc_opted.rpt -pb processing_wrapper_drc_opted.pb -rpx processing_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.runs/impl_1/processing_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 5007 ; free virtual = 11584
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 5007 ; free virtual = 11584
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 5007 ; free virtual = 11584
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 5004 ; free virtual = 11581
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 5004 ; free virtual = 11581
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 5003 ; free virtual = 11581
Write Physdb Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 5003 ; free virtual = 11581
INFO: [Common 17-1381] The checkpoint '/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.runs/impl_1/processing_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 4991 ; free virtual = 11572
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a213fed3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 4991 ; free virtual = 11572
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 4991 ; free virtual = 11572

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d49dcdc7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 4976 ; free virtual = 11558

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14d8e790f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 4909 ; free virtual = 11496

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14d8e790f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 4909 ; free virtual = 11496
Phase 1 Placer Initialization | Checksum: 14d8e790f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 4909 ; free virtual = 11496

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ab187630

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 4899 ; free virtual = 11486

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12959809c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 4899 ; free virtual = 11487

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12959809c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 4899 ; free virtual = 11487

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 13c2385b1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:14 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 4811 ; free virtual = 11420

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 201 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 45 nets or LUTs. Breaked 0 LUT, combined 45 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 4805 ; free virtual = 11417

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             45  |                    45  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             45  |                    45  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: fba5a9b5

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 4803 ; free virtual = 11415
Phase 2.4 Global Placement Core | Checksum: 1281870a5

Time (s): cpu = 00:00:45 ; elapsed = 00:00:16 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 4803 ; free virtual = 11415
Phase 2 Global Placement | Checksum: 1281870a5

Time (s): cpu = 00:00:45 ; elapsed = 00:00:16 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 4803 ; free virtual = 11415

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 139201102

Time (s): cpu = 00:00:49 ; elapsed = 00:00:17 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 4836 ; free virtual = 11429

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d576443d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:18 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 4833 ; free virtual = 11427

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 168394e17

Time (s): cpu = 00:00:55 ; elapsed = 00:00:18 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 4840 ; free virtual = 11433

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 155a7915a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:18 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 4840 ; free virtual = 11433

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c72d68b9

Time (s): cpu = 00:01:04 ; elapsed = 00:00:27 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 4834 ; free virtual = 11428

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15c4ac519

Time (s): cpu = 00:01:05 ; elapsed = 00:00:28 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 4826 ; free virtual = 11421

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2040b8345

Time (s): cpu = 00:01:05 ; elapsed = 00:00:28 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 4826 ; free virtual = 11421
Phase 3 Detail Placement | Checksum: 2040b8345

Time (s): cpu = 00:01:05 ; elapsed = 00:00:28 . Memory (MB): peak = 3002.562 ; gain = 0.000 ; free physical = 4826 ; free virtual = 11421

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 142ace1e7

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.578 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c0ddef48

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3026.164 ; gain = 0.000 ; free physical = 4817 ; free virtual = 11412
INFO: [Place 46-33] Processed net processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha3_reset_reg_n_0_[3], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha3_reset_reg_n_0_[2], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha3_reset_reg_n_0_[1], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha3_reset_reg_n_0_[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha224_core/padder_/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha256_core/padder_/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha384_core/padder_/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha512_core/padder_/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha224_core/padder_/update__1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net processing_i/KetchupPeripheral_0/inst/KetchupPeripheral_v1_0_S00_AXI_inst/sha256_core/padder_/update__1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 10 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 10, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1c0ddef48

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3026.164 ; gain = 0.000 ; free physical = 4827 ; free virtual = 11422
Phase 4.1.1.1 BUFG Insertion | Checksum: 142ace1e7

Time (s): cpu = 00:01:18 ; elapsed = 00:00:32 . Memory (MB): peak = 3026.164 ; gain = 23.602 ; free physical = 4827 ; free virtual = 11422

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.578. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1919bebd4

Time (s): cpu = 00:01:18 ; elapsed = 00:00:32 . Memory (MB): peak = 3026.164 ; gain = 23.602 ; free physical = 4827 ; free virtual = 11422

Time (s): cpu = 00:01:18 ; elapsed = 00:00:32 . Memory (MB): peak = 3026.164 ; gain = 23.602 ; free physical = 4827 ; free virtual = 11422
Phase 4.1 Post Commit Optimization | Checksum: 1919bebd4

Time (s): cpu = 00:01:18 ; elapsed = 00:00:33 . Memory (MB): peak = 3026.164 ; gain = 23.602 ; free physical = 4827 ; free virtual = 11422

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1919bebd4

Time (s): cpu = 00:01:19 ; elapsed = 00:00:33 . Memory (MB): peak = 3026.164 ; gain = 23.602 ; free physical = 4826 ; free virtual = 11421

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                8x8|
|___________|___________________|___________________|
|      South|                1x1|                8x8|
|___________|___________________|___________________|
|       East|                8x8|                8x8|
|___________|___________________|___________________|
|       West|                4x4|                8x8|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1919bebd4

Time (s): cpu = 00:01:19 ; elapsed = 00:00:33 . Memory (MB): peak = 3026.164 ; gain = 23.602 ; free physical = 4827 ; free virtual = 11422
Phase 4.3 Placer Reporting | Checksum: 1919bebd4

Time (s): cpu = 00:01:19 ; elapsed = 00:00:33 . Memory (MB): peak = 3026.164 ; gain = 23.602 ; free physical = 4826 ; free virtual = 11422

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3026.164 ; gain = 0.000 ; free physical = 4827 ; free virtual = 11422

Time (s): cpu = 00:01:19 ; elapsed = 00:00:33 . Memory (MB): peak = 3026.164 ; gain = 23.602 ; free physical = 4827 ; free virtual = 11422
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ce99f45c

Time (s): cpu = 00:01:19 ; elapsed = 00:00:33 . Memory (MB): peak = 3026.164 ; gain = 23.602 ; free physical = 4827 ; free virtual = 11422
Ending Placer Task | Checksum: 70338593

Time (s): cpu = 00:01:19 ; elapsed = 00:00:33 . Memory (MB): peak = 3026.164 ; gain = 23.602 ; free physical = 4827 ; free virtual = 11422
77 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:21 ; elapsed = 00:00:34 . Memory (MB): peak = 3026.164 ; gain = 23.602 ; free physical = 4827 ; free virtual = 11422
INFO: [runtcl-4] Executing : report_io -file processing_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3026.164 ; gain = 0.000 ; free physical = 4831 ; free virtual = 11426
INFO: [runtcl-4] Executing : report_utilization -file processing_wrapper_utilization_placed.rpt -pb processing_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file processing_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3026.164 ; gain = 0.000 ; free physical = 4829 ; free virtual = 11424
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3026.164 ; gain = 0.000 ; free physical = 4832 ; free virtual = 11430
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3026.164 ; gain = 0.000 ; free physical = 4798 ; free virtual = 11416
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3026.164 ; gain = 0.000 ; free physical = 4798 ; free virtual = 11416
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3026.164 ; gain = 0.000 ; free physical = 4798 ; free virtual = 11416
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3026.164 ; gain = 0.000 ; free physical = 4797 ; free virtual = 11416
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3026.164 ; gain = 0.000 ; free physical = 4795 ; free virtual = 11416
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3026.164 ; gain = 0.000 ; free physical = 4796 ; free virtual = 11416
INFO: [Common 17-1381] The checkpoint '/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.runs/impl_1/processing_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3050.176 ; gain = 0.000 ; free physical = 4839 ; free virtual = 11440
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3050.176 ; gain = 0.000 ; free physical = 4836 ; free virtual = 11442
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3050.176 ; gain = 0.000 ; free physical = 4814 ; free virtual = 11439
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3050.176 ; gain = 0.000 ; free physical = 4814 ; free virtual = 11439
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3050.176 ; gain = 0.000 ; free physical = 4814 ; free virtual = 11439
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3050.176 ; gain = 0.000 ; free physical = 4813 ; free virtual = 11439
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3050.176 ; gain = 0.000 ; free physical = 4812 ; free virtual = 11438
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3050.176 ; gain = 0.000 ; free physical = 4812 ; free virtual = 11438
INFO: [Common 17-1381] The checkpoint '/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.runs/impl_1/processing_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 643c12ce ConstDB: 0 ShapeSum: bf772c5 RouteDB: 0
Post Restoration Checksum: NetGraph: 47181d8e | NumContArr: f4d688eb | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2c1409bb3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3153.398 ; gain = 46.656 ; free physical = 4727 ; free virtual = 11339

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2c1409bb3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3153.398 ; gain = 46.656 ; free physical = 4726 ; free virtual = 11338

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2c1409bb3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3153.398 ; gain = 46.656 ; free physical = 4725 ; free virtual = 11338
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 27eced187

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3183.414 ; gain = 76.672 ; free physical = 4665 ; free virtual = 11283
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.823  | TNS=0.000  | WHS=-0.143 | THS=-147.052|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 18880
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18880
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2dff4f335

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 3195.977 ; gain = 89.234 ; free physical = 4610 ; free virtual = 11230

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2dff4f335

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 3195.977 ; gain = 89.234 ; free physical = 4610 ; free virtual = 11230

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2a5fff3ee

Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 3197.977 ; gain = 91.234 ; free physical = 4607 ; free virtual = 11228
Phase 3 Initial Routing | Checksum: 2a5fff3ee

Time (s): cpu = 00:00:57 ; elapsed = 00:00:28 . Memory (MB): peak = 3197.977 ; gain = 91.234 ; free physical = 4607 ; free virtual = 11228

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9776
 Number of Nodes with overlaps = 2056
 Number of Nodes with overlaps = 443
 Number of Nodes with overlaps = 128
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.593  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22da72409

Time (s): cpu = 00:03:37 ; elapsed = 00:01:38 . Memory (MB): peak = 3211.977 ; gain = 105.234 ; free physical = 4553 ; free virtual = 11205

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.593  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 236763f6e

Time (s): cpu = 00:03:38 ; elapsed = 00:01:38 . Memory (MB): peak = 3211.977 ; gain = 105.234 ; free physical = 4552 ; free virtual = 11203
Phase 4 Rip-up And Reroute | Checksum: 236763f6e

Time (s): cpu = 00:03:39 ; elapsed = 00:01:38 . Memory (MB): peak = 3211.977 ; gain = 105.234 ; free physical = 4552 ; free virtual = 11203

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17ec3f310

Time (s): cpu = 00:03:42 ; elapsed = 00:01:39 . Memory (MB): peak = 3211.977 ; gain = 105.234 ; free physical = 4547 ; free virtual = 11198
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.606  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 17ec3f310

Time (s): cpu = 00:03:42 ; elapsed = 00:01:39 . Memory (MB): peak = 3211.977 ; gain = 105.234 ; free physical = 4547 ; free virtual = 11198

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17ec3f310

Time (s): cpu = 00:03:42 ; elapsed = 00:01:39 . Memory (MB): peak = 3211.977 ; gain = 105.234 ; free physical = 4546 ; free virtual = 11197
Phase 5 Delay and Skew Optimization | Checksum: 17ec3f310

Time (s): cpu = 00:03:42 ; elapsed = 00:01:39 . Memory (MB): peak = 3211.977 ; gain = 105.234 ; free physical = 4546 ; free virtual = 11197

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f7896a32

Time (s): cpu = 00:03:46 ; elapsed = 00:01:40 . Memory (MB): peak = 3211.977 ; gain = 105.234 ; free physical = 4542 ; free virtual = 11193
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.606  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18a9e05c3

Time (s): cpu = 00:03:46 ; elapsed = 00:01:40 . Memory (MB): peak = 3211.977 ; gain = 105.234 ; free physical = 4542 ; free virtual = 11193
Phase 6 Post Hold Fix | Checksum: 18a9e05c3

Time (s): cpu = 00:03:46 ; elapsed = 00:01:40 . Memory (MB): peak = 3211.977 ; gain = 105.234 ; free physical = 4542 ; free virtual = 11193

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.1214 %
  Global Horizontal Routing Utilization  = 15.6411 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18a9e05c3

Time (s): cpu = 00:03:47 ; elapsed = 00:01:40 . Memory (MB): peak = 3211.977 ; gain = 105.234 ; free physical = 4542 ; free virtual = 11193

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18a9e05c3

Time (s): cpu = 00:03:47 ; elapsed = 00:01:40 . Memory (MB): peak = 3211.977 ; gain = 105.234 ; free physical = 4541 ; free virtual = 11192

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 234fb82f8

Time (s): cpu = 00:03:49 ; elapsed = 00:01:41 . Memory (MB): peak = 3211.977 ; gain = 105.234 ; free physical = 4542 ; free virtual = 11195

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.606  | TNS=0.000  | WHS=0.038  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 234fb82f8

Time (s): cpu = 00:03:52 ; elapsed = 00:01:42 . Memory (MB): peak = 3211.977 ; gain = 105.234 ; free physical = 4542 ; free virtual = 11195
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 7185d0c9

Time (s): cpu = 00:03:53 ; elapsed = 00:01:42 . Memory (MB): peak = 3211.977 ; gain = 105.234 ; free physical = 4542 ; free virtual = 11195
Ending Routing Task | Checksum: 7185d0c9

Time (s): cpu = 00:03:53 ; elapsed = 00:01:43 . Memory (MB): peak = 3211.977 ; gain = 105.234 ; free physical = 4539 ; free virtual = 11192

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:56 ; elapsed = 00:01:44 . Memory (MB): peak = 3211.977 ; gain = 161.801 ; free physical = 4539 ; free virtual = 11192
INFO: [runtcl-4] Executing : report_drc -file processing_wrapper_drc_routed.rpt -pb processing_wrapper_drc_routed.pb -rpx processing_wrapper_drc_routed.rpx
Command: report_drc -file processing_wrapper_drc_routed.rpt -pb processing_wrapper_drc_routed.pb -rpx processing_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.runs/impl_1/processing_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file processing_wrapper_methodology_drc_routed.rpt -pb processing_wrapper_methodology_drc_routed.pb -rpx processing_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file processing_wrapper_methodology_drc_routed.rpt -pb processing_wrapper_methodology_drc_routed.pb -rpx processing_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.runs/impl_1/processing_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file processing_wrapper_power_routed.rpt -pb processing_wrapper_power_summary_routed.pb -rpx processing_wrapper_power_routed.rpx
Command: report_power -file processing_wrapper_power_routed.rpt -pb processing_wrapper_power_summary_routed.pb -rpx processing_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
112 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3313.770 ; gain = 23.820 ; free physical = 4536 ; free virtual = 11185
INFO: [runtcl-4] Executing : report_route_status -file processing_wrapper_route_status.rpt -pb processing_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file processing_wrapper_timing_summary_routed.rpt -pb processing_wrapper_timing_summary_routed.pb -rpx processing_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file processing_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file processing_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file processing_wrapper_bus_skew_routed.rpt -pb processing_wrapper_bus_skew_routed.pb -rpx processing_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3313.770 ; gain = 0.000 ; free physical = 4479 ; free virtual = 11147
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.770 ; gain = 0.000 ; free physical = 4454 ; free virtual = 11141
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.770 ; gain = 0.000 ; free physical = 4454 ; free virtual = 11141
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3313.770 ; gain = 0.000 ; free physical = 4446 ; free virtual = 11138
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3313.770 ; gain = 0.000 ; free physical = 4445 ; free virtual = 11138
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3313.770 ; gain = 0.000 ; free physical = 4445 ; free virtual = 11138
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3313.770 ; gain = 0.000 ; free physical = 4444 ; free virtual = 11138
INFO: [Common 17-1381] The checkpoint '/home/daem/Desktop/group9/KeccakHardware/VivadoProject/KetchupPlatform/KetchupPlatform.runs/impl_1/processing_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force processing_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./processing_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:00:16 . Memory (MB): peak = 3615.891 ; gain = 302.121 ; free physical = 4085 ; free virtual = 10800
INFO: [Common 17-206] Exiting Vivado at Thu Dec 21 23:13:10 2023...
