======================================================
RTLCompiler invoked with options:
======================================================
-2000 -hdl vhdl  -sv -xprobe -main work.reg_scramble  -out_dir /nfs/home/x/x_ti/Modelsim/VHDL/FPGA_ADV/reg_scramble_impl_2//rtlc.out  -no_drc -xdbpipefdr 14  -xdbpipefdw 15  -msgpipefdr 12  -thr_opt -driver_pid 12096@cgdefihcej  -msgpipefdw 13  -fsm_opt -free_mem -tech_map -pipe_flow -res_share -infer_mem precision  -disable_opt -infer_rom -allow_VAC -force_all -create_gte -allow_CVD -ccp_extended -vecwriteopt -disable_dumps -dfa_cp_opt -disable_incr -allow_ISL -rom_casexz -allow_GSD -if_to_case -allow_IPC -allow_MDR -allow_IFC -allow_UFO -max_count 10000  -allow_4ST -pri_enc_opt -loopset_opt -pconst_prop -no_rtlplus -allow_WFU -allow_FRN -lib_map_file /nfs/home/x/x_ti/Modelsim/VHDL/FPGA_ADV/reg_scramble_impl_2//.jaguarc  -use_sync_dff -one_hot_enc -xor_eq_opt -no_addbuf_opt -allow_FSW -flatten_or 0  -new_init_ff -no_add3_opt -dc_onset_opt -muxnn_decomp -aggressive_cse -fsm_stg_opt -case_sel_opt -use_enable_dff -infer_counter 2  -if_els_if_mod -cdfg_sweep_opt -enable_size_check -infer_case_op 2  -reg_ctrl_opt -exemplar_best -flatten_and 0  -cross_hier_mem -encoding_style auto  -implicit_state binary  -preserve_mults -prepend_version Precision 64-bit 2016.1.0.15  -aggressive_rom -log_mux_merge -upper_enum_break 800  -xilinx_override -compile_LD_inits -enable_recursion -case_to_shifter -new_mux_flow -new_rom_flow -latch_mux_opt -exemplar_eval 1  -infer_swp_ram -extended_iftocase -no_cross_share -localblock_hierref -infer_nary_op -bundle_instances -max_loop_cnt 5000  -fpga_technology xcv2p  -crtl_case_path 2  -rom_extensions -new_ram_flow -fast_partition -translucent_ps -aggressive_if2case -fsm_bin_heur_one -lower_enum_break 5  -thru_reg_or_opt -compile_celldefines -generic_shine_thru -acceptance_level medium  -mux_factor_opt -ctrl_mux_flat never  -new_or_simplify -muxnn_cond_opt -state_space_opt -max_mesg_count 10000  -relaxed_mem_checks -enable_eval_free -crossscope_hier_ref -xilinx_tech_map -do_expression_opt -enable_stmt_opt -new_mux_costing -fsm_opt_thru_hier -smart_rmv_gendh -infer_priority_dff -muxnn_data_push -disable_svassigncheck -enhanced_messaging -barrel_shifter_opt -infer_1hot_case_op -memory_opt_switch -fsm_opt_thru_func -mux_anded_sel_opt -bind_mem_instances -optimized_vector_read -do_size_based_sorting -dual_edge_ff_support -stop_hetro_sharing -infer_var_shifters -prune_unread_donodes -shifter_trans_opt -enable_time_support -res_share_mux_opt -std_generate_name -preserve_name_case -new_partsel_flow -concat_transform -enable_BHV_messages -support_initial_block -simple_vecwrite_impl -ctrl_sub_prog_flat 1024  -enable_expr_node_del -case_const_sel_opt -extended_uncons_port -precision_port_style -mux_data_path_opt -shifter_pattern_opt -legalize_module_names -block_defparam_support -expanded_hier_control -enable_case_pragmas -lattice_ifelseif_flow -aggressive_ram_flow -inline_flatten_proc -enable_div_macro_opt -state_table_threshold 40  -fsm_thru_unique_funcs -new_xilinx_retiming -share_info_mux_flow -infer_syncasync_mem -do_expression_tree_opt -use_vps_exprtree_flow -enable_res_share_comm -enable_generics_handler -enable_xprobe_info_tx -show_all_elab_errors -enable_nested_interface -new_instance_naming -share_const_port_func -res_share_over_counter -infer_syncsetreset_mem -disable_module_body_freeing -aggressive_inline_subprog -gnd_hanging_terminals -share_mutex_read_ports -support_mult_sync_csa -if_else_if_for_condasgn -across_blk_rom_inference -dont_infer_sel_counters -enable_EEAddressBasedExprEval -hdl_array_name_style %s(%d)  -big_rom_miss_addr_percent 65  -set_evaluated_return_size -infer_latch_from_condops -infer_enable_across_blocks -enable_vhdl_conf_autotop -mid_rom_miss_addr_percent 40  -mid_rom_reduc_lits_percent 10  -create_write_pri_for_mem -enhanced_cross_share_flow -enable_unconstrained_port -enable_arrayof_interface -enable_attrb_string_info -mux_factor_sel_cone_opt -allow_multi_fanout_chier -enable_new_div_macro_opt -no_aggressive_sync_en_ff -omit_const_port_for_proc -aggressive_mux_factor_opt -omit_const_port_for_func -mux_data_path_modgen_l3 -mux_data_path_bufinv_repl -no_tri_for_hanging_output -case_to_shifter_constants -evaluate_decls_in_generates -do_common_input_extraction -no_flatten_dummy_hierarchies -allow_twod_to_oned_memories -hier_delimiter_in_annotations _  -dont_bubble_comparator_inverter -partial_sanity_for_techcells -retain_bbox_param_value_type -enable_new_interface_strategy -mux_data_path_merg_cone_tune -enable_opt_based_on_ff_control -honour_swp_infr_ram_init_val -allow_neg_range_for_leaf_type 
======================================================
