# RISC_V
 Implementaion of single cycle RISC-V processor in verilog and verification using systemverilog and UVM
![msedge_YcIFtFLvCt](https://github.com/youssefamr20/Single-Cycle-RISC_V/assets/57004820/f4a11b48-a287-412b-9e29-cea67f4d56b9)
