<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › dma › ppc4xx › xor.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>xor.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * 440SPe&#39;s XOR engines support header file</span>
<span class="cm"> *</span>
<span class="cm"> * 2006-2009 (C) DENX Software Engineering.</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Yuri Tikhonov &lt;yur@emcraft.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under the term of  the GNU General Public License</span>
<span class="cm"> * version 2. The program licensed &quot;as is&quot; without any warranty of any</span>
<span class="cm"> * kind, whether express or implied.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _PPC440SPE_XOR_H</span>
<span class="cp">#define _PPC440SPE_XOR_H</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cm">/* Number of XOR engines available on the contoller */</span>
<span class="cp">#define XOR_ENGINES_NUM		1</span>

<span class="cm">/* Number of operands supported in the h/w */</span>
<span class="cp">#define XOR_MAX_OPS		16</span>

<span class="cm">/*</span>
<span class="cm"> * XOR Command Block Control Register bits</span>
<span class="cm"> */</span>
<span class="cp">#define XOR_CBCR_LNK_BIT        (1&lt;&lt;31) </span><span class="cm">/* link present */</span><span class="cp"></span>
<span class="cp">#define XOR_CBCR_TGT_BIT        (1&lt;&lt;30) </span><span class="cm">/* target present */</span><span class="cp"></span>
<span class="cp">#define XOR_CBCR_CBCE_BIT       (1&lt;&lt;29) </span><span class="cm">/* command block compete enable */</span><span class="cp"></span>
<span class="cp">#define XOR_CBCR_RNZE_BIT       (1&lt;&lt;28) </span><span class="cm">/* result not zero enable */</span><span class="cp"></span>
<span class="cp">#define XOR_CBCR_XNOR_BIT       (1&lt;&lt;15) </span><span class="cm">/* XOR/XNOR */</span><span class="cp"></span>
<span class="cp">#define XOR_CDCR_OAC_MSK        (0x7F)  </span><span class="cm">/* operand address count */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * XORCore Status Register bits</span>
<span class="cm"> */</span>
<span class="cp">#define XOR_SR_XCP_BIT		(1&lt;&lt;31)	</span><span class="cm">/* core processing */</span><span class="cp"></span>
<span class="cp">#define XOR_SR_ICB_BIT		(1&lt;&lt;17)	</span><span class="cm">/* invalid CB */</span><span class="cp"></span>
<span class="cp">#define XOR_SR_IC_BIT		(1&lt;&lt;16)	</span><span class="cm">/* invalid command */</span><span class="cp"></span>
<span class="cp">#define XOR_SR_IPE_BIT		(1&lt;&lt;15)	</span><span class="cm">/* internal parity error */</span><span class="cp"></span>
<span class="cp">#define XOR_SR_RNZ_BIT		(1&lt;&lt;2)	</span><span class="cm">/* result not Zero */</span><span class="cp"></span>
<span class="cp">#define XOR_SR_CBC_BIT		(1&lt;&lt;1)	</span><span class="cm">/* CB complete */</span><span class="cp"></span>
<span class="cp">#define XOR_SR_CBLC_BIT		(1&lt;&lt;0)	</span><span class="cm">/* CB list complete */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * XORCore Control Set and Reset Register bits</span>
<span class="cm"> */</span>
<span class="cp">#define XOR_CRSR_XASR_BIT	(1&lt;&lt;31)	</span><span class="cm">/* soft reset */</span><span class="cp"></span>
<span class="cp">#define XOR_CRSR_XAE_BIT	(1&lt;&lt;30)	</span><span class="cm">/* enable */</span><span class="cp"></span>
<span class="cp">#define XOR_CRSR_RCBE_BIT	(1&lt;&lt;29)	</span><span class="cm">/* refetch CB enable */</span><span class="cp"></span>
<span class="cp">#define XOR_CRSR_PAUS_BIT	(1&lt;&lt;28)	</span><span class="cm">/* pause */</span><span class="cp"></span>
<span class="cp">#define XOR_CRSR_64BA_BIT	(1&lt;&lt;27) </span><span class="cm">/* 64/32 CB format */</span><span class="cp"></span>
<span class="cp">#define XOR_CRSR_CLP_BIT	(1&lt;&lt;25)	</span><span class="cm">/* continue list processing */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * XORCore Interrupt Enable Register</span>
<span class="cm"> */</span>
<span class="cp">#define XOR_IE_ICBIE_BIT	(1&lt;&lt;17)	</span><span class="cm">/* Invalid Command Block IRQ Enable */</span><span class="cp"></span>
<span class="cp">#define XOR_IE_ICIE_BIT		(1&lt;&lt;16)	</span><span class="cm">/* Invalid Command IRQ Enable */</span><span class="cp"></span>
<span class="cp">#define XOR_IE_RPTIE_BIT	(1&lt;&lt;14)	</span><span class="cm">/* Read PLB Timeout Error IRQ Enable */</span><span class="cp"></span>
<span class="cp">#define XOR_IE_CBCIE_BIT	(1&lt;&lt;1)	</span><span class="cm">/* CB complete interrupt enable */</span><span class="cp"></span>
<span class="cp">#define XOR_IE_CBLCI_BIT	(1&lt;&lt;0)	</span><span class="cm">/* CB list complete interrupt enable */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * XOR Accelerator engine Command Block Type</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">xor_cb</span> <span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Basic 64-bit format XOR CB (Table 19-1, p.463, 440spe_um_1_22.pdf)</span>
<span class="cm">	 */</span>
	<span class="n">u32</span>	<span class="n">cbc</span><span class="p">;</span>		<span class="cm">/* control */</span>
	<span class="n">u32</span>	<span class="n">cbbc</span><span class="p">;</span>		<span class="cm">/* byte count */</span>
	<span class="n">u32</span>	<span class="n">cbs</span><span class="p">;</span>		<span class="cm">/* status */</span>
	<span class="n">u8</span>	<span class="n">pad0</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>	<span class="cm">/* reserved */</span>
	<span class="n">u32</span>	<span class="n">cbtah</span><span class="p">;</span>		<span class="cm">/* target address high */</span>
	<span class="n">u32</span>	<span class="n">cbtal</span><span class="p">;</span>		<span class="cm">/* target address low */</span>
	<span class="n">u32</span>	<span class="n">cblah</span><span class="p">;</span>		<span class="cm">/* link address high */</span>
	<span class="n">u32</span>	<span class="n">cblal</span><span class="p">;</span>		<span class="cm">/* link address low */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">h</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">l</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">packed</span><span class="p">))</span> <span class="n">ops</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="cm">/*</span>
<span class="cm"> * XOR hardware registers Table 19-3, UM 1.22</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">xor_regs</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">op_ar</span><span class="p">[</span><span class="mi">16</span><span class="p">][</span><span class="mi">2</span><span class="p">];</span>	<span class="cm">/* operand address[0]-high,[1]-low registers */</span>
	<span class="n">u8</span>	<span class="n">pad0</span><span class="p">[</span><span class="mi">352</span><span class="p">];</span>	<span class="cm">/* reserved */</span>
	<span class="n">u32</span>	<span class="n">cbcr</span><span class="p">;</span>		<span class="cm">/* CB control register */</span>
	<span class="n">u32</span>	<span class="n">cbbcr</span><span class="p">;</span>		<span class="cm">/* CB byte count register */</span>
	<span class="n">u32</span>	<span class="n">cbsr</span><span class="p">;</span>		<span class="cm">/* CB status register */</span>
	<span class="n">u8</span>	<span class="n">pad1</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>	<span class="cm">/* reserved */</span>
	<span class="n">u32</span>	<span class="n">cbtahr</span><span class="p">;</span>		<span class="cm">/* operand target address high register */</span>
	<span class="n">u32</span>	<span class="n">cbtalr</span><span class="p">;</span>		<span class="cm">/* operand target address low register */</span>
	<span class="n">u32</span>	<span class="n">cblahr</span><span class="p">;</span>		<span class="cm">/* CB link address high register */</span>
	<span class="n">u32</span>	<span class="n">cblalr</span><span class="p">;</span>		<span class="cm">/* CB link address low register */</span>
	<span class="n">u32</span>	<span class="n">crsr</span><span class="p">;</span>		<span class="cm">/* control set register */</span>
	<span class="n">u32</span>	<span class="n">crrr</span><span class="p">;</span>		<span class="cm">/* control reset register */</span>
	<span class="n">u32</span>	<span class="n">ccbahr</span><span class="p">;</span>		<span class="cm">/* current CB address high register */</span>
	<span class="n">u32</span>	<span class="n">ccbalr</span><span class="p">;</span>		<span class="cm">/* current CB address low register */</span>
	<span class="n">u32</span>	<span class="n">plbr</span><span class="p">;</span>		<span class="cm">/* PLB configuration register */</span>
	<span class="n">u32</span>	<span class="n">ier</span><span class="p">;</span>		<span class="cm">/* interrupt enable register */</span>
	<span class="n">u32</span>	<span class="n">pecr</span><span class="p">;</span>		<span class="cm">/* parity error count register */</span>
	<span class="n">u32</span>	<span class="n">sr</span><span class="p">;</span>		<span class="cm">/* status register */</span>
	<span class="n">u32</span>	<span class="n">revidr</span><span class="p">;</span>		<span class="cm">/* revision ID register */</span>
<span class="p">};</span>

<span class="cp">#endif </span><span class="cm">/* _PPC440SPE_XOR_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
