$ Spice netlist generated by v2lvs
$ v2012.4_25.21    Tue Dec 11 17:49:04 PST 2012

.inc "/rnda2/Project/PV2109K/Analog/lvs/top/isp/dly_func_150805a.cdl"
.inc "/rnda2/Project/PV2109K/Analog/lvs/top/pv2109k2_20160825/sc_LVT.spi"
.inc "/rnda2/Project/PV2109K/Analog/lvs/top/pv2109k2_20160825/TPS65ISC2_MEMORY-P487.spi"
.inc "/rnda2/Project/PV2109K/Analog/lvs/top/isp/io_33V_I2C_rev10.spi"
.inc "/rnda2/Project/PV2109K/Analog/lvs/top/isp/io_33V_OSC.spi"
.inc "/rnda2/Project/PV2109K/Analog/lvs/top/isp/sub_blk_gds_160220a.cdl"
.inc "/rnda2/Project/PV2109K/Analog/lvs/top/pv2109k2_20160825/ANALOG_CORE_PV2109K2.net"
.inc "/rnda2/Project/PV2109K/Analog/lvs/top/pv2109k1/PV2109K1_NCP_PAD.cdl"
.inc "/rnda2/Project/PV2109K/Analog/lvs/top/pv2109k2_20160825/pv2109k_core_gds_160203a.net"
.inc "/rnda2/Project/PV2109K/Analog/lvs/top/pv2109k1/io_33V_rev11.spi"
.inc "/rnda2/Project/PV2109K/Analog/lvs/top/pv2109k2_20160825/TPS65ISC2_P702-ROM_REV2.spi"

*.SUBCKT PV2109K2_TOP SCL_PAD X2_PAD X1_PAD MISO_PAD TE_PAD CADDR_PAD RSTB_PAD 
*+ STDBY_PAD MOSI_PAD CSB_PAD INT_PAD MIRS0_PAD MIRS1_PAD IRIS_PAD LEDCTRL_PAD 
*+ SDA_PAD DY6_PAD DY7_PAD DY8_PAD DY9_PAD HSYNC_PAD VSYNC_PAD PCLK_PAD SCK_PAD 
*+ DC8_PAD DC9_PAD DY0_PAD DY1_PAD DY2_PAD DY3_PAD DY4_PAD DY5_PAD DC0_PAD 
*+ DC1_PAD DC2_PAD DC3_PAD DC4_PAD DC5_PAD DC6_PAD DC7_PAD
*+ VDDA_IN VDDR_IN VDDC_IN VDDPLL_IN VDDD_IN VDDH_IN VDDS_IN 
*+ GNDA_IN GNDR_IN GNDC_IN GNDPLL_IN GNDD_IN
*+ VREFP_PAD VREFN_PAD OSD_PAD CP_PAD CN_PAD ISIN_PAD REXT_PAD

XU_smppclk_dly_ctrl1 dly_smppclk_v2 $PINS dly_sel[2]=smppclk_dly_ctrl1[2] 
+ dly_sel[1]=smppclk_dly_ctrl1[1] dly_sel[0]=smppclk_dly_ctrl1[0] 
+ i_pad=smppclk_t_pad_O o_pad=dly1_smppclk_t_pad_O 

.inc "./analog_pin.cdl"


XU_dac_fifo dac_fifo $PINS dac_rd_dat[9]=dac_fifo_data_O[9] 
+ dac_rd_dat[8]=dac_fifo_data_O[8] dac_rd_dat[7]=dac_fifo_data_O[7] 
+ dac_rd_dat[6]=dac_fifo_data_O[6] dac_rd_dat[5]=dac_fifo_data_O[5] 
+ dac_rd_dat[4]=dac_fifo_data_O[4] dac_rd_dat[3]=dac_fifo_data_O[3] 
+ dac_rd_dat[2]=dac_fifo_data_O[2] dac_rd_dat[1]=dac_fifo_data_O[1] 
+ dac_rd_dat[0]=dac_fifo_data_O[0] wr_dat[9]=dac_fifo_wdat_O[9] 
+ wr_dat[8]=dac_fifo_wdat_O[8] wr_dat[7]=dac_fifo_wdat_O[7] 
+ wr_dat[6]=dac_fifo_wdat_O[6] wr_dat[5]=dac_fifo_wdat_O[5] 
+ wr_dat[4]=dac_fifo_wdat_O[4] wr_dat[3]=dac_fifo_wdat_O[3] 
+ wr_dat[2]=dac_fifo_wdat_O[2] wr_dat[1]=dac_fifo_wdat_O[1] 
+ wr_dat[0]=dac_fifo_wdat_O[0] rstb_wrclk=dac_fifo_rstb_O 
+ rstb_rdclk=dac_fifo_rstb_O dac_monitor[9]=dac_fifo_mtr_I[9] 
+ dac_monitor[8]=dac_fifo_mtr_I[8] dac_monitor[7]=dac_fifo_mtr_I[7] 
+ dac_monitor[6]=dac_fifo_mtr_I[6] dac_monitor[5]=dac_fifo_mtr_I[5] 
+ dac_monitor[4]=dac_fifo_mtr_I[4] dac_monitor[3]=dac_fifo_mtr_I[3] 
+ dac_monitor[2]=dac_fifo_mtr_I[2] dac_monitor[1]=dac_fifo_mtr_I[1] 
+ dac_monitor[0]=dac_fifo_mtr_I[0] dac_fifo_test=dac_fifo_test_O[0] 
+ show_ahead=dac_fifo_test_O[1] rd_clk=pllout_I wr_clk=dac_fifo_wr_clk_O 

Xcore pv2109k_core $PINS rstb_pad_I=rstb_pad_I 
+ scan_in_pad_I[10]=scan_in_pad_I[10] scan_in_pad_I[9]=scan_in_pad_I[9] 
+ scan_in_pad_I[8]=scan_in_pad_I[8] scan_in_pad_I[7]=scan_in_pad_I[7] 
+ scan_in_pad_I[6]=scan_in_pad_I[6] scan_in_pad_I[5]=scan_in_pad_I[5] 
+ scan_in_pad_I[4]=scan_in_pad_I[4] scan_in_pad_I[3]=scan_in_pad_I[3] 
+ scan_in_pad_I[2]=scan_in_pad_I[2] scan_in_pad_I[1]=scan_in_pad_I[1] 
+ scan_in_pad_I[0]=scan_in_pad_I[0] mirs_pad_O[1]=mirs_pad_O[1] 
+ mirs_pad_O[0]=mirs_pad_O[0] pclk_delay_pad_O[2]=pclk_delay_pad_O[2] 
+ pclk_delay_pad_O[1]=pclk_delay_pad_O[1] pclk_delay_pad_O[0]=pclk_delay_pad_O[0] 
+ isp_data_pad_C_O[9]=isp_data_pad_C_O[9] isp_data_pad_C_O[8]=isp_data_pad_C_O[8] 
+ isp_data_pad_C_O[7]=isp_data_pad_C_O[7] isp_data_pad_C_O[6]=isp_data_pad_C_O[6] 
+ isp_data_pad_C_O[5]=isp_data_pad_C_O[5] isp_data_pad_C_O[4]=isp_data_pad_C_O[4] 
+ isp_data_pad_C_O[3]=isp_data_pad_C_O[3] isp_data_pad_C_O[2]=isp_data_pad_C_O[2] 
+ isp_data_pad_C_O[1]=isp_data_pad_C_O[1] isp_data_pad_C_O[0]=isp_data_pad_C_O[0] 
+ smppclk_dly_ctrl1[2]=smppclk_dly_ctrl1[2] 
+ smppclk_dly_ctrl1[1]=smppclk_dly_ctrl1[1] 
+ smppclk_dly_ctrl1[0]=smppclk_dly_ctrl1[0] 
+ isp_data_pad_Y_O[9]=isp_data_pad_Y_O[9] isp_data_pad_Y_O[8]=isp_data_pad_Y_O[8] 
+ isp_data_pad_Y_O[7]=isp_data_pad_Y_O[7] isp_data_pad_Y_O[6]=isp_data_pad_Y_O[6] 
+ isp_data_pad_Y_O[5]=isp_data_pad_Y_O[5] isp_data_pad_Y_O[4]=isp_data_pad_Y_O[4] 
+ isp_data_pad_Y_O[3]=isp_data_pad_Y_O[3] isp_data_pad_Y_O[2]=isp_data_pad_Y_O[2] 
+ isp_data_pad_Y_O[1]=isp_data_pad_Y_O[1] isp_data_pad_Y_O[0]=isp_data_pad_Y_O[0] 
+ smppclk_dly_ctrl3[2]=smppclk_dly_ctrl3[2] 
+ smppclk_dly_ctrl3[1]=smppclk_dly_ctrl3[1] 
+ smppclk_dly_ctrl3[0]=smppclk_dly_ctrl3[0] 
+ smppclk_dly_ctrl4[2]=smppclk_dly_ctrl4[2] 
+ smppclk_dly_ctrl4[1]=smppclk_dly_ctrl4[1] 
+ smppclk_dly_ctrl4[0]=smppclk_dly_ctrl4[0] 
+ smppclk_dly_ctrl5[2]=smppclk_dly_ctrl5[2] 
+ smppclk_dly_ctrl5[1]=smppclk_dly_ctrl5[1] 
+ smppclk_dly_ctrl5[0]=smppclk_dly_ctrl5[0] 
+ smppclk_dly_ctrl6[2]=smppclk_dly_ctrl6[2] 
+ smppclk_dly_ctrl6[1]=smppclk_dly_ctrl6[1] 
+ smppclk_dly_ctrl6[0]=smppclk_dly_ctrl6[0] 
+ smppclk_dly_ctrl2[2]=smppclk_dly_ctrl2[2] 
+ smppclk_dly_ctrl2[1]=smppclk_dly_ctrl2[1] 
+ smppclk_dly_ctrl2[0]=smppclk_dly_ctrl2[0] sr_start_I[1]=sr_start_I[1] 
+ sr_start_I[0]=sr_start_I[0] sr_stop_I[1]=sr_stop_I[1] sr_stop_I[0]=sr_stop_I[0] 

+ revnumber_I[7]=rev_low revnumber_I[6]=rev_low 
+ revnumber_I[5]=rev_high revnumber_I[4]=rev_low 
+ revnumber_I[3]=rev_low revnumber_I[2]=rev_low 
+ revnumber_I[1]=rev_high revnumber_I[0]=rev_high

+ smppclk_dly_ctrl7[2]=smppclk_dly_ctrl7[2] 
+ smppclk_dly_ctrl7[1]=smppclk_dly_ctrl7[1] 
+ smppclk_dly_ctrl7[0]=smppclk_dly_ctrl7[0] 

+ pixel_chipaddr_I[5]=rev_low pixel_chipaddr_I[4]=rev_high 
+ pixel_chipaddr_I[3]=rev_high pixel_chipaddr_I[2]=rev_low 
+ pixel_chipaddr_I[1]=rev_low pixel_chipaddr_I[0]=rev_high 

+ adcdata_a_I[10]=adcdata_a_I[10] adcdata_a_I[9]=adcdata_a_I[9] 
+ adcdata_a_I[8]=adcdata_a_I[8] adcdata_a_I[7]=adcdata_a_I[7] 
+ adcdata_a_I[6]=adcdata_a_I[6] adcdata_a_I[5]=adcdata_a_I[5] 
+ adcdata_a_I[4]=adcdata_a_I[4] adcdata_a_I[3]=adcdata_a_I[3] 
+ adcdata_a_I[2]=adcdata_a_I[2] adcdata_a_I[1]=adcdata_a_I[1] 
+ adcdata_a_I[0]=adcdata_a_I[0] adcdata_c_I[10]=adcdata_c_I[10] 
+ adcdata_c_I[9]=adcdata_c_I[9] adcdata_c_I[8]=adcdata_c_I[8] 
+ adcdata_c_I[7]=adcdata_c_I[7] adcdata_c_I[6]=adcdata_c_I[6] 
+ adcdata_c_I[5]=adcdata_c_I[5] adcdata_c_I[4]=adcdata_c_I[4] 
+ adcdata_c_I[3]=adcdata_c_I[3] adcdata_c_I[2]=adcdata_c_I[2] 
+ adcdata_c_I[1]=adcdata_c_I[1] adcdata_c_I[0]=adcdata_c_I[0] 
+ adcdata_b_I[10]=adcdata_b_I[10] adcdata_b_I[9]=adcdata_b_I[9] 
+ adcdata_b_I[8]=adcdata_b_I[8] adcdata_b_I[7]=adcdata_b_I[7] 
+ adcdata_b_I[6]=adcdata_b_I[6] adcdata_b_I[5]=adcdata_b_I[5] 
+ adcdata_b_I[4]=adcdata_b_I[4] adcdata_b_I[3]=adcdata_b_I[3] 
+ adcdata_b_I[2]=adcdata_b_I[2] adcdata_b_I[1]=adcdata_b_I[1] 
+ adcdata_b_I[0]=adcdata_b_I[0] adcdata_d_I[10]=adcdata_d_I[10] 
+ adcdata_d_I[9]=adcdata_d_I[9] adcdata_d_I[8]=adcdata_d_I[8] 
+ adcdata_d_I[7]=adcdata_d_I[7] adcdata_d_I[6]=adcdata_d_I[6] 
+ adcdata_d_I[5]=adcdata_d_I[5] adcdata_d_I[4]=adcdata_d_I[4] 
+ adcdata_d_I[3]=adcdata_d_I[3] adcdata_d_I[2]=adcdata_d_I[2] 
+ adcdata_d_I[1]=adcdata_d_I[1] adcdata_d_I[0]=adcdata_d_I[0] 
+ ramp_nc_trim_O[5]=ramp_nc_trim_O[5] ramp_nc_trim_O[4]=ramp_nc_trim_O[4] 
+ ramp_nc_trim_O[3]=ramp_nc_trim_O[3] ramp_nc_trim_O[2]=ramp_nc_trim_O[2] 
+ ramp_nc_trim_O[1]=ramp_nc_trim_O[1] ramp_nc_trim_O[0]=ramp_nc_trim_O[0] 
+ storedrv_O[1]=storedrv_O[1] storedrv_O[0]=storedrv_O[0] 
+ storedrvb_O[1]=storedrvb_O[1] storedrvb_O[0]=storedrvb_O[0] 
+ sampledrv_O[1]=sampledrv_O[1] sampledrv_O[0]=sampledrv_O[0] 

+ split_sel_I[1]=rev_low split_sel_I[0]=rev_high

+ limiter_trim_O[5]=limiter_trim_O[5] limiter_trim_O[4]=limiter_trim_O[4] 
+ limiter_trim_O[3]=limiter_trim_O[3] limiter_trim_O[2]=limiter_trim_O[2] 
+ limiter_trim_O[1]=limiter_trim_O[1] limiter_trim_O[0]=limiter_trim_O[0] 
+ ablc_step_con_O[2]=ablc_step_con_O[2] ablc_step_con_O[1]=ablc_step_con_O[1] 
+ ablc_step_con_O[0]=ablc_step_con_O[0] rampbufbias_O[1]=rampbufbias_O[1] 
+ rampbufbias_O[0]=rampbufbias_O[0] sampledrvb_O[1]=sampledrvb_O[1] 
+ sampledrvb_O[0]=sampledrvb_O[0] ana_bgr_sel_O[7]=ana_bgr_sel_O[7] 
+ ana_bgr_sel_O[6]=ana_bgr_sel_O[6] ana_bgr_sel_O[5]=ana_bgr_sel_O[5] 
+ ana_bgr_sel_O[4]=ana_bgr_sel_O[4] ana_bgr_sel_O[3]=ana_bgr_sel_O[3] 
+ ana_bgr_sel_O[2]=ana_bgr_sel_O[2] ana_bgr_sel_O[1]=ana_bgr_sel_O[1] 
+ ana_bgr_sel_O[0]=ana_bgr_sel_O[0] txdrv_clkctrl_O[1]=txdrv_clkctrl_O[1] 
+ txdrv_clkctrl_O[0]=txdrv_clkctrl_O[0] range_sel_O[5]=range_sel_O[5] 
+ range_sel_O[4]=range_sel_O[4] range_sel_O[3]=range_sel_O[3] 
+ range_sel_O[2]=range_sel_O[2] range_sel_O[1]=range_sel_O[1] 
+ range_sel_O[0]=range_sel_O[0] txreg_ldol_O[4]=txreg_ldol_O[4] 
+ txreg_ldol_O[3]=txreg_ldol_O[3] txreg_ldol_O[2]=txreg_ldol_O[2] 
+ txreg_ldol_O[1]=txreg_ldol_O[1] txreg_ldol_O[0]=txreg_ldol_O[0] 
+ rxfall_bias_O[2]=rxfall_bias_O[2] rxfall_bias_O[1]=rxfall_bias_O[1] 
+ rxfall_bias_O[0]=rxfall_bias_O[0] txreg_cpl_O[4]=txreg_cpl_O[4] 
+ txreg_cpl_O[3]=txreg_cpl_O[3] txreg_cpl_O[2]=txreg_cpl_O[2] 
+ txreg_cpl_O[1]=txreg_cpl_O[1] txreg_cpl_O[0]=txreg_cpl_O[0] 
+ txfall_bias_O[2]=txfall_bias_O[2] txfall_bias_O[1]=txfall_bias_O[1] 
+ txfall_bias_O[0]=txfall_bias_O[0] txh_drv_O[2]=txh_drv_O[2] 
+ txh_drv_O[1]=txh_drv_O[1] txh_drv_O[0]=txh_drv_O[0] txl_drv_O[2]=txl_drv_O[2] 
+ txl_drv_O[1]=txl_drv_O[1] txl_drv_O[0]=txl_drv_O[0] 
+ pixelbias_O[3]=pixelbias_O[3] pixelbias_O[2]=pixelbias_O[2] 
+ pixelbias_O[1]=pixelbias_O[1] pixelbias_O[0]=pixelbias_O[0] 
+ band_trim_O[2]=band_trim_O[2] band_trim_O[1]=band_trim_O[1] 
+ band_trim_O[0]=band_trim_O[0] compbias_O[4]=compbias_O[4] 
+ compbias_O[3]=compbias_O[3] compbias_O[2]=compbias_O[2] 
+ compbias_O[1]=compbias_O[1] compbias_O[0]=compbias_O[0] 
+ ramp_shift_O[2]=ramp_shift_O[2] ramp_shift_O[1]=ramp_shift_O[1] 
+ ramp_shift_O[0]=ramp_shift_O[0] globalgainb_O[6]=globalgainb_O[6] 
+ globalgainb_O[5]=globalgainb_O[5] globalgainb_O[4]=globalgainb_O[4] 
+ globalgainb_O[3]=globalgainb_O[3] globalgainb_O[2]=globalgainb_O[2] 
+ globalgainb_O[1]=globalgainb_O[1] globalgainb_O[0]=globalgainb_O[0] 
+ ablc_ramp_con_O[6]=ablc_ramp_con_O[6] ablc_ramp_con_O[5]=ablc_ramp_con_O[5] 
+ ablc_ramp_con_O[4]=ablc_ramp_con_O[4] ablc_ramp_con_O[3]=ablc_ramp_con_O[3] 
+ ablc_ramp_con_O[2]=ablc_ramp_con_O[2] ablc_ramp_con_O[1]=ablc_ramp_con_O[1] 
+ ablc_ramp_con_O[0]=ablc_ramp_con_O[0] rampcount_O[9]=rampcount_O[9] 
+ rampcount_O[8]=rampcount_O[8] rampcount_O[7]=rampcount_O[7] 
+ rampcount_O[6]=rampcount_O[6] rampcount_O[5]=rampcount_O[5] 
+ rampcount_O[4]=rampcount_O[4] rampcount_O[3]=rampcount_O[3] 
+ rampcount_O[2]=rampcount_O[2] rampcount_O[1]=rampcount_O[1] 
+ rampcount_O[0]=rampcount_O[0] col_addr_O[11]=col_addr_O[11] 
+ col_addr_O[10]=col_addr_O[10] col_addr_O[9]=col_addr_O[9] 
+ col_addr_O[8]=col_addr_O[8] col_addr_O[7]=col_addr_O[7] 
+ col_addr_O[6]=col_addr_O[6] col_addr_O[5]=col_addr_O[5] 
+ col_addr_O[4]=col_addr_O[4] col_addr_O[3]=col_addr_O[3] 
+ col_addr_O[2]=col_addr_O[2] col_addr_O[1]=col_addr_O[1] 
+ col_addr_O[0]=col_addr_O[0] col_addrb_O[11]=col_addrb_O[11] 
+ col_addrb_O[10]=col_addrb_O[10] col_addrb_O[9]=col_addrb_O[9] 
+ col_addrb_O[8]=col_addrb_O[8] col_addrb_O[7]=col_addrb_O[7] 
+ col_addrb_O[6]=col_addrb_O[6] col_addrb_O[5]=col_addrb_O[5] 
+ col_addrb_O[4]=col_addrb_O[4] col_addrb_O[3]=col_addrb_O[3] 
+ col_addrb_O[2]=col_addrb_O[2] col_addrb_O[1]=col_addrb_O[1] 
+ col_addrb_O[0]=col_addrb_O[0] rs_addr_O[10]=rs_addr_O[10] 
+ rs_addr_O[9]=rs_addr_O[9] rs_addr_O[8]=rs_addr_O[8] rs_addr_O[7]=rs_addr_O[7] 
+ rs_addr_O[6]=rs_addr_O[6] rs_addr_O[5]=rs_addr_O[5] rs_addr_O[4]=rs_addr_O[4] 
+ rs_addr_O[3]=rs_addr_O[3] rs_addr_O[2]=rs_addr_O[2] rs_addr_O[1]=rs_addr_O[1] 
+ rs_addr_O[0]=rs_addr_O[0] dac_load_O[1]=dac_load_O[1] 
+ dac_load_O[0]=dac_load_O[0] ls_addr_O[10]=ls_addr_O[10] 
+ ls_addr_O[9]=ls_addr_O[9] ls_addr_O[8]=ls_addr_O[8] ls_addr_O[7]=ls_addr_O[7] 
+ ls_addr_O[6]=ls_addr_O[6] ls_addr_O[5]=ls_addr_O[5] ls_addr_O[4]=ls_addr_O[4] 
+ ls_addr_O[3]=ls_addr_O[3] ls_addr_O[2]=ls_addr_O[2] ls_addr_O[1]=ls_addr_O[1] 
+ ls_addr_O[0]=ls_addr_O[0] dac_fs_ctrl_O[5]=dac_fs_ctrl_O[5] 
+ dac_fs_ctrl_O[4]=dac_fs_ctrl_O[4] dac_fs_ctrl_O[3]=dac_fs_ctrl_O[3] 
+ dac_fs_ctrl_O[2]=dac_fs_ctrl_O[2] dac_fs_ctrl_O[1]=dac_fs_ctrl_O[1] 
+ dac_fs_ctrl_O[0]=dac_fs_ctrl_O[0] dac_fifo_wdat_O[9]=dac_fifo_wdat_O[9] 
+ dac_fifo_wdat_O[8]=dac_fifo_wdat_O[8] dac_fifo_wdat_O[7]=dac_fifo_wdat_O[7] 
+ dac_fifo_wdat_O[6]=dac_fifo_wdat_O[6] dac_fifo_wdat_O[5]=dac_fifo_wdat_O[5] 
+ dac_fifo_wdat_O[4]=dac_fifo_wdat_O[4] dac_fifo_wdat_O[3]=dac_fifo_wdat_O[3] 
+ dac_fifo_wdat_O[2]=dac_fifo_wdat_O[2] dac_fifo_wdat_O[1]=dac_fifo_wdat_O[1] 
+ dac_fifo_wdat_O[0]=dac_fifo_wdat_O[0] dac_fifo_mtr_I[9]=dac_fifo_mtr_I[9] 
+ dac_fifo_mtr_I[8]=dac_fifo_mtr_I[8] dac_fifo_mtr_I[7]=dac_fifo_mtr_I[7] 
+ dac_fifo_mtr_I[6]=dac_fifo_mtr_I[6] dac_fifo_mtr_I[5]=dac_fifo_mtr_I[5] 
+ dac_fifo_mtr_I[4]=dac_fifo_mtr_I[4] dac_fifo_mtr_I[3]=dac_fifo_mtr_I[3] 
+ dac_fifo_mtr_I[2]=dac_fifo_mtr_I[2] dac_fifo_mtr_I[1]=dac_fifo_mtr_I[1] 
+ dac_fifo_mtr_I[0]=dac_fifo_mtr_I[0] dac_bgrcon_15_O[2]=dac_bgrcon_15_O[2] 
+ dac_bgrcon_15_O[1]=dac_bgrcon_15_O[1] dac_bgrcon_15_O[0]=dac_bgrcon_15_O[0] 
+ dac_fifo_test_O[1]=dac_fifo_test_O[1] dac_fifo_test_O[0]=dac_fifo_test_O[0] 
+ vo_ctrl_O[5]=vo_ctrl_O[5] vo_ctrl_O[4]=vo_ctrl_O[4] vo_ctrl_O[3]=vo_ctrl_O[3] 
+ vo_ctrl_O[2]=vo_ctrl_O[2] vo_ctrl_O[1]=vo_ctrl_O[1] vo_ctrl_O[0]=vo_ctrl_O[0] 
+ vl_ctrl_O[2]=vl_ctrl_O[2] vl_ctrl_O[1]=vl_ctrl_O[1] vl_ctrl_O[0]=vl_ctrl_O[0] 
+ dac_bgrcon_t_15_O[2]=dac_bgrcon_t_15_O[2] 
+ dac_bgrcon_t_15_O[1]=dac_bgrcon_t_15_O[1] 
+ dac_bgrcon_t_15_O[0]=dac_bgrcon_t_15_O[0] pll_main_cnt_O[5]=pll_main_cnt_O[5] 
+ pll_main_cnt_O[4]=pll_main_cnt_O[4] pll_main_cnt_O[3]=pll_main_cnt_O[3] 
+ pll_main_cnt_O[2]=pll_main_cnt_O[2] pll_main_cnt_O[1]=pll_main_cnt_O[1] 
+ pll_main_cnt_O[0]=pll_main_cnt_O[0] vh_ctrl_O[2]=vh_ctrl_O[2] 
+ vh_ctrl_O[1]=vh_ctrl_O[1] vh_ctrl_O[0]=vh_ctrl_O[0] pll_icp_O[2]=pll_icp_O[2] 
+ pll_icp_O[1]=pll_icp_O[1] pll_icp_O[0]=pll_icp_O[0] pll_ivco_O[2]=pll_ivco_O[2] 
+ pll_ivco_O[1]=pll_ivco_O[1] pll_ivco_O[0]=pll_ivco_O[0] vsync_pad_I=vsync_pad_I 
+ hsync_pad_I=hsync_pad_I pll_ref_cnt_O[4]=pll_ref_cnt_O[4] 
+ pll_ref_cnt_O[3]=pll_ref_cnt_O[3] pll_ref_cnt_O[2]=pll_ref_cnt_O[2] 
+ pll_ref_cnt_O[1]=pll_ref_cnt_O[1] pll_ref_cnt_O[0]=pll_ref_cnt_O[0] 
+ stdby_pad_I=stdby_pad_I scl_pad_I=scl_pad_I sda_pad_I=sda_pad_I 
+ te_pad_I=te_pad_I mclk_pad_I=mclk_pad_I pllout_I=pllout_I 
+ comp_blk_ref_I=comp_blk_ref_I 

+ opt_cvi_en_I=rev_high opt_tvi_en_I=rev_high opt_ahd_en_I=rev_high 

+ txclk_monitor_I=txclk_monitor_I osd_out_I=osd_out_I por_out_I=por_out_I 
+ scan_mode_t_pad_O=scan_mode_t_pad_O scan_mode_r_pad_O=scan_mode_r_pad_O 
+ scan_mode_b_pad_O=scan_mode_b_pad_O hsync_pad_oen_O=hsync_pad_oen_O 
+ vsync_pad_oen_O=vsync_pad_oen_O pclk_pad_oen_O=pclk_pad_oen_O 
+ spidi_pad_I=spidi_pad_I pad_chipaddr_I=pad_chipaddr_I 
+ dy7_pad_oen_O=dy7_pad_oen_O dy6_pad_oen_O=dy6_pad_oen_O 
+ dy5_pad_oen_O=dy5_pad_oen_O dy4_pad_oen_O=dy4_pad_oen_O 
+ dy3_pad_oen_O=dy3_pad_oen_O dy2_pad_oen_O=dy2_pad_oen_O sda_pad_O=sda_pad_O 
+ scl_pad_O=scl_pad_O dc9_pad_oen_O=dc9_pad_oen_O dc8_pad_oen_O=dc8_pad_oen_O 
+ dc7_pad_oen_O=dc7_pad_oen_O dc6_pad_oen_O=dc6_pad_oen_O 
+ dc5_pad_oen_O=dc5_pad_oen_O dc4_pad_oen_O=dc4_pad_oen_O 
+ dy9_pad_oen_O=dy9_pad_oen_O dy8_pad_oen_O=dy8_pad_oen_O 
+ dc1_pad_oen_O=dc1_pad_oen_O dc0_pad_oen_O=dc0_pad_oen_O 
+ vsync_pad_ie_O=vsync_pad_ie_O hsync_pad_ie_O=hsync_pad_ie_O 
+ dy9_pad_ie_O=dy9_pad_ie_O dy8_pad_ie_O=dy8_pad_ie_O dy1_pad_oen_O=dy1_pad_oen_O 
+ motion_pad_oen_O=motion_pad_oen_O dy5_pad_ie_O=dy5_pad_ie_O 
+ dy4_pad_ie_O=dy4_pad_ie_O dy3_pad_ie_O=dy3_pad_ie_O dy2_pad_ie_O=dy2_pad_ie_O 
+ dy1_pad_ie_O=dy1_pad_ie_O dy0_pad_ie_O=dy0_pad_ie_O dc3_pad_oen_O=dc3_pad_oen_O 
+ dc2_pad_oen_O=dc2_pad_oen_O dc7_pad_ie_O=dc7_pad_ie_O dc6_pad_ie_O=dc6_pad_ie_O 
+ dc5_pad_ie_O=dc5_pad_ie_O dc4_pad_ie_O=dc4_pad_ie_O dc3_pad_ie_O=dc3_pad_ie_O 
+ dc2_pad_ie_O=dc2_pad_ie_O dy7_pad_ie_O=dy7_pad_ie_O dy6_pad_ie_O=dy6_pad_ie_O 
+ smppclk_pad_O=smppclk_pad_O smppclk_b_pad_O=smppclk_b_pad_O 
+ smppclk_t_pad_O=smppclk_t_pad_O osc_pad_oen_O=osc_pad_oen_O 
+ osc_pad_ie_O=osc_pad_ie_O osc_drv_pad_O=osc_drv_pad_O dc9_pad_ie_O=dc9_pad_ie_O 
+ dc8_pad_ie_O=dc8_pad_ie_O ledctrl_pad_O=ledctrl_pad_O iris_pad_O=iris_pad_O 
+ iris_pad_oen_O=iris_pad_oen_O iris_pad_drv_O=iris_pad_drv_O 
+ mirs_pad_oen_O=mirs_pad_oen_O mirs_pad_drv_O=mirs_pad_drv_O 
+ dc1_pad_ie_O=dc1_pad_ie_O dc0_pad_ie_O=dc0_pad_ie_O int_pad_drv_O=int_pad_drv_O 
+ spics_pad_O=spics_pad_O spiclk_pad_O=spiclk_pad_O spido_pad_O=spido_pad_O 
+ spi_pad_oen_O=spi_pad_oen_O spido_pad_oen_O=spido_pad_oen_O 
+ ledctrl_pad_oen_O=ledctrl_pad_oen_O ledctrl_pad_drv_O=ledctrl_pad_drv_O 
+ vsync_pad_O=vsync_pad_O hsync_pad_O=hsync_pad_O isp_clk_pad_O=isp_clk_pad_O 
+ pad_drv_t_O=pad_drv_t_O pad_drv_r_O=pad_drv_r_O pad_drv_b_O=pad_drv_b_O 
+ int_pad_O=int_pad_O int_pad_oen_O=int_pad_oen_O latch_en_O=latch_en_O 
+ load_O=load_O store_O=store_O storeb_O=storeb_O limiter_en_O=limiter_en_O 
+ limiter_enb_O=limiter_enb_O spi_pad_ie_O=spi_pad_ie_O 
+ spi_pad_drv_O=spi_pad_drv_O sample_O=sample_O sampleb_O=sampleb_O 
+ adc_clk_O=adc_clk_O adc_rstbn_O=adc_rstbn_O adc_rstbp_O=adc_rstbp_O 
+ col_amp_consti_O=col_amp_consti_O pclk_drv_pad_O=pclk_drv_pad_O 
+ transfer_O=transfer_O ramp_nc_sample_p_O=ramp_nc_sample_p_O 
+ ramp_nc_sample_n_O=ramp_nc_sample_n_O ls_txb_O=ls_txb_O sr_txb_O=sr_txb_O 
+ sr_rstb_O=sr_rstb_O rst_sel_O=rst_sel_O blacksun_en_O=blacksun_en_O 
+ blacksun_enb_O=blacksun_enb_O vclk2_O=vclk2_O vclk1_O=vclk1_O 
+ rsdb_obp_O=rsdb_obp_O vgg_pullup_O=vgg_pullup_O vrefcap_sel_O=vrefcap_sel_O 
+ biascontrol_O=biascontrol_O col_amp_constib_O=col_amp_constib_O 
+ ramp_nc_en_O=ramp_nc_en_O atten_rst_O=atten_rst_O refhold_O=refhold_O 
+ stdby_ana_O=stdby_ana_O pbhold_O=pbhold_O col_pbhold_O=col_pbhold_O 
+ col_pbhold2_O=col_pbhold2_O ls_rst_O=ls_rst_O lsenb_O=lsenb_O 
+ col_clk_O=col_clk_O tx_bypass_h_O=tx_bypass_h_O tx_bypass_l_O=tx_bypass_l_O 
+ txdrv_pd_O=txdrv_pd_O tx_illum_O=tx_illum_O tx_illumb_O=tx_illumb_O 
+ ablc_pd_O=ablc_pd_O ablc_res_con_O=ablc_res_con_O mq10_O=mq10_O mq11_O=mq11_O 
+ osd_sample_O=osd_sample_O osd_store_O=osd_store_O osd_s1_O=osd_s1_O 
+ osd_s2_O=osd_s2_O ablc_ramp_en_O=ablc_ramp_en_O col_initb_O=col_initb_O 
+ osd_s5_O=osd_s5_O osd_sel_O=osd_sel_O osd_pd_O=osd_pd_O dac_pd_O=dac_pd_O 
+ dac_clk_ctrl_O=dac_clk_ctrl_O dac_fifo_rstb_O=dac_fifo_rstb_O mq00_O=mq00_O 
+ mq01_O=mq01_O dac_fifo_wr_clk_O=dac_fifo_wr_clk_O bgrcon_pd_O=bgrcon_pd_O 
+ pll_ref_O=pll_ref_O pll_pd_O=pll_pd_O pll_bypass_O=pll_bypass_O 
+ pll_mux_rstb_O=pll_mux_rstb_O osd_s3_O=osd_s3_O osd_s4_O=osd_s4_O 

+ adc_dummy02_O[7]=adc_dummy02_O[7] adc_dummy02_O[6]=adc_dummy02_O[6] adc_dummy02_O[5]=adc_dummy02_O[5]
+ adc_dummy02_O[4]=adc_dummy02_O[4] adc_dummy02_O[3]=adc_dummy02_O[3] 

XU_w1_dly1_smppclk_t_pad_O buf_blk_v2 $PINS A=dly1_smppclk_t_pad_O 
+ Y=w1_dly1_smppclk_t_pad_O 
XU_pclk_delay dly_func_pclk $PINS dly_sel[2]=pclk_delay_pad_O[2] 
+ dly_sel[1]=pclk_delay_pad_O[1] dly_sel[0]=pclk_delay_pad_O[0] 
+ i_pad=isp_clk_pad_O o_pad=isp_clk_pad_d_O 
XU_smppclk_dly_ctrl7 dly_smppclk_v3 $PINS dly_sel[2]=smppclk_dly_ctrl7[2] 
+ dly_sel[1]=smppclk_dly_ctrl7[1] dly_sel[0]=smppclk_dly_ctrl7[0] 
+ i_pad=smppclk_b_pad_O o_pad=dly7_smppclk_b_pad_O 
XU_smppclk_dly_ctrl6 dly_smppclk_v1 $PINS dly_sel[2]=smppclk_dly_ctrl6[2] 
+ dly_sel[1]=smppclk_dly_ctrl6[1] dly_sel[0]=smppclk_dly_ctrl6[0] 
+ i_pad=smppclk_pad_O o_pad=dly6_smppclk_pad_O 
XU_smppclk_dly_ctrl5 dly_smppclk_v1 $PINS dly_sel[2]=smppclk_dly_ctrl5[2] 
+ dly_sel[1]=smppclk_dly_ctrl5[1] dly_sel[0]=smppclk_dly_ctrl5[0] 
+ i_pad=smppclk_pad_O o_pad=dly5_smppclk_pad_O 
XU_smppclk_dly_ctrl4 dly_smppclk_v1 $PINS dly_sel[2]=smppclk_dly_ctrl4[2] 
+ dly_sel[1]=smppclk_dly_ctrl4[1] dly_sel[0]=smppclk_dly_ctrl4[0] 
+ i_pad=smppclk_pad_O o_pad=dly4_smppclk_pad_O 
XU_smppclk_dly_ctrl3 dly_smppclk_v2 $PINS dly_sel[2]=smppclk_dly_ctrl3[2] 
+ dly_sel[1]=smppclk_dly_ctrl3[1] dly_sel[0]=smppclk_dly_ctrl3[0] 
+ i_pad=smppclk_t_pad_O o_pad=dly3_smppclk_t_pad_O 
XU_smppclk_dly_ctrl2 dly_smppclk_v2 $PINS dly_sel[2]=smppclk_dly_ctrl2[2] 
+ dly_sel[1]=smppclk_dly_ctrl2[1] dly_sel[0]=smppclk_dly_ctrl2[0] 
+ i_pad=smppclk_t_pad_O o_pad=dly2_smppclk_t_pad_O 
XU_w1_hsync_pad_O buf_blk_v1 $PINS A=hsync_pad_O Y=w1_hsync_pad_O 
XU_w1_hsync_pad_oen_O buf_blk_v1 $PINS A=hsync_pad_oen_O Y=w1_hsync_pad_oen_O 
XU_w2_vsync_pad_O buf_blk_v1 $PINS A=w1_vsync_pad_O Y=w2_vsync_pad_O 
XU_w1_vsync_pad_O buf_blk_v1 $PINS A=vsync_pad_O Y=w1_vsync_pad_O 
XU_w1_vsync_pad_oen_O buf_blk_v1 $PINS A=vsync_pad_oen_O Y=w1_vsync_pad_oen_O 
XU_w1_scan_mode_t_pad_O buf_blk_v1 $PINS A=scan_mode_t_pad_O 
+ Y=w1_scan_mode_t_pad_O 
XU_w1_dly2_smppclk_t_pad_O buf_blk_v2 $PINS A=dly2_smppclk_t_pad_O 
+ Y=w1_dly2_smppclk_t_pad_O 
XU_w2_dly1_smppclk_t_pad_O buf_blk_v2 $PINS A=w1_dly1_smppclk_t_pad_O 
+ Y=w2_dly1_smppclk_t_pad_O 
XU_scan_dc8 pad_scan_v2 $PINS scan_mode=scan_mode_b_pad_O 
+ smppclk=dly7_smppclk_b_pad_O d_in=isp_data_pad_C_O[8] A=dc8_pad_oen_O 
+ d_out=isp_data_smp_c_O[8] Y=iv_dc8_pad_oen_O 
XU_scan_dc9 pad_scan_v2 $PINS scan_mode=scan_mode_b_pad_O 
+ smppclk=dly7_smppclk_b_pad_O d_in=isp_data_pad_C_O[9] A=dc9_pad_oen_O 
+ d_out=isp_data_smp_c_O[9] Y=iv_dc9_pad_oen_O 
XU_scan_hsync pad_scan_v2 $PINS scan_mode=w1_scan_mode_t_pad_O 
+ smppclk=w2_dly1_smppclk_t_pad_O d_in=w2_hsync_pad_O A=w1_hsync_pad_oen_O 
+ d_out=hsync_smp_O Y=iv_hsync_pad_oen_O 
XU_scan_vsync pad_scan_v2 $PINS scan_mode=w1_scan_mode_t_pad_O 
+ smppclk=w2_dly1_smppclk_t_pad_O d_in=w2_vsync_pad_O A=w1_vsync_pad_oen_O 
+ d_out=vsync_smp_O Y=iv_vsync_pad_oen_O 
XU_w1_dy2_pad_O buf_blk_v1 $PINS A=isp_data_pad_Y_O[2] Y=w1_isp_data_pad_Y_O[2] 
XU_w1_dy1_pad_O buf_blk_v1 $PINS A=isp_data_pad_Y_O[1] Y=w1_isp_data_pad_Y_O[1] 
XU_w1_dy0_pad_O buf_blk_v1 $PINS A=isp_data_pad_Y_O[0] Y=w1_isp_data_pad_Y_O[0] 
XU_w2_hsync_pad_O buf_blk_v1 $PINS A=w1_hsync_pad_O Y=w2_hsync_pad_O 
XU_scan_dc0 pad_scan_v2 $PINS scan_mode=scan_mode_r_pad_O 
+ smppclk=dly5_smppclk_pad_O d_in=isp_data_pad_C_O[0] A=dc0_pad_oen_O 
+ d_out=isp_data_smp_c_O[0] Y=iv_dc0_pad_oen_O 
XU_scan_dc1 pad_scan_v2 $PINS scan_mode=scan_mode_r_pad_O 
+ smppclk=dly5_smppclk_pad_O d_in=isp_data_pad_C_O[1] A=dc1_pad_oen_O 
+ d_out=isp_data_smp_c_O[1] Y=iv_dc1_pad_oen_O 
XU_scan_dc2 pad_scan_v2 $PINS scan_mode=scan_mode_r_pad_O 
+ smppclk=dly5_smppclk_pad_O d_in=isp_data_pad_C_O[2] A=dc2_pad_oen_O 
+ d_out=isp_data_smp_c_O[2] Y=iv_dc2_pad_oen_O 
XU_scan_dc3 pad_scan_v2 $PINS scan_mode=scan_mode_r_pad_O 
+ smppclk=dly6_smppclk_pad_O d_in=isp_data_pad_C_O[3] A=dc3_pad_oen_O 
+ d_out=isp_data_smp_c_O[3] Y=iv_dc3_pad_oen_O 
XU_scan_dc4 pad_scan_v2 $PINS scan_mode=scan_mode_r_pad_O 
+ smppclk=dly6_smppclk_pad_O d_in=isp_data_pad_C_O[4] A=dc4_pad_oen_O 
+ d_out=isp_data_smp_c_O[4] Y=iv_dc4_pad_oen_O 
XU_scan_dc5 pad_scan_v2 $PINS scan_mode=scan_mode_b_pad_O 
+ smppclk=dly7_smppclk_b_pad_O d_in=isp_data_pad_C_O[5] A=dc5_pad_oen_O 
+ d_out=isp_data_smp_c_O[5] Y=iv_dc5_pad_oen_O 
XU_scan_dc6 pad_scan_v2 $PINS scan_mode=scan_mode_b_pad_O 
+ smppclk=dly7_smppclk_b_pad_O d_in=isp_data_pad_C_O[6] A=dc6_pad_oen_O 
+ d_out=isp_data_smp_c_O[6] Y=iv_dc6_pad_oen_O 
XU_scan_dc7 pad_scan_v2 $PINS scan_mode=scan_mode_b_pad_O 
+ smppclk=dly7_smppclk_b_pad_O d_in=isp_data_pad_C_O[7] A=dc7_pad_oen_O 
+ d_out=isp_data_smp_c_O[7] Y=iv_dc7_pad_oen_O 
XU_scan_dy2 pad_scan_v2 $PINS scan_mode=scan_mode_t_pad_O 
+ smppclk=w1_dly2_smppclk_t_pad_O d_in=w1_isp_data_pad_Y_O[2] A=dy2_pad_oen_O 
+ d_out=isp_data_smp_y_O[2] Y=iv_dy2_pad_oen_O 
XU_scan_dy3 pad_scan_v2 $PINS scan_mode=scan_mode_t_pad_O 
+ smppclk=dly3_smppclk_t_pad_O d_in=isp_data_pad_Y_O[3] A=dy3_pad_oen_O 
+ d_out=isp_data_smp_y_O[3] Y=iv_dy3_pad_oen_O 
XU_scan_dy4 pad_scan_v2 $PINS scan_mode=scan_mode_t_pad_O 
+ smppclk=dly3_smppclk_t_pad_O d_in=isp_data_pad_Y_O[4] A=dy4_pad_oen_O 
+ d_out=isp_data_smp_y_O[4] Y=iv_dy4_pad_oen_O 
XU_scan_dy5 pad_scan_v2 $PINS scan_mode=scan_mode_t_pad_O 
+ smppclk=dly3_smppclk_t_pad_O d_in=isp_data_pad_Y_O[5] A=dy5_pad_oen_O 
+ d_out=isp_data_smp_y_O[5] Y=iv_dy5_pad_oen_O 
XU_scan_dy6 pad_scan_v2 $PINS scan_mode=scan_mode_r_pad_O 
+ smppclk=dly4_smppclk_pad_O d_in=isp_data_pad_Y_O[6] A=dy6_pad_oen_O 
+ d_out=isp_data_smp_y_O[6] Y=iv_dy6_pad_oen_O 
XU_scan_dy7 pad_scan_v2 $PINS scan_mode=scan_mode_r_pad_O 
+ smppclk=dly4_smppclk_pad_O d_in=isp_data_pad_Y_O[7] A=dy7_pad_oen_O 
+ d_out=isp_data_smp_y_O[7] Y=iv_dy7_pad_oen_O 
XU_scan_dy8 pad_scan_v2 $PINS scan_mode=scan_mode_r_pad_O 
+ smppclk=dly4_smppclk_pad_O d_in=isp_data_pad_Y_O[8] A=dy8_pad_oen_O 
+ d_out=isp_data_smp_y_O[8] Y=iv_dy8_pad_oen_O 
XU_scan_dy9 pad_scan_v2 $PINS scan_mode=scan_mode_r_pad_O 
+ smppclk=dly4_smppclk_pad_O d_in=isp_data_pad_Y_O[9] A=dy9_pad_oen_O 
+ d_out=isp_data_smp_y_O[9] Y=iv_dy9_pad_oen_O 
XU_iris_pad_oen_O inv_blk_v2 $PINS A=iris_pad_oen_O Y=iv_iris_pad_oen_O 
XU_spido_pad_oen_O inv_blk_v2 $PINS A=spido_pad_oen_O Y=iv_spido_pad_oen_O 
XU_spi_pad_oen_O inv_blk_v2 $PINS A=spi_pad_oen_O Y=iv_spi_pad_oen_O 
XU_mirs_pad_oen_O inv_blk_v2 $PINS A=mirs_pad_oen_O Y=iv_mirs_pad_oen_O 
XU_ledctrl_pad_oen_O inv_blk_v2 $PINS A=ledctrl_pad_oen_O 
+ Y=iv_ledctrl_pad_oen_O 
XU_int_pad_oen_O inv_blk_v2 $PINS A=int_pad_oen_O Y=iv_int_pad_oen_O 
XU_scan_dy0 pad_scan_v2 $PINS scan_mode=w1_scan_mode_t_pad_O 
+ smppclk=w1_dly2_smppclk_t_pad_O d_in=w1_isp_data_pad_Y_O[0] A=motion_pad_oen_O 
+ d_out=isp_data_smp_y_O[0] Y=iv_motion_pad_oen_O 
XU_scan_dy1 pad_scan_v2 $PINS scan_mode=w1_scan_mode_t_pad_O 
+ smppclk=w1_dly2_smppclk_t_pad_O d_in=w1_isp_data_pad_Y_O[1] A=dy1_pad_oen_O 
+ d_out=isp_data_smp_y_O[1] Y=iv_dy1_pad_oen_O 
XU_sda_pad_O inv_blk_v2 $PINS A=sda_pad_O Y=iv_sda_pad_O 
XU_scl_pad_O inv_blk_v2 $PINS A=scl_pad_O Y=iv_scl_pad_O 
XU_pclk_pad_oen_O inv_blk_v2 $PINS A=pclk_pad_oen_O Y=iv_pclk_pad_oen_O 

.inc "./pad_netlist.cdl"

.inc "/rnda2/Project/PV2109K/Analog/lvs/top/pv2109k2_20160825/PV2109K2_TOP_PERI.net"

*.ENDS

