
sinking-clock_master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005bb0  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  08005c6c  08005c6c  00006c6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d38  08005d38  00007060  2**0
                  CONTENTS
  4 .ARM          00000000  08005d38  08005d38  00007060  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005d38  08005d38  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d38  08005d38  00006d38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005d3c  08005d3c  00006d3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08005d40  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001dc  20000060  08005da0  00007060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000023c  08005da0  0000723c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 12 .debug_info   000124d5  00000000  00000000  00007088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b91  00000000  00000000  0001955d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001210  00000000  00000000  0001c0f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e12  00000000  00000000  0001d300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018116  00000000  00000000  0001e112  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016484  00000000  00000000  00036228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098387  00000000  00000000  0004c6ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e4a33  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000415c  00000000  00000000  000e4a78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000e8bd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000060 	.word	0x20000060
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08005c54 	.word	0x08005c54

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000064 	.word	0x20000064
 8000100:	08005c54 	.word	0x08005c54

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <capTouch_Init>:

#include "AT42QT1070.h"


uint8_t capTouch_Init(QT1070 *capTouch, I2C_HandleTypeDef *hi2c, TIM_HandleTypeDef *htimDelay,
					GPIO_TypeDef **capTouchResetPort, uint16_t capTouchResetPin, uint8_t keyEnFlags) {
 800021c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800021e:	b089      	sub	sp, #36	@ 0x24
 8000220:	af00      	add	r7, sp, #0
 8000222:	60f8      	str	r0, [r7, #12]
 8000224:	60b9      	str	r1, [r7, #8]
 8000226:	607a      	str	r2, [r7, #4]
 8000228:	603b      	str	r3, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800022a:	231f      	movs	r3, #31
 800022c:	18fb      	adds	r3, r7, r3
 800022e:	2200      	movs	r2, #0
 8000230:	701a      	strb	r2, [r3, #0]

	// Assign handlers and GPIO pins for specific instance
	capTouch->hi2c = hi2c;
 8000232:	68fb      	ldr	r3, [r7, #12]
 8000234:	68ba      	ldr	r2, [r7, #8]
 8000236:	601a      	str	r2, [r3, #0]

	capTouch->delayTimer = htimDelay;
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	687a      	ldr	r2, [r7, #4]
 800023c:	605a      	str	r2, [r3, #4]

	capTouch->resetPort = capTouchResetPort;
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	683a      	ldr	r2, [r7, #0]
 8000242:	609a      	str	r2, [r3, #8]
	capTouch->resetPin = capTouchResetPin;
 8000244:	68fa      	ldr	r2, [r7, #12]
 8000246:	2330      	movs	r3, #48	@ 0x30
 8000248:	2108      	movs	r1, #8
 800024a:	185b      	adds	r3, r3, r1
 800024c:	19db      	adds	r3, r3, r7
 800024e:	881b      	ldrh	r3, [r3, #0]
 8000250:	8193      	strh	r3, [r2, #12]

	// Hardware reset device
	// Assumes active-high hardware configuration
	HAL_GPIO_WritePin(*capTouch->resetPort, capTouch->resetPin, GPIO_PIN_SET);
 8000252:	68fb      	ldr	r3, [r7, #12]
 8000254:	689b      	ldr	r3, [r3, #8]
 8000256:	6818      	ldr	r0, [r3, #0]
 8000258:	68fb      	ldr	r3, [r7, #12]
 800025a:	899b      	ldrh	r3, [r3, #12]
 800025c:	2201      	movs	r2, #1
 800025e:	0019      	movs	r1, r3
 8000260:	f002 fa03 	bl	800266a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(*capTouch->resetPort, capTouch->resetPin, GPIO_PIN_RESET);
 8000264:	68fb      	ldr	r3, [r7, #12]
 8000266:	689b      	ldr	r3, [r3, #8]
 8000268:	6818      	ldr	r0, [r3, #0]
 800026a:	68fb      	ldr	r3, [r7, #12]
 800026c:	899b      	ldrh	r3, [r3, #12]
 800026e:	2200      	movs	r2, #0
 8000270:	0019      	movs	r1, r3
 8000272:	f002 f9fa 	bl	800266a <HAL_GPIO_WritePin>

	// Delay for 500 ms using hardware timer
	HAL_TIM_Base_Stop(capTouch->delayTimer);
 8000276:	68fb      	ldr	r3, [r7, #12]
 8000278:	685b      	ldr	r3, [r3, #4]
 800027a:	0018      	movs	r0, r3
 800027c:	f004 feac 	bl	8004fd8 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(capTouch->delayTimer);							// Begin timer counting
 8000280:	68fb      	ldr	r3, [r7, #12]
 8000282:	685b      	ldr	r3, [r3, #4]
 8000284:	0018      	movs	r0, r3
 8000286:	f004 fe5b 	bl	8004f40 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(capTouch->delayTimer);	// Get initial timer value to compare to
 800028a:	68fb      	ldr	r3, [r7, #12]
 800028c:	685b      	ldr	r3, [r3, #4]
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000292:	61bb      	str	r3, [r7, #24]

	//Hang in dead loop until 500 ms
	while(__HAL_TIM_GET_COUNTER(capTouch->delayTimer) - timerVal <= (65535 / 2)){ }
 8000294:	46c0      	nop			@ (mov r8, r8)
 8000296:	68fb      	ldr	r3, [r7, #12]
 8000298:	685b      	ldr	r3, [r3, #4]
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800029e:	69bb      	ldr	r3, [r7, #24]
 80002a0:	1ad2      	subs	r2, r2, r3
 80002a2:	2380      	movs	r3, #128	@ 0x80
 80002a4:	021b      	lsls	r3, r3, #8
 80002a6:	429a      	cmp	r2, r3
 80002a8:	d3f5      	bcc.n	8000296 <capTouch_Init+0x7a>

	// Verify device ID
	uint8_t deviceIDRet = 0x00;
 80002aa:	2517      	movs	r5, #23
 80002ac:	197b      	adds	r3, r7, r5
 80002ae:	2200      	movs	r2, #0
 80002b0:	701a      	strb	r2, [r3, #0]
	halRet = capTouch_ReadDeviceID(capTouch, &deviceIDRet);
 80002b2:	261f      	movs	r6, #31
 80002b4:	19bc      	adds	r4, r7, r6
 80002b6:	197a      	adds	r2, r7, r5
 80002b8:	68fb      	ldr	r3, [r7, #12]
 80002ba:	0011      	movs	r1, r2
 80002bc:	0018      	movs	r0, r3
 80002be:	f000 f855 	bl	800036c <capTouch_ReadDeviceID>
 80002c2:	0003      	movs	r3, r0
 80002c4:	7023      	strb	r3, [r4, #0]

	if(deviceIDRet != DEVICE_ID || halRet != HAL_OK) {
 80002c6:	197b      	adds	r3, r7, r5
 80002c8:	781b      	ldrb	r3, [r3, #0]
 80002ca:	2b2e      	cmp	r3, #46	@ 0x2e
 80002cc:	d103      	bne.n	80002d6 <capTouch_Init+0xba>
 80002ce:	19bb      	adds	r3, r7, r6
 80002d0:	781b      	ldrb	r3, [r3, #0]
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d001      	beq.n	80002da <capTouch_Init+0xbe>
		return 1;
 80002d6:	2301      	movs	r3, #1
 80002d8:	e043      	b.n	8000362 <capTouch_Init+0x146>
	}

	capTouch->deviceID = deviceIDRet;
 80002da:	2317      	movs	r3, #23
 80002dc:	18fb      	adds	r3, r7, r3
 80002de:	781a      	ldrb	r2, [r3, #0]
 80002e0:	68fb      	ldr	r3, [r7, #12]
 80002e2:	739a      	strb	r2, [r3, #14]

	// Force Device Recalibration
	halRet = capTouch_Recalibrate(capTouch);
 80002e4:	251f      	movs	r5, #31
 80002e6:	197c      	adds	r4, r7, r5
 80002e8:	68fb      	ldr	r3, [r7, #12]
 80002ea:	0018      	movs	r0, r3
 80002ec:	f000 f880 	bl	80003f0 <capTouch_Recalibrate>
 80002f0:	0003      	movs	r3, r0
 80002f2:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK) {
 80002f4:	197b      	adds	r3, r7, r5
 80002f6:	781b      	ldrb	r3, [r3, #0]
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d001      	beq.n	8000300 <capTouch_Init+0xe4>
		return 2;
 80002fc:	2302      	movs	r3, #2
 80002fe:	e030      	b.n	8000362 <capTouch_Init+0x146>
	}

	// Wait until calibration sequence completes
	while(capTouch_checkCal(capTouch)) {}
 8000300:	46c0      	nop			@ (mov r8, r8)
 8000302:	68fb      	ldr	r3, [r7, #12]
 8000304:	0018      	movs	r0, r3
 8000306:	f000 f895 	bl	8000434 <capTouch_checkCal>
 800030a:	1e03      	subs	r3, r0, #0
 800030c:	d1f9      	bne.n	8000302 <capTouch_Init+0xe6>

	// Get initial reading of channels
	halRet = capTouch_readChannels(capTouch);
 800030e:	251f      	movs	r5, #31
 8000310:	197c      	adds	r4, r7, r5
 8000312:	68fb      	ldr	r3, [r7, #12]
 8000314:	0018      	movs	r0, r3
 8000316:	f000 f8d1 	bl	80004bc <capTouch_readChannels>
 800031a:	0003      	movs	r3, r0
 800031c:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK) {
 800031e:	197b      	adds	r3, r7, r5
 8000320:	781b      	ldrb	r3, [r3, #0]
 8000322:	2b00      	cmp	r3, #0
 8000324:	d001      	beq.n	800032a <capTouch_Init+0x10e>
		return 3;
 8000326:	2303      	movs	r3, #3
 8000328:	e01b      	b.n	8000362 <capTouch_Init+0x146>
	}

	halRet = capTouch_enableKeys(capTouch, keyEnFlags);
 800032a:	251f      	movs	r5, #31
 800032c:	197c      	adds	r4, r7, r5
 800032e:	2334      	movs	r3, #52	@ 0x34
 8000330:	2208      	movs	r2, #8
 8000332:	189b      	adds	r3, r3, r2
 8000334:	19db      	adds	r3, r3, r7
 8000336:	781a      	ldrb	r2, [r3, #0]
 8000338:	68fb      	ldr	r3, [r7, #12]
 800033a:	0011      	movs	r1, r2
 800033c:	0018      	movs	r0, r3
 800033e:	f000 f901 	bl	8000544 <capTouch_enableKeys>
 8000342:	0003      	movs	r3, r0
 8000344:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK) {
 8000346:	197b      	adds	r3, r7, r5
 8000348:	781b      	ldrb	r3, [r3, #0]
 800034a:	2b00      	cmp	r3, #0
 800034c:	d001      	beq.n	8000352 <capTouch_Init+0x136>
		return 4;
 800034e:	2304      	movs	r3, #4
 8000350:	e007      	b.n	8000362 <capTouch_Init+0x146>
	}
	capTouch->keys = keyEnFlags;
 8000352:	68fb      	ldr	r3, [r7, #12]
 8000354:	2234      	movs	r2, #52	@ 0x34
 8000356:	2108      	movs	r1, #8
 8000358:	1852      	adds	r2, r2, r1
 800035a:	19d2      	adds	r2, r2, r7
 800035c:	7812      	ldrb	r2, [r2, #0]
 800035e:	73da      	strb	r2, [r3, #15]

	return 0;
 8000360:	2300      	movs	r3, #0

}
 8000362:	0018      	movs	r0, r3
 8000364:	46bd      	mov	sp, r7
 8000366:	b009      	add	sp, #36	@ 0x24
 8000368:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800036c <capTouch_ReadDeviceID>:

HAL_StatusTypeDef capTouch_ReadDeviceID(QT1070 *capTouch, uint8_t *dataBuff) {
 800036c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800036e:	b087      	sub	sp, #28
 8000370:	af02      	add	r7, sp, #8
 8000372:	6078      	str	r0, [r7, #4]
 8000374:	6039      	str	r1, [r7, #0]

	uint8_t deviceIDRet_I2C = 0x00;
 8000376:	230e      	movs	r3, #14
 8000378:	18fb      	adds	r3, r7, r3
 800037a:	2200      	movs	r2, #0
 800037c:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 800037e:	250f      	movs	r5, #15
 8000380:	197b      	adds	r3, r7, r5
 8000382:	2200      	movs	r2, #0
 8000384:	701a      	strb	r2, [r3, #0]

	uint8_t capTouch_DeviceIDReg_TX[1] = {capTouch_DeviceIDReg};
 8000386:	210c      	movs	r1, #12
 8000388:	187b      	adds	r3, r7, r1
 800038a:	4a18      	ldr	r2, [pc, #96]	@ (80003ec <capTouch_ReadDeviceID+0x80>)
 800038c:	7812      	ldrb	r2, [r2, #0]
 800038e:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	6818      	ldr	r0, [r3, #0]
 8000394:	197c      	adds	r4, r7, r5
 8000396:	187a      	adds	r2, r7, r1
 8000398:	2301      	movs	r3, #1
 800039a:	425b      	negs	r3, r3
 800039c:	9300      	str	r3, [sp, #0]
 800039e:	2301      	movs	r3, #1
 80003a0:	2136      	movs	r1, #54	@ 0x36
 80003a2:	f002 fa75 	bl	8002890 <HAL_I2C_Master_Transmit>
 80003a6:	0003      	movs	r3, r0
 80003a8:	7023      	strb	r3, [r4, #0]
										&(capTouch_DeviceIDReg_TX[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 80003aa:	197b      	adds	r3, r7, r5
 80003ac:	781b      	ldrb	r3, [r3, #0]
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d002      	beq.n	80003b8 <capTouch_ReadDeviceID+0x4c>
		return halRet;
 80003b2:	197b      	adds	r3, r7, r5
 80003b4:	781b      	ldrb	r3, [r3, #0]
 80003b6:	e014      	b.n	80003e2 <capTouch_ReadDeviceID+0x76>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &deviceIDRet_I2C, 1, HAL_MAX_DELAY);
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	6818      	ldr	r0, [r3, #0]
 80003bc:	250f      	movs	r5, #15
 80003be:	197c      	adds	r4, r7, r5
 80003c0:	260e      	movs	r6, #14
 80003c2:	19ba      	adds	r2, r7, r6
 80003c4:	2301      	movs	r3, #1
 80003c6:	425b      	negs	r3, r3
 80003c8:	9300      	str	r3, [sp, #0]
 80003ca:	2301      	movs	r3, #1
 80003cc:	2136      	movs	r1, #54	@ 0x36
 80003ce:	f002 fb89 	bl	8002ae4 <HAL_I2C_Master_Receive>
 80003d2:	0003      	movs	r3, r0
 80003d4:	7023      	strb	r3, [r4, #0]

	*dataBuff = deviceIDRet_I2C;
 80003d6:	19bb      	adds	r3, r7, r6
 80003d8:	781a      	ldrb	r2, [r3, #0]
 80003da:	683b      	ldr	r3, [r7, #0]
 80003dc:	701a      	strb	r2, [r3, #0]

	return halRet;
 80003de:	197b      	adds	r3, r7, r5
 80003e0:	781b      	ldrb	r3, [r3, #0]

}
 80003e2:	0018      	movs	r0, r3
 80003e4:	46bd      	mov	sp, r7
 80003e6:	b005      	add	sp, #20
 80003e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003ea:	46c0      	nop			@ (mov r8, r8)
 80003ec:	08005c6c 	.word	0x08005c6c

080003f0 <capTouch_Recalibrate>:

HAL_StatusTypeDef capTouch_Recalibrate(QT1070 *capTouch) {
 80003f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80003f2:	b087      	sub	sp, #28
 80003f4:	af02      	add	r7, sp, #8
 80003f6:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 80003f8:	210f      	movs	r1, #15
 80003fa:	187b      	adds	r3, r7, r1
 80003fc:	2200      	movs	r2, #0
 80003fe:	701a      	strb	r2, [r3, #0]
	/*
	 * Writing any non-zero value to the calibrate register
	 * will enter a recalibration mode
	 */

	uint8_t deviceCal[2] = {capTouch_CalibrateReg, 0xFF};
 8000400:	260c      	movs	r6, #12
 8000402:	19bb      	adds	r3, r7, r6
 8000404:	22c8      	movs	r2, #200	@ 0xc8
 8000406:	4252      	negs	r2, r2
 8000408:	801a      	strh	r2, [r3, #0]
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	6818      	ldr	r0, [r3, #0]
 800040e:	000d      	movs	r5, r1
 8000410:	187c      	adds	r4, r7, r1
 8000412:	19ba      	adds	r2, r7, r6
 8000414:	2301      	movs	r3, #1
 8000416:	425b      	negs	r3, r3
 8000418:	9300      	str	r3, [sp, #0]
 800041a:	2302      	movs	r3, #2
 800041c:	2136      	movs	r1, #54	@ 0x36
 800041e:	f002 fa37 	bl	8002890 <HAL_I2C_Master_Transmit>
 8000422:	0003      	movs	r3, r0
 8000424:	7023      	strb	r3, [r4, #0]
									deviceCal, 2, HAL_MAX_DELAY);

	return halRet;
 8000426:	197b      	adds	r3, r7, r5
 8000428:	781b      	ldrb	r3, [r3, #0]

}
 800042a:	0018      	movs	r0, r3
 800042c:	46bd      	mov	sp, r7
 800042e:	b005      	add	sp, #20
 8000430:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000434 <capTouch_checkCal>:

uint8_t capTouch_checkCal(QT1070 *capTouch) {
 8000434:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000436:	b087      	sub	sp, #28
 8000438:	af02      	add	r7, sp, #8
 800043a:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 800043c:	210f      	movs	r1, #15
 800043e:	187b      	adds	r3, r7, r1
 8000440:	2200      	movs	r2, #0
 8000442:	701a      	strb	r2, [r3, #0]

	uint8_t detectionStatusRet = 0x00;
 8000444:	230d      	movs	r3, #13
 8000446:	18fb      	adds	r3, r7, r3
 8000448:	2200      	movs	r2, #0
 800044a:	701a      	strb	r2, [r3, #0]
	uint8_t calibrationFlag;

	uint8_t capTouch_DetectionStatusReg_I2C[1] = {capTouch_DetectionStatusReg};
 800044c:	260c      	movs	r6, #12
 800044e:	19bb      	adds	r3, r7, r6
 8000450:	4a19      	ldr	r2, [pc, #100]	@ (80004b8 <capTouch_checkCal+0x84>)
 8000452:	7812      	ldrb	r2, [r2, #0]
 8000454:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	6818      	ldr	r0, [r3, #0]
 800045a:	000d      	movs	r5, r1
 800045c:	187c      	adds	r4, r7, r1
 800045e:	19ba      	adds	r2, r7, r6
 8000460:	2301      	movs	r3, #1
 8000462:	425b      	negs	r3, r3
 8000464:	9300      	str	r3, [sp, #0]
 8000466:	2301      	movs	r3, #1
 8000468:	2136      	movs	r1, #54	@ 0x36
 800046a:	f002 fa11 	bl	8002890 <HAL_I2C_Master_Transmit>
 800046e:	0003      	movs	r3, r0
 8000470:	7023      	strb	r3, [r4, #0]
									&(capTouch_DetectionStatusReg_I2C[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 8000472:	197b      	adds	r3, r7, r5
 8000474:	781b      	ldrb	r3, [r3, #0]
 8000476:	2b00      	cmp	r3, #0
 8000478:	d002      	beq.n	8000480 <capTouch_checkCal+0x4c>
		return halRet;
 800047a:	197b      	adds	r3, r7, r5
 800047c:	781b      	ldrb	r3, [r3, #0]
 800047e:	e016      	b.n	80004ae <capTouch_checkCal+0x7a>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &detectionStatusRet, 1, HAL_MAX_DELAY);
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	6818      	ldr	r0, [r3, #0]
 8000484:	230f      	movs	r3, #15
 8000486:	18fc      	adds	r4, r7, r3
 8000488:	250d      	movs	r5, #13
 800048a:	197a      	adds	r2, r7, r5
 800048c:	2301      	movs	r3, #1
 800048e:	425b      	negs	r3, r3
 8000490:	9300      	str	r3, [sp, #0]
 8000492:	2301      	movs	r3, #1
 8000494:	2136      	movs	r1, #54	@ 0x36
 8000496:	f002 fb25 	bl	8002ae4 <HAL_I2C_Master_Receive>
 800049a:	0003      	movs	r3, r0
 800049c:	7023      	strb	r3, [r4, #0]

	calibrationFlag = (detectionStatusRet & 0b10000000) >> 7;
 800049e:	197b      	adds	r3, r7, r5
 80004a0:	781a      	ldrb	r2, [r3, #0]
 80004a2:	210e      	movs	r1, #14
 80004a4:	187b      	adds	r3, r7, r1
 80004a6:	09d2      	lsrs	r2, r2, #7
 80004a8:	701a      	strb	r2, [r3, #0]

	return calibrationFlag;
 80004aa:	187b      	adds	r3, r7, r1
 80004ac:	781b      	ldrb	r3, [r3, #0]

}
 80004ae:	0018      	movs	r0, r3
 80004b0:	46bd      	mov	sp, r7
 80004b2:	b005      	add	sp, #20
 80004b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004b6:	46c0      	nop			@ (mov r8, r8)
 80004b8:	08005c70 	.word	0x08005c70

080004bc <capTouch_readChannels>:

HAL_StatusTypeDef capTouch_readChannels(QT1070 *capTouch) {
 80004bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004be:	b087      	sub	sp, #28
 80004c0:	af02      	add	r7, sp, #8
 80004c2:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef halRet = HAL_OK;
 80004c4:	210f      	movs	r1, #15
 80004c6:	187b      	adds	r3, r7, r1
 80004c8:	2200      	movs	r2, #0
 80004ca:	701a      	strb	r2, [r3, #0]

	uint8_t keyStatusRet = 0x00;
 80004cc:	230e      	movs	r3, #14
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	2200      	movs	r2, #0
 80004d2:	701a      	strb	r2, [r3, #0]

	uint8_t keyStatReg[1] = {capTouch_KeyStatusReg};
 80004d4:	260c      	movs	r6, #12
 80004d6:	19bb      	adds	r3, r7, r6
 80004d8:	4a19      	ldr	r2, [pc, #100]	@ (8000540 <capTouch_readChannels+0x84>)
 80004da:	7812      	ldrb	r2, [r2, #0]
 80004dc:	701a      	strb	r2, [r3, #0]

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	6818      	ldr	r0, [r3, #0]
 80004e2:	000d      	movs	r5, r1
 80004e4:	187c      	adds	r4, r7, r1
 80004e6:	19ba      	adds	r2, r7, r6
 80004e8:	2301      	movs	r3, #1
 80004ea:	425b      	negs	r3, r3
 80004ec:	9300      	str	r3, [sp, #0]
 80004ee:	2301      	movs	r3, #1
 80004f0:	2136      	movs	r1, #54	@ 0x36
 80004f2:	f002 f9cd 	bl	8002890 <HAL_I2C_Master_Transmit>
 80004f6:	0003      	movs	r3, r0
 80004f8:	7023      	strb	r3, [r4, #0]
									&(keyStatReg[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 80004fa:	197b      	adds	r3, r7, r5
 80004fc:	781b      	ldrb	r3, [r3, #0]
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d002      	beq.n	8000508 <capTouch_readChannels+0x4c>
		return halRet;
 8000502:	197b      	adds	r3, r7, r5
 8000504:	781b      	ldrb	r3, [r3, #0]
 8000506:	e017      	b.n	8000538 <capTouch_readChannels+0x7c>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, &keyStatusRet, 1, HAL_MAX_DELAY);
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	6818      	ldr	r0, [r3, #0]
 800050c:	250f      	movs	r5, #15
 800050e:	197c      	adds	r4, r7, r5
 8000510:	260e      	movs	r6, #14
 8000512:	19ba      	adds	r2, r7, r6
 8000514:	2301      	movs	r3, #1
 8000516:	425b      	negs	r3, r3
 8000518:	9300      	str	r3, [sp, #0]
 800051a:	2301      	movs	r3, #1
 800051c:	2136      	movs	r1, #54	@ 0x36
 800051e:	f002 fae1 	bl	8002ae4 <HAL_I2C_Master_Receive>
 8000522:	0003      	movs	r3, r0
 8000524:	7023      	strb	r3, [r4, #0]

	capTouch->keyStat = keyStatusRet & 0b01111111;
 8000526:	19bb      	adds	r3, r7, r6
 8000528:	781b      	ldrb	r3, [r3, #0]
 800052a:	227f      	movs	r2, #127	@ 0x7f
 800052c:	4013      	ands	r3, r2
 800052e:	b2da      	uxtb	r2, r3
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	741a      	strb	r2, [r3, #16]

	return halRet;
 8000534:	197b      	adds	r3, r7, r5
 8000536:	781b      	ldrb	r3, [r3, #0]

}
 8000538:	0018      	movs	r0, r3
 800053a:	46bd      	mov	sp, r7
 800053c:	b005      	add	sp, #20
 800053e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000540:	08005c74 	.word	0x08005c74

08000544 <capTouch_enableKeys>:

HAL_StatusTypeDef capTouch_enableKeys(QT1070 *capTouch, uint8_t dataBuff) {
 8000544:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000546:	b08b      	sub	sp, #44	@ 0x2c
 8000548:	af02      	add	r7, sp, #8
 800054a:	6078      	str	r0, [r7, #4]
 800054c:	000a      	movs	r2, r1
 800054e:	1cfb      	adds	r3, r7, #3
 8000550:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000552:	241e      	movs	r4, #30
 8000554:	193b      	adds	r3, r7, r4
 8000556:	2200      	movs	r2, #0
 8000558:	701a      	strb	r2, [r3, #0]
	/*
	 *  Read in current averaging values for each key
	 *  The device will automatically increment register addressing for subsequent reads,
	 *  so only one Master Transmit call is required.
	 */
	uint8_t avgRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 800055a:	2314      	movs	r3, #20
 800055c:	18fb      	adds	r3, r7, r3
 800055e:	4a39      	ldr	r2, [pc, #228]	@ (8000644 <capTouch_enableKeys+0x100>)
 8000560:	6811      	ldr	r1, [r2, #0]
 8000562:	6019      	str	r1, [r3, #0]
 8000564:	8891      	ldrh	r1, [r2, #4]
 8000566:	8099      	strh	r1, [r3, #4]
 8000568:	7992      	ldrb	r2, [r2, #6]
 800056a:	719a      	strb	r2, [r3, #6]

	uint8_t avgRegs[7] = {capTouch_AvgFactor0Reg, capTouch_AvgFactor1Reg, capTouch_AvgFactor2Reg,
 800056c:	260c      	movs	r6, #12
 800056e:	19bb      	adds	r3, r7, r6
 8000570:	4a35      	ldr	r2, [pc, #212]	@ (8000648 <capTouch_enableKeys+0x104>)
 8000572:	6811      	ldr	r1, [r2, #0]
 8000574:	6019      	str	r1, [r3, #0]
 8000576:	8891      	ldrh	r1, [r2, #4]
 8000578:	8099      	strh	r1, [r3, #4]
 800057a:	7992      	ldrb	r2, [r2, #6]
 800057c:	719a      	strb	r2, [r3, #6]
			capTouch_AvgFactor3Reg, capTouch_AvgFactor4Reg, capTouch_AvgFactor5Reg, capTouch_AvgFactor6Reg};

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	6818      	ldr	r0, [r3, #0]
 8000582:	0025      	movs	r5, r4
 8000584:	193c      	adds	r4, r7, r4
 8000586:	19ba      	adds	r2, r7, r6
 8000588:	2301      	movs	r3, #1
 800058a:	425b      	negs	r3, r3
 800058c:	9300      	str	r3, [sp, #0]
 800058e:	2301      	movs	r3, #1
 8000590:	2136      	movs	r1, #54	@ 0x36
 8000592:	f002 f97d 	bl	8002890 <HAL_I2C_Master_Transmit>
 8000596:	0003      	movs	r3, r0
 8000598:	7023      	strb	r3, [r4, #0]
								&(avgRegs[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 800059a:	197b      	adds	r3, r7, r5
 800059c:	781b      	ldrb	r3, [r3, #0]
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d002      	beq.n	80005a8 <capTouch_enableKeys+0x64>
		return halRet;
 80005a2:	197b      	adds	r3, r7, r5
 80005a4:	781b      	ldrb	r3, [r3, #0]
 80005a6:	e049      	b.n	800063c <capTouch_enableKeys+0xf8>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	6818      	ldr	r0, [r3, #0]
 80005ac:	251e      	movs	r5, #30
 80005ae:	197c      	adds	r4, r7, r5
 80005b0:	2314      	movs	r3, #20
 80005b2:	18fa      	adds	r2, r7, r3
 80005b4:	2301      	movs	r3, #1
 80005b6:	425b      	negs	r3, r3
 80005b8:	9300      	str	r3, [sp, #0]
 80005ba:	2307      	movs	r3, #7
 80005bc:	2136      	movs	r1, #54	@ 0x36
 80005be:	f002 fa91 	bl	8002ae4 <HAL_I2C_Master_Receive>
 80005c2:	0003      	movs	r3, r0
 80005c4:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 80005c6:	197b      	adds	r3, r7, r5
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d002      	beq.n	80005d4 <capTouch_enableKeys+0x90>
		return halRet;
 80005ce:	197b      	adds	r3, r7, r5
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	e033      	b.n	800063c <capTouch_enableKeys+0xf8>

	uint8_t i;

	for(i = 0; i <= 6; i++) {
 80005d4:	231f      	movs	r3, #31
 80005d6:	18fb      	adds	r3, r7, r3
 80005d8:	2200      	movs	r2, #0
 80005da:	701a      	strb	r2, [r3, #0]
 80005dc:	e01c      	b.n	8000618 <capTouch_enableKeys+0xd4>
//			avgRet[i] = avgRet[i] | 0b00100000;
//		}

		// New value to pass only changes bits 2-6.
		// If bit i of dataBuff = 0, set these bits to 0, else leave them.
		avgRet[i] = (avgRet[i] >> 2) * ((dataBuff >> i) & 0b00000001);
 80005de:	201f      	movs	r0, #31
 80005e0:	183b      	adds	r3, r7, r0
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	2414      	movs	r4, #20
 80005e6:	193a      	adds	r2, r7, r4
 80005e8:	5cd3      	ldrb	r3, [r2, r3]
 80005ea:	089b      	lsrs	r3, r3, #2
 80005ec:	b2da      	uxtb	r2, r3
 80005ee:	1cfb      	adds	r3, r7, #3
 80005f0:	7819      	ldrb	r1, [r3, #0]
 80005f2:	183b      	adds	r3, r7, r0
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	4119      	asrs	r1, r3
 80005f8:	000b      	movs	r3, r1
 80005fa:	b2db      	uxtb	r3, r3
 80005fc:	2101      	movs	r1, #1
 80005fe:	400b      	ands	r3, r1
 8000600:	b2d9      	uxtb	r1, r3
 8000602:	183b      	adds	r3, r7, r0
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	434a      	muls	r2, r1
 8000608:	b2d1      	uxtb	r1, r2
 800060a:	193a      	adds	r2, r7, r4
 800060c:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i <= 6; i++) {
 800060e:	183b      	adds	r3, r7, r0
 8000610:	781a      	ldrb	r2, [r3, #0]
 8000612:	183b      	adds	r3, r7, r0
 8000614:	3201      	adds	r2, #1
 8000616:	701a      	strb	r2, [r3, #0]
 8000618:	231f      	movs	r3, #31
 800061a:	18fb      	adds	r3, r7, r3
 800061c:	781b      	ldrb	r3, [r3, #0]
 800061e:	2b06      	cmp	r3, #6
 8000620:	d9dd      	bls.n	80005de <capTouch_enableKeys+0x9a>

	}

	halRet = capTouch_SetAveragingFactor(capTouch, avgRet);
 8000622:	251e      	movs	r5, #30
 8000624:	197c      	adds	r4, r7, r5
 8000626:	2314      	movs	r3, #20
 8000628:	18fa      	adds	r2, r7, r3
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	0011      	movs	r1, r2
 800062e:	0018      	movs	r0, r3
 8000630:	f000 f80c 	bl	800064c <capTouch_SetAveragingFactor>
 8000634:	0003      	movs	r3, r0
 8000636:	7023      	strb	r3, [r4, #0]

	return halRet;
 8000638:	197b      	adds	r3, r7, r5
 800063a:	781b      	ldrb	r3, [r3, #0]

}
 800063c:	0018      	movs	r0, r3
 800063e:	46bd      	mov	sp, r7
 8000640:	b009      	add	sp, #36	@ 0x24
 8000642:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000644:	08005c78 	.word	0x08005c78
 8000648:	08005c80 	.word	0x08005c80

0800064c <capTouch_SetAveragingFactor>:

HAL_StatusTypeDef capTouch_SetAveragingFactor(QT1070 *capTouch, uint8_t *dataBuff) {
 800064c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800064e:	b08b      	sub	sp, #44	@ 0x2c
 8000650:	af02      	add	r7, sp, #8
 8000652:	6078      	str	r0, [r7, #4]
 8000654:	6039      	str	r1, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 8000656:	241e      	movs	r4, #30
 8000658:	193b      	adds	r3, r7, r4
 800065a:	2200      	movs	r2, #0
 800065c:	701a      	strb	r2, [r3, #0]
	/*
	 *  Read in current averaging values for each key
	 *  The device will automatically increment register addressing for subsequent reads,
	 *  so only one Master Transmit call is required.
	 */
	uint8_t avgRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 800065e:	2314      	movs	r3, #20
 8000660:	18fb      	adds	r3, r7, r3
 8000662:	4a5d      	ldr	r2, [pc, #372]	@ (80007d8 <capTouch_SetAveragingFactor+0x18c>)
 8000664:	6811      	ldr	r1, [r2, #0]
 8000666:	6019      	str	r1, [r3, #0]
 8000668:	8891      	ldrh	r1, [r2, #4]
 800066a:	8099      	strh	r1, [r3, #4]
 800066c:	7992      	ldrb	r2, [r2, #6]
 800066e:	719a      	strb	r2, [r3, #6]

	uint8_t avgRegs[7] = {capTouch_AvgFactor0Reg, capTouch_AvgFactor1Reg, capTouch_AvgFactor2Reg,
 8000670:	260c      	movs	r6, #12
 8000672:	19bb      	adds	r3, r7, r6
 8000674:	4a59      	ldr	r2, [pc, #356]	@ (80007dc <capTouch_SetAveragingFactor+0x190>)
 8000676:	6811      	ldr	r1, [r2, #0]
 8000678:	6019      	str	r1, [r3, #0]
 800067a:	8891      	ldrh	r1, [r2, #4]
 800067c:	8099      	strh	r1, [r3, #4]
 800067e:	7992      	ldrb	r2, [r2, #6]
 8000680:	719a      	strb	r2, [r3, #6]
			capTouch_AvgFactor3Reg, capTouch_AvgFactor4Reg, capTouch_AvgFactor5Reg, capTouch_AvgFactor6Reg};

	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	6818      	ldr	r0, [r3, #0]
 8000686:	0025      	movs	r5, r4
 8000688:	193c      	adds	r4, r7, r4
 800068a:	19ba      	adds	r2, r7, r6
 800068c:	2301      	movs	r3, #1
 800068e:	425b      	negs	r3, r3
 8000690:	9300      	str	r3, [sp, #0]
 8000692:	2301      	movs	r3, #1
 8000694:	2136      	movs	r1, #54	@ 0x36
 8000696:	f002 f8fb 	bl	8002890 <HAL_I2C_Master_Transmit>
 800069a:	0003      	movs	r3, r0
 800069c:	7023      	strb	r3, [r4, #0]
								&(avgRegs[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 800069e:	197b      	adds	r3, r7, r5
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d002      	beq.n	80006ac <capTouch_SetAveragingFactor+0x60>
		return halRet;
 80006a6:	197b      	adds	r3, r7, r5
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	e090      	b.n	80007ce <capTouch_SetAveragingFactor+0x182>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	6818      	ldr	r0, [r3, #0]
 80006b0:	251e      	movs	r5, #30
 80006b2:	197c      	adds	r4, r7, r5
 80006b4:	2314      	movs	r3, #20
 80006b6:	18fa      	adds	r2, r7, r3
 80006b8:	2301      	movs	r3, #1
 80006ba:	425b      	negs	r3, r3
 80006bc:	9300      	str	r3, [sp, #0]
 80006be:	2307      	movs	r3, #7
 80006c0:	2136      	movs	r1, #54	@ 0x36
 80006c2:	f002 fa0f 	bl	8002ae4 <HAL_I2C_Master_Receive>
 80006c6:	0003      	movs	r3, r0
 80006c8:	7023      	strb	r3, [r4, #0]
	if(halRet != HAL_OK)
 80006ca:	197b      	adds	r3, r7, r5
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d002      	beq.n	80006d8 <capTouch_SetAveragingFactor+0x8c>
		return halRet;
 80006d2:	197b      	adds	r3, r7, r5
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	e07a      	b.n	80007ce <capTouch_SetAveragingFactor+0x182>


	// 2-byte buffer to specify register address and new averaging factor
	uint8_t avgRegNew[2] = {0x00, 0x00};
 80006d8:	2308      	movs	r3, #8
 80006da:	18fb      	adds	r3, r7, r3
 80006dc:	2200      	movs	r2, #0
 80006de:	801a      	strh	r2, [r3, #0]
	uint8_t avgNew = 0x00;
 80006e0:	231d      	movs	r3, #29
 80006e2:	18fb      	adds	r3, r7, r3
 80006e4:	2200      	movs	r2, #0
 80006e6:	701a      	strb	r2, [r3, #0]
	uint8_t i;

	for(i = 0; i <= 6; i++) {
 80006e8:	231f      	movs	r3, #31
 80006ea:	18fb      	adds	r3, r7, r3
 80006ec:	2200      	movs	r2, #0
 80006ee:	701a      	strb	r2, [r3, #0]
 80006f0:	e041      	b.n	8000776 <capTouch_SetAveragingFactor+0x12a>
		 * Bits 0-1 contain adjacent key suppression information,
		 * which is independent of the averaging factor.
		 */

		// Clear bits 2-6
		avgNew = avgRet[i] & 0b00000011;
 80006f2:	241f      	movs	r4, #31
 80006f4:	193b      	adds	r3, r7, r4
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	2214      	movs	r2, #20
 80006fa:	18ba      	adds	r2, r7, r2
 80006fc:	5cd2      	ldrb	r2, [r2, r3]
 80006fe:	201d      	movs	r0, #29
 8000700:	183b      	adds	r3, r7, r0
 8000702:	2103      	movs	r1, #3
 8000704:	400a      	ands	r2, r1
 8000706:	701a      	strb	r2, [r3, #0]
		// Set bits 2-6 with new averaging factor
		uint8_t avgMask = ((dataBuff[i]) << 2);
 8000708:	193b      	adds	r3, r7, r4
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	683a      	ldr	r2, [r7, #0]
 800070e:	18d3      	adds	r3, r2, r3
 8000710:	781a      	ldrb	r2, [r3, #0]
 8000712:	251c      	movs	r5, #28
 8000714:	197b      	adds	r3, r7, r5
 8000716:	0092      	lsls	r2, r2, #2
 8000718:	701a      	strb	r2, [r3, #0]
		avgNew = avgNew | avgMask;
 800071a:	183b      	adds	r3, r7, r0
 800071c:	1839      	adds	r1, r7, r0
 800071e:	197a      	adds	r2, r7, r5
 8000720:	7809      	ldrb	r1, [r1, #0]
 8000722:	7812      	ldrb	r2, [r2, #0]
 8000724:	430a      	orrs	r2, r1
 8000726:	701a      	strb	r2, [r3, #0]
//			halRet = HAL_ERROR;
//			return halRet;
//		}
		// ^^ Kills memory

		avgRegNew[0] = avgRegs[i];
 8000728:	193b      	adds	r3, r7, r4
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	220c      	movs	r2, #12
 800072e:	18ba      	adds	r2, r7, r2
 8000730:	5cd2      	ldrb	r2, [r2, r3]
 8000732:	2108      	movs	r1, #8
 8000734:	187b      	adds	r3, r7, r1
 8000736:	701a      	strb	r2, [r3, #0]
		avgRegNew[1] = avgNew;
 8000738:	187b      	adds	r3, r7, r1
 800073a:	183a      	adds	r2, r7, r0
 800073c:	7812      	ldrb	r2, [r2, #0]
 800073e:	705a      	strb	r2, [r3, #1]

		halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	6818      	ldr	r0, [r3, #0]
 8000744:	251e      	movs	r5, #30
 8000746:	197c      	adds	r4, r7, r5
 8000748:	187a      	adds	r2, r7, r1
 800074a:	2301      	movs	r3, #1
 800074c:	425b      	negs	r3, r3
 800074e:	9300      	str	r3, [sp, #0]
 8000750:	2302      	movs	r3, #2
 8000752:	2136      	movs	r1, #54	@ 0x36
 8000754:	f002 f89c 	bl	8002890 <HAL_I2C_Master_Transmit>
 8000758:	0003      	movs	r3, r0
 800075a:	7023      	strb	r3, [r4, #0]
									avgRegNew, 2, HAL_MAX_DELAY);
		if(halRet != HAL_OK)
 800075c:	197b      	adds	r3, r7, r5
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	2b00      	cmp	r3, #0
 8000762:	d002      	beq.n	800076a <capTouch_SetAveragingFactor+0x11e>
			return halRet;
 8000764:	197b      	adds	r3, r7, r5
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	e031      	b.n	80007ce <capTouch_SetAveragingFactor+0x182>
	for(i = 0; i <= 6; i++) {
 800076a:	211f      	movs	r1, #31
 800076c:	187b      	adds	r3, r7, r1
 800076e:	781a      	ldrb	r2, [r3, #0]
 8000770:	187b      	adds	r3, r7, r1
 8000772:	3201      	adds	r2, #1
 8000774:	701a      	strb	r2, [r3, #0]
 8000776:	231f      	movs	r3, #31
 8000778:	18fb      	adds	r3, r7, r3
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	2b06      	cmp	r3, #6
 800077e:	d9b8      	bls.n	80006f2 <capTouch_SetAveragingFactor+0xa6>

	}

	// Debug check that avg register values have been set successfully
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	6818      	ldr	r0, [r3, #0]
 8000784:	251e      	movs	r5, #30
 8000786:	197c      	adds	r4, r7, r5
 8000788:	230c      	movs	r3, #12
 800078a:	18fa      	adds	r2, r7, r3
 800078c:	2301      	movs	r3, #1
 800078e:	425b      	negs	r3, r3
 8000790:	9300      	str	r3, [sp, #0]
 8000792:	2301      	movs	r3, #1
 8000794:	2136      	movs	r1, #54	@ 0x36
 8000796:	f002 f87b 	bl	8002890 <HAL_I2C_Master_Transmit>
 800079a:	0003      	movs	r3, r0
 800079c:	7023      	strb	r3, [r4, #0]
									&(avgRegs[0]), 1, HAL_MAX_DELAY);
	if(halRet != HAL_OK)
 800079e:	197b      	adds	r3, r7, r5
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d002      	beq.n	80007ac <capTouch_SetAveragingFactor+0x160>
		return halRet;
 80007a6:	197b      	adds	r3, r7, r5
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	e010      	b.n	80007ce <capTouch_SetAveragingFactor+0x182>
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, avgRet, 7, HAL_MAX_DELAY);
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	6818      	ldr	r0, [r3, #0]
 80007b0:	251e      	movs	r5, #30
 80007b2:	197c      	adds	r4, r7, r5
 80007b4:	2314      	movs	r3, #20
 80007b6:	18fa      	adds	r2, r7, r3
 80007b8:	2301      	movs	r3, #1
 80007ba:	425b      	negs	r3, r3
 80007bc:	9300      	str	r3, [sp, #0]
 80007be:	2307      	movs	r3, #7
 80007c0:	2136      	movs	r1, #54	@ 0x36
 80007c2:	f002 f98f 	bl	8002ae4 <HAL_I2C_Master_Receive>
 80007c6:	0003      	movs	r3, r0
 80007c8:	7023      	strb	r3, [r4, #0]

	return halRet;
 80007ca:	197b      	adds	r3, r7, r5
 80007cc:	781b      	ldrb	r3, [r3, #0]

}
 80007ce:	0018      	movs	r0, r3
 80007d0:	46bd      	mov	sp, r7
 80007d2:	b009      	add	sp, #36	@ 0x24
 80007d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007d6:	46c0      	nop			@ (mov r8, r8)
 80007d8:	08005c78 	.word	0x08005c78
 80007dc:	08005c80 	.word	0x08005c80

080007e0 <capTouch_SetDetectionIntegrator>:

HAL_StatusTypeDef capTouch_SetDetectionIntegrator(QT1070 *capTouch, uint8_t *dataBuff) {
 80007e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007e2:	b08b      	sub	sp, #44	@ 0x2c
 80007e4:	af02      	add	r7, sp, #8
 80007e6:	6078      	str	r0, [r7, #4]
 80007e8:	6039      	str	r1, [r7, #0]

	HAL_StatusTypeDef halRet = HAL_OK;
 80007ea:	231e      	movs	r3, #30
 80007ec:	18fb      	adds	r3, r7, r3
 80007ee:	2200      	movs	r2, #0
 80007f0:	701a      	strb	r2, [r3, #0]

	uint8_t detIntRegs[7] = {capTouch_DetInteg0Reg, capTouch_DetInteg1Reg, capTouch_DetInteg2Reg,
 80007f2:	2314      	movs	r3, #20
 80007f4:	18fb      	adds	r3, r7, r3
 80007f6:	4a31      	ldr	r2, [pc, #196]	@ (80008bc <capTouch_SetDetectionIntegrator+0xdc>)
 80007f8:	6811      	ldr	r1, [r2, #0]
 80007fa:	6019      	str	r1, [r3, #0]
 80007fc:	8891      	ldrh	r1, [r2, #4]
 80007fe:	8099      	strh	r1, [r3, #4]
 8000800:	7992      	ldrb	r2, [r2, #6]
 8000802:	719a      	strb	r2, [r3, #6]
						capTouch_DetInteg3Reg, capTouch_DetInteg4Reg, capTouch_DetInteg5Reg, capTouch_DetInteg6Reg};

	// 2-byte buffer to specify register address and new averaging factor
	uint8_t detIntRegNew[2] = {0x00, 0x00};
 8000804:	2310      	movs	r3, #16
 8000806:	18fb      	adds	r3, r7, r3
 8000808:	2200      	movs	r2, #0
 800080a:	801a      	strh	r2, [r3, #0]
	uint8_t i;

	for(i = 0; i <= 6; i++) {
 800080c:	231f      	movs	r3, #31
 800080e:	18fb      	adds	r3, r7, r3
 8000810:	2200      	movs	r2, #0
 8000812:	701a      	strb	r2, [r3, #0]
 8000814:	e022      	b.n	800085c <capTouch_SetDetectionIntegrator+0x7c>

		detIntRegNew[0] = detIntRegs[i];
 8000816:	251f      	movs	r5, #31
 8000818:	197b      	adds	r3, r7, r5
 800081a:	781b      	ldrb	r3, [r3, #0]
 800081c:	2214      	movs	r2, #20
 800081e:	18ba      	adds	r2, r7, r2
 8000820:	5cd2      	ldrb	r2, [r2, r3]
 8000822:	2110      	movs	r1, #16
 8000824:	187b      	adds	r3, r7, r1
 8000826:	701a      	strb	r2, [r3, #0]
		detIntRegNew[1] = dataBuff[i];
 8000828:	197b      	adds	r3, r7, r5
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	683a      	ldr	r2, [r7, #0]
 800082e:	18d3      	adds	r3, r2, r3
 8000830:	781a      	ldrb	r2, [r3, #0]
 8000832:	187b      	adds	r3, r7, r1
 8000834:	705a      	strb	r2, [r3, #1]

		halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	6818      	ldr	r0, [r3, #0]
 800083a:	231e      	movs	r3, #30
 800083c:	18fc      	adds	r4, r7, r3
 800083e:	187a      	adds	r2, r7, r1
 8000840:	2301      	movs	r3, #1
 8000842:	425b      	negs	r3, r3
 8000844:	9300      	str	r3, [sp, #0]
 8000846:	2302      	movs	r3, #2
 8000848:	2136      	movs	r1, #54	@ 0x36
 800084a:	f002 f821 	bl	8002890 <HAL_I2C_Master_Transmit>
 800084e:	0003      	movs	r3, r0
 8000850:	7023      	strb	r3, [r4, #0]
	for(i = 0; i <= 6; i++) {
 8000852:	197b      	adds	r3, r7, r5
 8000854:	781a      	ldrb	r2, [r3, #0]
 8000856:	197b      	adds	r3, r7, r5
 8000858:	3201      	adds	r2, #1
 800085a:	701a      	strb	r2, [r3, #0]
 800085c:	231f      	movs	r3, #31
 800085e:	18fb      	adds	r3, r7, r3
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	2b06      	cmp	r3, #6
 8000864:	d9d7      	bls.n	8000816 <capTouch_SetDetectionIntegrator+0x36>
										detIntRegNew, 2, HAL_MAX_DELAY);

	}

	// Debug check that avg register values have been set successfully
	uint8_t detIntRet[7] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8000866:	2608      	movs	r6, #8
 8000868:	19bb      	adds	r3, r7, r6
 800086a:	4a15      	ldr	r2, [pc, #84]	@ (80008c0 <capTouch_SetDetectionIntegrator+0xe0>)
 800086c:	6811      	ldr	r1, [r2, #0]
 800086e:	6019      	str	r1, [r3, #0]
 8000870:	8891      	ldrh	r1, [r2, #4]
 8000872:	8099      	strh	r1, [r3, #4]
 8000874:	7992      	ldrb	r2, [r2, #6]
 8000876:	719a      	strb	r2, [r3, #6]
	halRet = HAL_I2C_Master_Transmit(capTouch->hi2c, DEVICE_ADDRESS,
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	6818      	ldr	r0, [r3, #0]
 800087c:	251e      	movs	r5, #30
 800087e:	197c      	adds	r4, r7, r5
 8000880:	2314      	movs	r3, #20
 8000882:	18fa      	adds	r2, r7, r3
 8000884:	2301      	movs	r3, #1
 8000886:	425b      	negs	r3, r3
 8000888:	9300      	str	r3, [sp, #0]
 800088a:	2301      	movs	r3, #1
 800088c:	2136      	movs	r1, #54	@ 0x36
 800088e:	f001 ffff 	bl	8002890 <HAL_I2C_Master_Transmit>
 8000892:	0003      	movs	r3, r0
 8000894:	7023      	strb	r3, [r4, #0]
									&(detIntRegs[0]), 1, HAL_MAX_DELAY);
	halRet = HAL_I2C_Master_Receive(capTouch->hi2c, DEVICE_ADDRESS, detIntRet, 7, HAL_MAX_DELAY);
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	6818      	ldr	r0, [r3, #0]
 800089a:	197c      	adds	r4, r7, r5
 800089c:	19ba      	adds	r2, r7, r6
 800089e:	2301      	movs	r3, #1
 80008a0:	425b      	negs	r3, r3
 80008a2:	9300      	str	r3, [sp, #0]
 80008a4:	2307      	movs	r3, #7
 80008a6:	2136      	movs	r1, #54	@ 0x36
 80008a8:	f002 f91c 	bl	8002ae4 <HAL_I2C_Master_Receive>
 80008ac:	0003      	movs	r3, r0
 80008ae:	7023      	strb	r3, [r4, #0]

	return halRet;
 80008b0:	197b      	adds	r3, r7, r5
 80008b2:	781b      	ldrb	r3, [r3, #0]

}
 80008b4:	0018      	movs	r0, r3
 80008b6:	46bd      	mov	sp, r7
 80008b8:	b009      	add	sp, #36	@ 0x24
 80008ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008bc:	08005c88 	.word	0x08005c88
 80008c0:	08005c78 	.word	0x08005c78

080008c4 <initRTCInternalAlarm>:
 */

#include "../Inc/alarm.h"


void initRTCInternalAlarm(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *currTime, RTC_DateTypeDef *currDate) {
 80008c4:	b590      	push	{r4, r7, lr}
 80008c6:	b099      	sub	sp, #100	@ 0x64
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	60f8      	str	r0, [r7, #12]
 80008cc:	60b9      	str	r1, [r7, #8]
 80008ce:	607a      	str	r2, [r7, #4]

	RTC_AlarmTypeDef internalAlarm_init = {0};
 80008d0:	2438      	movs	r4, #56	@ 0x38
 80008d2:	193b      	adds	r3, r7, r4
 80008d4:	0018      	movs	r0, r3
 80008d6:	2328      	movs	r3, #40	@ 0x28
 80008d8:	001a      	movs	r2, r3
 80008da:	2100      	movs	r1, #0
 80008dc:	f005 f984 	bl	8005be8 <memset>
	internalAlarm_init.AlarmTime.Hours = currTime->Hours;
 80008e0:	68bb      	ldr	r3, [r7, #8]
 80008e2:	781a      	ldrb	r2, [r3, #0]
 80008e4:	0021      	movs	r1, r4
 80008e6:	187b      	adds	r3, r7, r1
 80008e8:	701a      	strb	r2, [r3, #0]
	internalAlarm_init.AlarmTime.Minutes = currTime->Minutes + 1;
 80008ea:	68bb      	ldr	r3, [r7, #8]
 80008ec:	785b      	ldrb	r3, [r3, #1]
 80008ee:	3301      	adds	r3, #1
 80008f0:	b2da      	uxtb	r2, r3
 80008f2:	187b      	adds	r3, r7, r1
 80008f4:	705a      	strb	r2, [r3, #1]
	internalAlarm_init.AlarmTime.Seconds = currTime->Seconds;
 80008f6:	68bb      	ldr	r3, [r7, #8]
 80008f8:	789a      	ldrb	r2, [r3, #2]
 80008fa:	187b      	adds	r3, r7, r1
 80008fc:	709a      	strb	r2, [r3, #2]
	internalAlarm_init.AlarmTime.SubSeconds = currTime->SubSeconds;
 80008fe:	68bb      	ldr	r3, [r7, #8]
 8000900:	685a      	ldr	r2, [r3, #4]
 8000902:	187b      	adds	r3, r7, r1
 8000904:	605a      	str	r2, [r3, #4]
	internalAlarm_init.AlarmTime.TimeFormat = currTime->TimeFormat;
 8000906:	68bb      	ldr	r3, [r7, #8]
 8000908:	78da      	ldrb	r2, [r3, #3]
 800090a:	187b      	adds	r3, r7, r1
 800090c:	70da      	strb	r2, [r3, #3]
	internalAlarm_init.AlarmTime.TimeFormat = currTime->TimeFormat;
 800090e:	68bb      	ldr	r3, [r7, #8]
 8000910:	78da      	ldrb	r2, [r3, #3]
 8000912:	187b      	adds	r3, r7, r1
 8000914:	70da      	strb	r2, [r3, #3]
	internalAlarm_init.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000916:	0008      	movs	r0, r1
 8000918:	183b      	adds	r3, r7, r0
 800091a:	2200      	movs	r2, #0
 800091c:	60da      	str	r2, [r3, #12]
	internalAlarm_init.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800091e:	183b      	adds	r3, r7, r0
 8000920:	2200      	movs	r2, #0
 8000922:	611a      	str	r2, [r3, #16]
	internalAlarm_init.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8000924:	183b      	adds	r3, r7, r0
 8000926:	4a11      	ldr	r2, [pc, #68]	@ (800096c <initRTCInternalAlarm+0xa8>)
 8000928:	615a      	str	r2, [r3, #20]
								  |RTC_ALARMMASK_SECONDS;
	internalAlarm_init.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800092a:	183b      	adds	r3, r7, r0
 800092c:	2200      	movs	r2, #0
 800092e:	619a      	str	r2, [r3, #24]
	internalAlarm_init.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000930:	183b      	adds	r3, r7, r0
 8000932:	2200      	movs	r2, #0
 8000934:	61da      	str	r2, [r3, #28]
	internalAlarm_init.AlarmDateWeekDay = 0x1;
 8000936:	183b      	adds	r3, r7, r0
 8000938:	2220      	movs	r2, #32
 800093a:	2101      	movs	r1, #1
 800093c:	5499      	strb	r1, [r3, r2]
	internalAlarm_init.Alarm = internalAlarm;
 800093e:	0001      	movs	r1, r0
 8000940:	187b      	adds	r3, r7, r1
 8000942:	2280      	movs	r2, #128	@ 0x80
 8000944:	0052      	lsls	r2, r2, #1
 8000946:	625a      	str	r2, [r3, #36]	@ 0x24

	HAL_RTC_SetAlarm_IT(hrtc, &internalAlarm_init, RTCTimeFormat);
 8000948:	1879      	adds	r1, r7, r1
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	2200      	movs	r2, #0
 800094e:	0018      	movs	r0, r3
 8000950:	f003 feb6 	bl	80046c0 <HAL_RTC_SetAlarm_IT>

	RTC_AlarmTypeDef internalAlarm_initTest;
	HAL_RTC_GetAlarm(hrtc, &internalAlarm_initTest, internalAlarm, RTCTimeFormat);
 8000954:	2380      	movs	r3, #128	@ 0x80
 8000956:	005a      	lsls	r2, r3, #1
 8000958:	2310      	movs	r3, #16
 800095a:	18f9      	adds	r1, r7, r3
 800095c:	68f8      	ldr	r0, [r7, #12]
 800095e:	2300      	movs	r3, #0
 8000960:	f003 ffee 	bl	8004940 <HAL_RTC_GetAlarm>


}
 8000964:	46c0      	nop			@ (mov r8, r8)
 8000966:	46bd      	mov	sp, r7
 8000968:	b019      	add	sp, #100	@ 0x64
 800096a:	bd90      	pop	{r4, r7, pc}
 800096c:	80800080 	.word	0x80800080

08000970 <getRTCTime>:

void getRTCTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *currTime, RTC_DateTypeDef *currDate) {
 8000970:	b580      	push	{r7, lr}
 8000972:	b084      	sub	sp, #16
 8000974:	af00      	add	r7, sp, #0
 8000976:	60f8      	str	r0, [r7, #12]
 8000978:	60b9      	str	r1, [r7, #8]
 800097a:	607a      	str	r2, [r7, #4]

	// Store both current time and current date in time and date pointers.
	HAL_RTC_GetTime(hrtc, currTime, RTCTimeFormat);
 800097c:	68b9      	ldr	r1, [r7, #8]
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	2200      	movs	r2, #0
 8000982:	0018      	movs	r0, r3
 8000984:	f003 fd60 	bl	8004448 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc, currDate, RTCTimeFormat);
 8000988:	6879      	ldr	r1, [r7, #4]
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	2200      	movs	r2, #0
 800098e:	0018      	movs	r0, r3
 8000990:	f003 fe48 	bl	8004624 <HAL_RTC_GetDate>

}
 8000994:	46c0      	nop			@ (mov r8, r8)
 8000996:	46bd      	mov	sp, r7
 8000998:	b004      	add	sp, #16
 800099a:	bd80      	pop	{r7, pc}

0800099c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800099c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800099e:	b08d      	sub	sp, #52	@ 0x34
 80009a0:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009a2:	f001 fb7d 	bl	80020a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009a6:	f000 f8db 	bl	8000b60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009aa:	f000 faaf 	bl	8000f0c <MX_GPIO_Init>
  MX_RTC_Init();
 80009ae:	f000 f98b 	bl	8000cc8 <MX_RTC_Init>
  MX_I2C1_Init();
 80009b2:	f000 f949 	bl	8000c48 <MX_I2C1_Init>
  MX_TIM14_Init();
 80009b6:	f000 fa83 	bl	8000ec0 <MX_TIM14_Init>
  MX_TIM2_Init();
 80009ba:	f000 fa21 	bl	8000e00 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  // Set Smooth Calibration Value

  HAL_RTCEx_SetSmoothCalib(&hrtc, RTC_SMOOTHCALIB_PERIOD_8SEC,
 80009be:	4b58      	ldr	r3, [pc, #352]	@ (8000b20 <main+0x184>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	2280      	movs	r2, #128	@ 0x80
 80009c4:	01d1      	lsls	r1, r2, #7
 80009c6:	4857      	ldr	r0, [pc, #348]	@ (8000b24 <main+0x188>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	f004 f9ae 	bl	8004d2a <HAL_RTCEx_SetSmoothCalib>
    							RTC_SMOOTHCALIB_PLUSPULSES_RESET, rtcCalVal);

  uint8_t initRet = 0;
 80009ce:	2317      	movs	r3, #23
 80009d0:	18fb      	adds	r3, r7, r3
 80009d2:	2200      	movs	r2, #0
 80009d4:	701a      	strb	r2, [r3, #0]

  // Init the internal RTC alarm time to track the current time
  initRTCInternalAlarm(&hrtc, &currTime, &currDate);
 80009d6:	4a54      	ldr	r2, [pc, #336]	@ (8000b28 <main+0x18c>)
 80009d8:	4954      	ldr	r1, [pc, #336]	@ (8000b2c <main+0x190>)
 80009da:	4b52      	ldr	r3, [pc, #328]	@ (8000b24 <main+0x188>)
 80009dc:	0018      	movs	r0, r3
 80009de:	f7ff ff71 	bl	80008c4 <initRTCInternalAlarm>

  // Initialize all GPIOs to be used with 7 segment display
    sevSeg_Init(shiftDataPin, shiftDataClockPin, shiftStoreClockPin,
 80009e2:	2380      	movs	r3, #128	@ 0x80
 80009e4:	009c      	lsls	r4, r3, #2
 80009e6:	2380      	movs	r3, #128	@ 0x80
 80009e8:	00dd      	lsls	r5, r3, #3
 80009ea:	2680      	movs	r6, #128	@ 0x80
 80009ec:	2240      	movs	r2, #64	@ 0x40
 80009ee:	4694      	mov	ip, r2
 80009f0:	2380      	movs	r3, #128	@ 0x80
 80009f2:	011a      	lsls	r2, r3, #4
 80009f4:	4b4e      	ldr	r3, [pc, #312]	@ (8000b30 <main+0x194>)
 80009f6:	6819      	ldr	r1, [r3, #0]
 80009f8:	4b4e      	ldr	r3, [pc, #312]	@ (8000b34 <main+0x198>)
 80009fa:	6818      	ldr	r0, [r3, #0]
 80009fc:	4b4e      	ldr	r3, [pc, #312]	@ (8000b38 <main+0x19c>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	9304      	str	r3, [sp, #16]
 8000a02:	9003      	str	r0, [sp, #12]
 8000a04:	9102      	str	r1, [sp, #8]
 8000a06:	4b4d      	ldr	r3, [pc, #308]	@ (8000b3c <main+0x1a0>)
 8000a08:	9301      	str	r3, [sp, #4]
 8000a0a:	9200      	str	r2, [sp, #0]
 8000a0c:	4663      	mov	r3, ip
 8000a0e:	0032      	movs	r2, r6
 8000a10:	0029      	movs	r1, r5
 8000a12:	0020      	movs	r0, r4
 8000a14:	f000 ff60 	bl	80018d8 <sevSeg_Init>
				shiftOutputEnablePin, shiftMCLRPin,
				GPIOPortArray, timerDelay, timerPWM, tim_PWM_CHANNEL);


	HAL_StatusTypeDef halRet = updateAndDisplayTime();
 8000a18:	2216      	movs	r2, #22
 8000a1a:	18bc      	adds	r4, r7, r2
 8000a1c:	f000 fb58 	bl	80010d0 <updateAndDisplayTime>
 8000a20:	0003      	movs	r3, r0
 8000a22:	7023      	strb	r3, [r4, #0]

    /*
     * Initialize capacitive touch sensor
     */

    initRet = capTouch_Init(&capTouch, &hi2c1, timerDelay,
 8000a24:	4b42      	ldr	r3, [pc, #264]	@ (8000b30 <main+0x194>)
 8000a26:	681d      	ldr	r5, [r3, #0]
 8000a28:	2380      	movs	r3, #128	@ 0x80
 8000a2a:	005b      	lsls	r3, r3, #1
 8000a2c:	4a44      	ldr	r2, [pc, #272]	@ (8000b40 <main+0x1a4>)
 8000a2e:	7812      	ldrb	r2, [r2, #0]
 8000a30:	2117      	movs	r1, #23
 8000a32:	187c      	adds	r4, r7, r1
 8000a34:	4e43      	ldr	r6, [pc, #268]	@ (8000b44 <main+0x1a8>)
 8000a36:	4944      	ldr	r1, [pc, #272]	@ (8000b48 <main+0x1ac>)
 8000a38:	4844      	ldr	r0, [pc, #272]	@ (8000b4c <main+0x1b0>)
 8000a3a:	9201      	str	r2, [sp, #4]
 8000a3c:	9300      	str	r3, [sp, #0]
 8000a3e:	0033      	movs	r3, r6
 8000a40:	002a      	movs	r2, r5
 8000a42:	f7ff fbeb 	bl	800021c <capTouch_Init>
 8000a46:	0003      	movs	r3, r0
 8000a48:	7023      	strb	r3, [r4, #0]
    						&capTouchResetPort, capTouchResetPin, capTouchChannels);

    if(initRet != 0) {
 8000a4a:	2117      	movs	r1, #23
 8000a4c:	187b      	adds	r3, r7, r1
 8000a4e:	781b      	ldrb	r3, [r3, #0]
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d001      	beq.n	8000a58 <main+0xbc>
    	dispError();
 8000a54:	f000 fef8 	bl	8001848 <dispError>
    }

    // Max. out averaging factor
    uint8_t avgFactors_New[7] = {AVGFact, AVGFact, AVGFact, AVGFact, 0, 0, 0};
 8000a58:	4b3d      	ldr	r3, [pc, #244]	@ (8000b50 <main+0x1b4>)
 8000a5a:	781a      	ldrb	r2, [r3, #0]
 8000a5c:	210c      	movs	r1, #12
 8000a5e:	187b      	adds	r3, r7, r1
 8000a60:	701a      	strb	r2, [r3, #0]
 8000a62:	4b3b      	ldr	r3, [pc, #236]	@ (8000b50 <main+0x1b4>)
 8000a64:	781a      	ldrb	r2, [r3, #0]
 8000a66:	187b      	adds	r3, r7, r1
 8000a68:	705a      	strb	r2, [r3, #1]
 8000a6a:	4b39      	ldr	r3, [pc, #228]	@ (8000b50 <main+0x1b4>)
 8000a6c:	781a      	ldrb	r2, [r3, #0]
 8000a6e:	187b      	adds	r3, r7, r1
 8000a70:	709a      	strb	r2, [r3, #2]
 8000a72:	4b37      	ldr	r3, [pc, #220]	@ (8000b50 <main+0x1b4>)
 8000a74:	781a      	ldrb	r2, [r3, #0]
 8000a76:	187b      	adds	r3, r7, r1
 8000a78:	70da      	strb	r2, [r3, #3]
 8000a7a:	187b      	adds	r3, r7, r1
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	711a      	strb	r2, [r3, #4]
 8000a80:	187b      	adds	r3, r7, r1
 8000a82:	2200      	movs	r2, #0
 8000a84:	715a      	strb	r2, [r3, #5]
 8000a86:	187b      	adds	r3, r7, r1
 8000a88:	2200      	movs	r2, #0
 8000a8a:	719a      	strb	r2, [r3, #6]
    halRet = capTouch_SetAveragingFactor(&capTouch, avgFactors_New);
 8000a8c:	2516      	movs	r5, #22
 8000a8e:	197c      	adds	r4, r7, r5
 8000a90:	187a      	adds	r2, r7, r1
 8000a92:	4b2e      	ldr	r3, [pc, #184]	@ (8000b4c <main+0x1b0>)
 8000a94:	0011      	movs	r1, r2
 8000a96:	0018      	movs	r0, r3
 8000a98:	f7ff fdd8 	bl	800064c <capTouch_SetAveragingFactor>
 8000a9c:	0003      	movs	r3, r0
 8000a9e:	7023      	strb	r3, [r4, #0]

    if(halRet != HAL_OK) {
 8000aa0:	197b      	adds	r3, r7, r5
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d001      	beq.n	8000aac <main+0x110>
    	dispError();
 8000aa8:	f000 fece 	bl	8001848 <dispError>
    }

    // Set detection integration factors
    uint8_t detIntFactors_New[7] = {DIFact, DIFact, DIFact, DIFact, DIFact, DIFact, DIFact};
 8000aac:	4b29      	ldr	r3, [pc, #164]	@ (8000b54 <main+0x1b8>)
 8000aae:	781a      	ldrb	r2, [r3, #0]
 8000ab0:	1d3b      	adds	r3, r7, #4
 8000ab2:	701a      	strb	r2, [r3, #0]
 8000ab4:	4b27      	ldr	r3, [pc, #156]	@ (8000b54 <main+0x1b8>)
 8000ab6:	781a      	ldrb	r2, [r3, #0]
 8000ab8:	1d3b      	adds	r3, r7, #4
 8000aba:	705a      	strb	r2, [r3, #1]
 8000abc:	4b25      	ldr	r3, [pc, #148]	@ (8000b54 <main+0x1b8>)
 8000abe:	781a      	ldrb	r2, [r3, #0]
 8000ac0:	1d3b      	adds	r3, r7, #4
 8000ac2:	709a      	strb	r2, [r3, #2]
 8000ac4:	4b23      	ldr	r3, [pc, #140]	@ (8000b54 <main+0x1b8>)
 8000ac6:	781a      	ldrb	r2, [r3, #0]
 8000ac8:	1d3b      	adds	r3, r7, #4
 8000aca:	70da      	strb	r2, [r3, #3]
 8000acc:	4b21      	ldr	r3, [pc, #132]	@ (8000b54 <main+0x1b8>)
 8000ace:	781a      	ldrb	r2, [r3, #0]
 8000ad0:	1d3b      	adds	r3, r7, #4
 8000ad2:	711a      	strb	r2, [r3, #4]
 8000ad4:	4b1f      	ldr	r3, [pc, #124]	@ (8000b54 <main+0x1b8>)
 8000ad6:	781a      	ldrb	r2, [r3, #0]
 8000ad8:	1d3b      	adds	r3, r7, #4
 8000ada:	715a      	strb	r2, [r3, #5]
 8000adc:	4b1d      	ldr	r3, [pc, #116]	@ (8000b54 <main+0x1b8>)
 8000ade:	781a      	ldrb	r2, [r3, #0]
 8000ae0:	1d3b      	adds	r3, r7, #4
 8000ae2:	719a      	strb	r2, [r3, #6]
    halRet = capTouch_SetDetectionIntegrator(&capTouch, detIntFactors_New);
 8000ae4:	2516      	movs	r5, #22
 8000ae6:	197c      	adds	r4, r7, r5
 8000ae8:	1d3a      	adds	r2, r7, #4
 8000aea:	4b18      	ldr	r3, [pc, #96]	@ (8000b4c <main+0x1b0>)
 8000aec:	0011      	movs	r1, r2
 8000aee:	0018      	movs	r0, r3
 8000af0:	f7ff fe76 	bl	80007e0 <capTouch_SetDetectionIntegrator>
 8000af4:	0003      	movs	r3, r0
 8000af6:	7023      	strb	r3, [r4, #0]
    if(halRet != HAL_OK) {
 8000af8:	197b      	adds	r3, r7, r5
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <main+0x168>
    	dispError();
 8000b00:	f000 fea2 	bl	8001848 <dispError>
    }

    userAlarmToggle = false;			//Default to off
 8000b04:	4b14      	ldr	r3, [pc, #80]	@ (8000b58 <main+0x1bc>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	701a      	strb	r2, [r3, #0]

    // User alarm default value
    userAlarmTime.Hours = 1;
 8000b0a:	4b14      	ldr	r3, [pc, #80]	@ (8000b5c <main+0x1c0>)
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	701a      	strb	r2, [r3, #0]
    userAlarmTime.Minutes = 1;
 8000b10:	4b12      	ldr	r3, [pc, #72]	@ (8000b5c <main+0x1c0>)
 8000b12:	2201      	movs	r2, #1
 8000b14:	705a      	strb	r2, [r3, #1]
    userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000b16:	4b11      	ldr	r3, [pc, #68]	@ (8000b5c <main+0x1c0>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	70da      	strb	r2, [r3, #3]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b1c:	46c0      	nop			@ (mov r8, r8)
 8000b1e:	e7fd      	b.n	8000b1c <main+0x180>
 8000b20:	2000002c 	.word	0x2000002c
 8000b24:	20000100 	.word	0x20000100
 8000b28:	20000094 	.word	0x20000094
 8000b2c:	20000080 	.word	0x20000080
 8000b30:	20000034 	.word	0x20000034
 8000b34:	20000038 	.word	0x20000038
 8000b38:	20000030 	.word	0x20000030
 8000b3c:	20000014 	.word	0x20000014
 8000b40:	20000008 	.word	0x20000008
 8000b44:	20000004 	.word	0x20000004
 8000b48:	200000ac 	.word	0x200000ac
 8000b4c:	200001c8 	.word	0x200001c8
 8000b50:	20000009 	.word	0x20000009
 8000b54:	2000000a 	.word	0x2000000a
 8000b58:	2000007d 	.word	0x2000007d
 8000b5c:	20000098 	.word	0x20000098

08000b60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b60:	b590      	push	{r4, r7, lr}
 8000b62:	b093      	sub	sp, #76	@ 0x4c
 8000b64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b66:	2410      	movs	r4, #16
 8000b68:	193b      	adds	r3, r7, r4
 8000b6a:	0018      	movs	r0, r3
 8000b6c:	2338      	movs	r3, #56	@ 0x38
 8000b6e:	001a      	movs	r2, r3
 8000b70:	2100      	movs	r1, #0
 8000b72:	f005 f839 	bl	8005be8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b76:	003b      	movs	r3, r7
 8000b78:	0018      	movs	r0, r3
 8000b7a:	2310      	movs	r3, #16
 8000b7c:	001a      	movs	r2, r3
 8000b7e:	2100      	movs	r1, #0
 8000b80:	f005 f832 	bl	8005be8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b84:	2380      	movs	r3, #128	@ 0x80
 8000b86:	009b      	lsls	r3, r3, #2
 8000b88:	0018      	movs	r0, r3
 8000b8a:	f002 fc3d 	bl	8003408 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000b8e:	f002 fc1d 	bl	80033cc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMLOW);
 8000b92:	4b2c      	ldr	r3, [pc, #176]	@ (8000c44 <SystemClock_Config+0xe4>)
 8000b94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000b96:	2218      	movs	r2, #24
 8000b98:	4393      	bics	r3, r2
 8000b9a:	001a      	movs	r2, r3
 8000b9c:	4b29      	ldr	r3, [pc, #164]	@ (8000c44 <SystemClock_Config+0xe4>)
 8000b9e:	2108      	movs	r1, #8
 8000ba0:	430a      	orrs	r2, r1
 8000ba2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8000ba4:	193b      	adds	r3, r7, r4
 8000ba6:	220e      	movs	r2, #14
 8000ba8:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000baa:	193b      	adds	r3, r7, r4
 8000bac:	2201      	movs	r2, #1
 8000bae:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bb0:	193b      	adds	r3, r7, r4
 8000bb2:	2280      	movs	r2, #128	@ 0x80
 8000bb4:	0052      	lsls	r2, r2, #1
 8000bb6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000bb8:	0021      	movs	r1, r4
 8000bba:	187b      	adds	r3, r7, r1
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bc0:	187b      	adds	r3, r7, r1
 8000bc2:	2240      	movs	r2, #64	@ 0x40
 8000bc4:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000bc6:	187b      	adds	r3, r7, r1
 8000bc8:	2201      	movs	r2, #1
 8000bca:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bcc:	187b      	adds	r3, r7, r1
 8000bce:	2202      	movs	r2, #2
 8000bd0:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000bd2:	187b      	adds	r3, r7, r1
 8000bd4:	2202      	movs	r2, #2
 8000bd6:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000bd8:	187b      	adds	r3, r7, r1
 8000bda:	2200      	movs	r2, #0
 8000bdc:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000bde:	187b      	adds	r3, r7, r1
 8000be0:	2208      	movs	r2, #8
 8000be2:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000be4:	187b      	adds	r3, r7, r1
 8000be6:	2280      	movs	r2, #128	@ 0x80
 8000be8:	0292      	lsls	r2, r2, #10
 8000bea:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000bec:	187b      	adds	r3, r7, r1
 8000bee:	2280      	movs	r2, #128	@ 0x80
 8000bf0:	0492      	lsls	r2, r2, #18
 8000bf2:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000bf4:	187b      	adds	r3, r7, r1
 8000bf6:	2280      	movs	r2, #128	@ 0x80
 8000bf8:	0592      	lsls	r2, r2, #22
 8000bfa:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bfc:	187b      	adds	r3, r7, r1
 8000bfe:	0018      	movs	r0, r3
 8000c00:	f002 fc42 	bl	8003488 <HAL_RCC_OscConfig>
 8000c04:	1e03      	subs	r3, r0, #0
 8000c06:	d001      	beq.n	8000c0c <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000c08:	f000 fe60 	bl	80018cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c0c:	003b      	movs	r3, r7
 8000c0e:	2207      	movs	r2, #7
 8000c10:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c12:	003b      	movs	r3, r7
 8000c14:	2202      	movs	r2, #2
 8000c16:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c18:	003b      	movs	r3, r7
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c1e:	003b      	movs	r3, r7
 8000c20:	2200      	movs	r2, #0
 8000c22:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c24:	003b      	movs	r3, r7
 8000c26:	2102      	movs	r1, #2
 8000c28:	0018      	movs	r0, r3
 8000c2a:	f002 ff47 	bl	8003abc <HAL_RCC_ClockConfig>
 8000c2e:	1e03      	subs	r3, r0, #0
 8000c30:	d001      	beq.n	8000c36 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000c32:	f000 fe4b 	bl	80018cc <Error_Handler>
  }
  HAL_RCCEx_EnableLSCO(RCC_LSCOSOURCE_LSI);
 8000c36:	2000      	movs	r0, #0
 8000c38:	f003 fa44 	bl	80040c4 <HAL_RCCEx_EnableLSCO>
}
 8000c3c:	46c0      	nop			@ (mov r8, r8)
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	b013      	add	sp, #76	@ 0x4c
 8000c42:	bd90      	pop	{r4, r7, pc}
 8000c44:	40021000 	.word	0x40021000

08000c48 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000c4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000cbc <MX_I2C1_Init+0x74>)
 8000c4e:	4a1c      	ldr	r2, [pc, #112]	@ (8000cc0 <MX_I2C1_Init+0x78>)
 8000c50:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00602173;
 8000c52:	4b1a      	ldr	r3, [pc, #104]	@ (8000cbc <MX_I2C1_Init+0x74>)
 8000c54:	4a1b      	ldr	r2, [pc, #108]	@ (8000cc4 <MX_I2C1_Init+0x7c>)
 8000c56:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000c58:	4b18      	ldr	r3, [pc, #96]	@ (8000cbc <MX_I2C1_Init+0x74>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c5e:	4b17      	ldr	r3, [pc, #92]	@ (8000cbc <MX_I2C1_Init+0x74>)
 8000c60:	2201      	movs	r2, #1
 8000c62:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c64:	4b15      	ldr	r3, [pc, #84]	@ (8000cbc <MX_I2C1_Init+0x74>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000c6a:	4b14      	ldr	r3, [pc, #80]	@ (8000cbc <MX_I2C1_Init+0x74>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000c70:	4b12      	ldr	r3, [pc, #72]	@ (8000cbc <MX_I2C1_Init+0x74>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c76:	4b11      	ldr	r3, [pc, #68]	@ (8000cbc <MX_I2C1_Init+0x74>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000cbc <MX_I2C1_Init+0x74>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000c82:	4b0e      	ldr	r3, [pc, #56]	@ (8000cbc <MX_I2C1_Init+0x74>)
 8000c84:	0018      	movs	r0, r3
 8000c86:	f001 fd5d 	bl	8002744 <HAL_I2C_Init>
 8000c8a:	1e03      	subs	r3, r0, #0
 8000c8c:	d001      	beq.n	8000c92 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000c8e:	f000 fe1d 	bl	80018cc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000c92:	4b0a      	ldr	r3, [pc, #40]	@ (8000cbc <MX_I2C1_Init+0x74>)
 8000c94:	2100      	movs	r1, #0
 8000c96:	0018      	movs	r0, r3
 8000c98:	f002 fb00 	bl	800329c <HAL_I2CEx_ConfigAnalogFilter>
 8000c9c:	1e03      	subs	r3, r0, #0
 8000c9e:	d001      	beq.n	8000ca4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000ca0:	f000 fe14 	bl	80018cc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ca4:	4b05      	ldr	r3, [pc, #20]	@ (8000cbc <MX_I2C1_Init+0x74>)
 8000ca6:	2100      	movs	r1, #0
 8000ca8:	0018      	movs	r0, r3
 8000caa:	f002 fb43 	bl	8003334 <HAL_I2CEx_ConfigDigitalFilter>
 8000cae:	1e03      	subs	r3, r0, #0
 8000cb0:	d001      	beq.n	8000cb6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000cb2:	f000 fe0b 	bl	80018cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000cb6:	46c0      	nop			@ (mov r8, r8)
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	200000ac 	.word	0x200000ac
 8000cc0:	40005400 	.word	0x40005400
 8000cc4:	00602173 	.word	0x00602173

08000cc8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b090      	sub	sp, #64	@ 0x40
 8000ccc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000cce:	232c      	movs	r3, #44	@ 0x2c
 8000cd0:	18fb      	adds	r3, r7, r3
 8000cd2:	0018      	movs	r0, r3
 8000cd4:	2314      	movs	r3, #20
 8000cd6:	001a      	movs	r2, r3
 8000cd8:	2100      	movs	r1, #0
 8000cda:	f004 ff85 	bl	8005be8 <memset>
  RTC_DateTypeDef sDate = {0};
 8000cde:	2328      	movs	r3, #40	@ 0x28
 8000ce0:	18fb      	adds	r3, r7, r3
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8000ce6:	003b      	movs	r3, r7
 8000ce8:	0018      	movs	r0, r3
 8000cea:	2328      	movs	r3, #40	@ 0x28
 8000cec:	001a      	movs	r2, r3
 8000cee:	2100      	movs	r1, #0
 8000cf0:	f004 ff7a 	bl	8005be8 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000cf4:	4b3e      	ldr	r3, [pc, #248]	@ (8000df0 <MX_RTC_Init+0x128>)
 8000cf6:	4a3f      	ldr	r2, [pc, #252]	@ (8000df4 <MX_RTC_Init+0x12c>)
 8000cf8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8000cfa:	4b3d      	ldr	r3, [pc, #244]	@ (8000df0 <MX_RTC_Init+0x128>)
 8000cfc:	2240      	movs	r2, #64	@ 0x40
 8000cfe:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8000d00:	4b3b      	ldr	r3, [pc, #236]	@ (8000df0 <MX_RTC_Init+0x128>)
 8000d02:	227f      	movs	r2, #127	@ 0x7f
 8000d04:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8000d06:	4b3a      	ldr	r3, [pc, #232]	@ (8000df0 <MX_RTC_Init+0x128>)
 8000d08:	22ff      	movs	r2, #255	@ 0xff
 8000d0a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000d0c:	4b38      	ldr	r3, [pc, #224]	@ (8000df0 <MX_RTC_Init+0x128>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000d12:	4b37      	ldr	r3, [pc, #220]	@ (8000df0 <MX_RTC_Init+0x128>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000d18:	4b35      	ldr	r3, [pc, #212]	@ (8000df0 <MX_RTC_Init+0x128>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000d1e:	4b34      	ldr	r3, [pc, #208]	@ (8000df0 <MX_RTC_Init+0x128>)
 8000d20:	2280      	movs	r2, #128	@ 0x80
 8000d22:	05d2      	lsls	r2, r2, #23
 8000d24:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8000d26:	4b32      	ldr	r3, [pc, #200]	@ (8000df0 <MX_RTC_Init+0x128>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000d2c:	4b30      	ldr	r3, [pc, #192]	@ (8000df0 <MX_RTC_Init+0x128>)
 8000d2e:	0018      	movs	r0, r3
 8000d30:	f003 fa40 	bl	80041b4 <HAL_RTC_Init>
 8000d34:	1e03      	subs	r3, r0, #0
 8000d36:	d001      	beq.n	8000d3c <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8000d38:	f000 fdc8 	bl	80018cc <Error_Handler>
//  {
//    Error_Handler();
//  }

  // Do not initialize time - pull from whatever is in register
  HAL_RTC_GetTime(&hrtc, &currTime, RTCTimeFormat);
 8000d3c:	492e      	ldr	r1, [pc, #184]	@ (8000df8 <MX_RTC_Init+0x130>)
 8000d3e:	4b2c      	ldr	r3, [pc, #176]	@ (8000df0 <MX_RTC_Init+0x128>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	0018      	movs	r0, r3
 8000d44:	f003 fb80 	bl	8004448 <HAL_RTC_GetTime>

  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000d48:	2128      	movs	r1, #40	@ 0x28
 8000d4a:	187b      	adds	r3, r7, r1
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000d50:	187b      	adds	r3, r7, r1
 8000d52:	2201      	movs	r2, #1
 8000d54:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8000d56:	187b      	adds	r3, r7, r1
 8000d58:	2201      	movs	r2, #1
 8000d5a:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8000d5c:	187b      	adds	r3, r7, r1
 8000d5e:	2200      	movs	r2, #0
 8000d60:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000d62:	1879      	adds	r1, r7, r1
 8000d64:	4b22      	ldr	r3, [pc, #136]	@ (8000df0 <MX_RTC_Init+0x128>)
 8000d66:	2201      	movs	r2, #1
 8000d68:	0018      	movs	r0, r3
 8000d6a:	f003 fbc9 	bl	8004500 <HAL_RTC_SetDate>
 8000d6e:	1e03      	subs	r3, r0, #0
 8000d70:	d001      	beq.n	8000d76 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 8000d72:	f000 fdab 	bl	80018cc <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x1;
 8000d76:	003b      	movs	r3, r7
 8000d78:	2201      	movs	r2, #1
 8000d7a:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x1;
 8000d7c:	003b      	movs	r3, r7
 8000d7e:	2201      	movs	r2, #1
 8000d80:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000d82:	003b      	movs	r3, r7
 8000d84:	2200      	movs	r2, #0
 8000d86:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000d88:	003b      	movs	r3, r7
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000d8e:	003b      	movs	r3, r7
 8000d90:	2200      	movs	r2, #0
 8000d92:	70da      	strb	r2, [r3, #3]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000d94:	003b      	movs	r3, r7
 8000d96:	2200      	movs	r2, #0
 8000d98:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000d9a:	003b      	movs	r3, r7
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8000da0:	003b      	movs	r3, r7
 8000da2:	4a16      	ldr	r2, [pc, #88]	@ (8000dfc <MX_RTC_Init+0x134>)
 8000da4:	615a      	str	r2, [r3, #20]
                              |RTC_ALARMMASK_SECONDS;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000da6:	003b      	movs	r3, r7
 8000da8:	2200      	movs	r2, #0
 8000daa:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000dac:	003b      	movs	r3, r7
 8000dae:	2200      	movs	r2, #0
 8000db0:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000db2:	003b      	movs	r3, r7
 8000db4:	2220      	movs	r2, #32
 8000db6:	2101      	movs	r1, #1
 8000db8:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8000dba:	003b      	movs	r3, r7
 8000dbc:	2280      	movs	r2, #128	@ 0x80
 8000dbe:	0052      	lsls	r2, r2, #1
 8000dc0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000dc2:	0039      	movs	r1, r7
 8000dc4:	4b0a      	ldr	r3, [pc, #40]	@ (8000df0 <MX_RTC_Init+0x128>)
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	0018      	movs	r0, r3
 8000dca:	f003 fc79 	bl	80046c0 <HAL_RTC_SetAlarm_IT>
 8000dce:	1e03      	subs	r3, r0, #0
 8000dd0:	d001      	beq.n	8000dd6 <MX_RTC_Init+0x10e>
  {
    Error_Handler();
 8000dd2:	f000 fd7b 	bl	80018cc <Error_Handler>
  }

  /** Enable Calibration
  */
  if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_512HZ) != HAL_OK)
 8000dd6:	4b06      	ldr	r3, [pc, #24]	@ (8000df0 <MX_RTC_Init+0x128>)
 8000dd8:	2100      	movs	r1, #0
 8000dda:	0018      	movs	r0, r3
 8000ddc:	f004 f808 	bl	8004df0 <HAL_RTCEx_SetCalibrationOutPut>
 8000de0:	1e03      	subs	r3, r0, #0
 8000de2:	d001      	beq.n	8000de8 <MX_RTC_Init+0x120>
  {
    Error_Handler();
 8000de4:	f000 fd72 	bl	80018cc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000de8:	46c0      	nop			@ (mov r8, r8)
 8000dea:	46bd      	mov	sp, r7
 8000dec:	b010      	add	sp, #64	@ 0x40
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	20000100 	.word	0x20000100
 8000df4:	40002800 	.word	0x40002800
 8000df8:	20000080 	.word	0x20000080
 8000dfc:	80800080 	.word	0x80800080

08000e00 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b08a      	sub	sp, #40	@ 0x28
 8000e04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e06:	231c      	movs	r3, #28
 8000e08:	18fb      	adds	r3, r7, r3
 8000e0a:	0018      	movs	r0, r3
 8000e0c:	230c      	movs	r3, #12
 8000e0e:	001a      	movs	r2, r3
 8000e10:	2100      	movs	r1, #0
 8000e12:	f004 fee9 	bl	8005be8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e16:	003b      	movs	r3, r7
 8000e18:	0018      	movs	r0, r3
 8000e1a:	231c      	movs	r3, #28
 8000e1c:	001a      	movs	r2, r3
 8000e1e:	2100      	movs	r1, #0
 8000e20:	f004 fee2 	bl	8005be8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000e24:	4b24      	ldr	r3, [pc, #144]	@ (8000eb8 <MX_TIM2_Init+0xb8>)
 8000e26:	2280      	movs	r2, #128	@ 0x80
 8000e28:	05d2      	lsls	r2, r2, #23
 8000e2a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 800-1;
 8000e2c:	4b22      	ldr	r3, [pc, #136]	@ (8000eb8 <MX_TIM2_Init+0xb8>)
 8000e2e:	4a23      	ldr	r2, [pc, #140]	@ (8000ebc <MX_TIM2_Init+0xbc>)
 8000e30:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e32:	4b21      	ldr	r3, [pc, #132]	@ (8000eb8 <MX_TIM2_Init+0xb8>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8000e38:	4b1f      	ldr	r3, [pc, #124]	@ (8000eb8 <MX_TIM2_Init+0xb8>)
 8000e3a:	2263      	movs	r2, #99	@ 0x63
 8000e3c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e3e:	4b1e      	ldr	r3, [pc, #120]	@ (8000eb8 <MX_TIM2_Init+0xb8>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e44:	4b1c      	ldr	r3, [pc, #112]	@ (8000eb8 <MX_TIM2_Init+0xb8>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000e4a:	4b1b      	ldr	r3, [pc, #108]	@ (8000eb8 <MX_TIM2_Init+0xb8>)
 8000e4c:	0018      	movs	r0, r3
 8000e4e:	f004 f8e9 	bl	8005024 <HAL_TIM_PWM_Init>
 8000e52:	1e03      	subs	r3, r0, #0
 8000e54:	d001      	beq.n	8000e5a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8000e56:	f000 fd39 	bl	80018cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e5a:	211c      	movs	r1, #28
 8000e5c:	187b      	adds	r3, r7, r1
 8000e5e:	2200      	movs	r2, #0
 8000e60:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e62:	187b      	adds	r3, r7, r1
 8000e64:	2200      	movs	r2, #0
 8000e66:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e68:	187a      	adds	r2, r7, r1
 8000e6a:	4b13      	ldr	r3, [pc, #76]	@ (8000eb8 <MX_TIM2_Init+0xb8>)
 8000e6c:	0011      	movs	r1, r2
 8000e6e:	0018      	movs	r0, r3
 8000e70:	f004 fe52 	bl	8005b18 <HAL_TIMEx_MasterConfigSynchronization>
 8000e74:	1e03      	subs	r3, r0, #0
 8000e76:	d001      	beq.n	8000e7c <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 8000e78:	f000 fd28 	bl	80018cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e7c:	003b      	movs	r3, r7
 8000e7e:	2260      	movs	r2, #96	@ 0x60
 8000e80:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000e82:	003b      	movs	r3, r7
 8000e84:	2200      	movs	r2, #0
 8000e86:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e88:	003b      	movs	r3, r7
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e8e:	003b      	movs	r3, r7
 8000e90:	2200      	movs	r2, #0
 8000e92:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000e94:	0039      	movs	r1, r7
 8000e96:	4b08      	ldr	r3, [pc, #32]	@ (8000eb8 <MX_TIM2_Init+0xb8>)
 8000e98:	2208      	movs	r2, #8
 8000e9a:	0018      	movs	r0, r3
 8000e9c:	f004 f9f8 	bl	8005290 <HAL_TIM_PWM_ConfigChannel>
 8000ea0:	1e03      	subs	r3, r0, #0
 8000ea2:	d001      	beq.n	8000ea8 <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 8000ea4:	f000 fd12 	bl	80018cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000ea8:	4b03      	ldr	r3, [pc, #12]	@ (8000eb8 <MX_TIM2_Init+0xb8>)
 8000eaa:	0018      	movs	r0, r3
 8000eac:	f001 f842 	bl	8001f34 <HAL_TIM_MspPostInit>

}
 8000eb0:	46c0      	nop			@ (mov r8, r8)
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	b00a      	add	sp, #40	@ 0x28
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	2000012c 	.word	0x2000012c
 8000ebc:	0000031f 	.word	0x0000031f

08000ec0 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000ec4:	4b0e      	ldr	r3, [pc, #56]	@ (8000f00 <MX_TIM14_Init+0x40>)
 8000ec6:	4a0f      	ldr	r2, [pc, #60]	@ (8000f04 <MX_TIM14_Init+0x44>)
 8000ec8:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 244*4;
 8000eca:	4b0d      	ldr	r3, [pc, #52]	@ (8000f00 <MX_TIM14_Init+0x40>)
 8000ecc:	22f4      	movs	r2, #244	@ 0xf4
 8000ece:	0092      	lsls	r2, r2, #2
 8000ed0:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ed2:	4b0b      	ldr	r3, [pc, #44]	@ (8000f00 <MX_TIM14_Init+0x40>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8000ed8:	4b09      	ldr	r3, [pc, #36]	@ (8000f00 <MX_TIM14_Init+0x40>)
 8000eda:	4a0b      	ldr	r2, [pc, #44]	@ (8000f08 <MX_TIM14_Init+0x48>)
 8000edc:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ede:	4b08      	ldr	r3, [pc, #32]	@ (8000f00 <MX_TIM14_Init+0x40>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ee4:	4b06      	ldr	r3, [pc, #24]	@ (8000f00 <MX_TIM14_Init+0x40>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000eea:	4b05      	ldr	r3, [pc, #20]	@ (8000f00 <MX_TIM14_Init+0x40>)
 8000eec:	0018      	movs	r0, r3
 8000eee:	f003 ffcf 	bl	8004e90 <HAL_TIM_Base_Init>
 8000ef2:	1e03      	subs	r3, r0, #0
 8000ef4:	d001      	beq.n	8000efa <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8000ef6:	f000 fce9 	bl	80018cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000efa:	46c0      	nop			@ (mov r8, r8)
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	20000178 	.word	0x20000178
 8000f04:	40002000 	.word	0x40002000
 8000f08:	0000ffff 	.word	0x0000ffff

08000f0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f0c:	b590      	push	{r4, r7, lr}
 8000f0e:	b08b      	sub	sp, #44	@ 0x2c
 8000f10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f12:	2414      	movs	r4, #20
 8000f14:	193b      	adds	r3, r7, r4
 8000f16:	0018      	movs	r0, r3
 8000f18:	2314      	movs	r3, #20
 8000f1a:	001a      	movs	r2, r3
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	f004 fe63 	bl	8005be8 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f22:	4b66      	ldr	r3, [pc, #408]	@ (80010bc <MX_GPIO_Init+0x1b0>)
 8000f24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f26:	4b65      	ldr	r3, [pc, #404]	@ (80010bc <MX_GPIO_Init+0x1b0>)
 8000f28:	2104      	movs	r1, #4
 8000f2a:	430a      	orrs	r2, r1
 8000f2c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f2e:	4b63      	ldr	r3, [pc, #396]	@ (80010bc <MX_GPIO_Init+0x1b0>)
 8000f30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f32:	2204      	movs	r2, #4
 8000f34:	4013      	ands	r3, r2
 8000f36:	613b      	str	r3, [r7, #16]
 8000f38:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f3a:	4b60      	ldr	r3, [pc, #384]	@ (80010bc <MX_GPIO_Init+0x1b0>)
 8000f3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f3e:	4b5f      	ldr	r3, [pc, #380]	@ (80010bc <MX_GPIO_Init+0x1b0>)
 8000f40:	2101      	movs	r1, #1
 8000f42:	430a      	orrs	r2, r1
 8000f44:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f46:	4b5d      	ldr	r3, [pc, #372]	@ (80010bc <MX_GPIO_Init+0x1b0>)
 8000f48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	60fb      	str	r3, [r7, #12]
 8000f50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f52:	4b5a      	ldr	r3, [pc, #360]	@ (80010bc <MX_GPIO_Init+0x1b0>)
 8000f54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f56:	4b59      	ldr	r3, [pc, #356]	@ (80010bc <MX_GPIO_Init+0x1b0>)
 8000f58:	2108      	movs	r1, #8
 8000f5a:	430a      	orrs	r2, r1
 8000f5c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f5e:	4b57      	ldr	r3, [pc, #348]	@ (80010bc <MX_GPIO_Init+0x1b0>)
 8000f60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f62:	2208      	movs	r2, #8
 8000f64:	4013      	ands	r3, r2
 8000f66:	60bb      	str	r3, [r7, #8]
 8000f68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f6a:	4b54      	ldr	r3, [pc, #336]	@ (80010bc <MX_GPIO_Init+0x1b0>)
 8000f6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f6e:	4b53      	ldr	r3, [pc, #332]	@ (80010bc <MX_GPIO_Init+0x1b0>)
 8000f70:	2102      	movs	r1, #2
 8000f72:	430a      	orrs	r2, r1
 8000f74:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f76:	4b51      	ldr	r3, [pc, #324]	@ (80010bc <MX_GPIO_Init+0x1b0>)
 8000f78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f7a:	2202      	movs	r2, #2
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	607b      	str	r3, [r7, #4]
 8000f80:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DEBUG_LED_Pin|BUZZER_OUT_Pin|SHIFT_DATA_IN_Pin|SHIFT_DATA_CLK_Pin
 8000f82:	494f      	ldr	r1, [pc, #316]	@ (80010c0 <MX_GPIO_Init+0x1b4>)
 8000f84:	23a0      	movs	r3, #160	@ 0xa0
 8000f86:	05db      	lsls	r3, r3, #23
 8000f88:	2200      	movs	r2, #0
 8000f8a:	0018      	movs	r0, r3
 8000f8c:	f001 fb6d 	bl	800266a <HAL_GPIO_WritePin>
                          |SHIFT_MCLR_Pin|ALARM_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHIFT_STORE_CLK_GPIO_Port, SHIFT_STORE_CLK_Pin, GPIO_PIN_RESET);
 8000f90:	4b4c      	ldr	r3, [pc, #304]	@ (80010c4 <MX_GPIO_Init+0x1b8>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	2180      	movs	r1, #128	@ 0x80
 8000f96:	0018      	movs	r0, r3
 8000f98:	f001 fb67 	bl	800266a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CTOUCH_RST_GPIO_Port, CTOUCH_RST_Pin, GPIO_PIN_RESET);
 8000f9c:	2380      	movs	r3, #128	@ 0x80
 8000f9e:	005b      	lsls	r3, r3, #1
 8000fa0:	4849      	ldr	r0, [pc, #292]	@ (80010c8 <MX_GPIO_Init+0x1bc>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	0019      	movs	r1, r3
 8000fa6:	f001 fb60 	bl	800266a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_LED_Pin BUZZER_OUT_Pin SHIFT_DATA_IN_Pin SHIFT_DATA_CLK_Pin
                           SHIFT_MCLR_Pin ALARM_LED_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|BUZZER_OUT_Pin|SHIFT_DATA_IN_Pin|SHIFT_DATA_CLK_Pin
 8000faa:	193b      	adds	r3, r7, r4
 8000fac:	4a44      	ldr	r2, [pc, #272]	@ (80010c0 <MX_GPIO_Init+0x1b4>)
 8000fae:	601a      	str	r2, [r3, #0]
                          |SHIFT_MCLR_Pin|ALARM_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fb0:	193b      	adds	r3, r7, r4
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb6:	193b      	adds	r3, r7, r4
 8000fb8:	2200      	movs	r2, #0
 8000fba:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fbc:	193b      	adds	r3, r7, r4
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fc2:	193a      	adds	r2, r7, r4
 8000fc4:	23a0      	movs	r3, #160	@ 0xa0
 8000fc6:	05db      	lsls	r3, r3, #23
 8000fc8:	0011      	movs	r1, r2
 8000fca:	0018      	movs	r0, r3
 8000fcc:	f001 f9cc 	bl	8002368 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000fd0:	193b      	adds	r3, r7, r4
 8000fd2:	2204      	movs	r2, #4
 8000fd4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fd6:	193b      	adds	r3, r7, r4
 8000fd8:	2203      	movs	r2, #3
 8000fda:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fdc:	193b      	adds	r3, r7, r4
 8000fde:	2200      	movs	r2, #0
 8000fe0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe2:	193a      	adds	r2, r7, r4
 8000fe4:	23a0      	movs	r3, #160	@ 0xa0
 8000fe6:	05db      	lsls	r3, r3, #23
 8000fe8:	0011      	movs	r1, r2
 8000fea:	0018      	movs	r0, r3
 8000fec:	f001 f9bc 	bl	8002368 <HAL_GPIO_Init>

  /*Configure GPIO pin : SHIFT_STORE_CLK_Pin */
  GPIO_InitStruct.Pin = SHIFT_STORE_CLK_Pin;
 8000ff0:	193b      	adds	r3, r7, r4
 8000ff2:	2280      	movs	r2, #128	@ 0x80
 8000ff4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff6:	193b      	adds	r3, r7, r4
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffc:	193b      	adds	r3, r7, r4
 8000ffe:	2200      	movs	r2, #0
 8001000:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001002:	193b      	adds	r3, r7, r4
 8001004:	2200      	movs	r2, #0
 8001006:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SHIFT_STORE_CLK_GPIO_Port, &GPIO_InitStruct);
 8001008:	193b      	adds	r3, r7, r4
 800100a:	4a2e      	ldr	r2, [pc, #184]	@ (80010c4 <MX_GPIO_Init+0x1b8>)
 800100c:	0019      	movs	r1, r3
 800100e:	0010      	movs	r0, r2
 8001010:	f001 f9aa 	bl	8002368 <HAL_GPIO_Init>

  /*Configure GPIO pin : MINUTE_SET_BUTTON_Pin */
  GPIO_InitStruct.Pin = MINUTE_SET_BUTTON_Pin;
 8001014:	193b      	adds	r3, r7, r4
 8001016:	2280      	movs	r2, #128	@ 0x80
 8001018:	0212      	lsls	r2, r2, #8
 800101a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800101c:	193b      	adds	r3, r7, r4
 800101e:	2284      	movs	r2, #132	@ 0x84
 8001020:	0392      	lsls	r2, r2, #14
 8001022:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001024:	193b      	adds	r3, r7, r4
 8001026:	2201      	movs	r2, #1
 8001028:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(MINUTE_SET_BUTTON_GPIO_Port, &GPIO_InitStruct);
 800102a:	193a      	adds	r2, r7, r4
 800102c:	23a0      	movs	r3, #160	@ 0xa0
 800102e:	05db      	lsls	r3, r3, #23
 8001030:	0011      	movs	r1, r2
 8001032:	0018      	movs	r0, r3
 8001034:	f001 f998 	bl	8002368 <HAL_GPIO_Init>

  /*Configure GPIO pins : HOUR_SET_BUTTON_Pin ALARM_SET_BUTTON_Pin ALARM_EN_BUTTON_Pin DISPLAY_BUTTON_Pin */
  GPIO_InitStruct.Pin = HOUR_SET_BUTTON_Pin|ALARM_SET_BUTTON_Pin|ALARM_EN_BUTTON_Pin|DISPLAY_BUTTON_Pin;
 8001038:	0021      	movs	r1, r4
 800103a:	187b      	adds	r3, r7, r1
 800103c:	220f      	movs	r2, #15
 800103e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001040:	187b      	adds	r3, r7, r1
 8001042:	2284      	movs	r2, #132	@ 0x84
 8001044:	0392      	lsls	r2, r2, #14
 8001046:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001048:	187b      	adds	r3, r7, r1
 800104a:	2201      	movs	r2, #1
 800104c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800104e:	000c      	movs	r4, r1
 8001050:	187b      	adds	r3, r7, r1
 8001052:	4a1e      	ldr	r2, [pc, #120]	@ (80010cc <MX_GPIO_Init+0x1c0>)
 8001054:	0019      	movs	r1, r3
 8001056:	0010      	movs	r0, r2
 8001058:	f001 f986 	bl	8002368 <HAL_GPIO_Init>

  /*Configure GPIO pin : CTOUCH_RST_Pin */
  GPIO_InitStruct.Pin = CTOUCH_RST_Pin;
 800105c:	0021      	movs	r1, r4
 800105e:	187b      	adds	r3, r7, r1
 8001060:	2280      	movs	r2, #128	@ 0x80
 8001062:	0052      	lsls	r2, r2, #1
 8001064:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001066:	187b      	adds	r3, r7, r1
 8001068:	2201      	movs	r2, #1
 800106a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106c:	187b      	adds	r3, r7, r1
 800106e:	2200      	movs	r2, #0
 8001070:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001072:	187b      	adds	r3, r7, r1
 8001074:	2200      	movs	r2, #0
 8001076:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(CTOUCH_RST_GPIO_Port, &GPIO_InitStruct);
 8001078:	187b      	adds	r3, r7, r1
 800107a:	4a13      	ldr	r2, [pc, #76]	@ (80010c8 <MX_GPIO_Init+0x1bc>)
 800107c:	0019      	movs	r1, r3
 800107e:	0010      	movs	r0, r2
 8001080:	f001 f972 	bl	8002368 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8001084:	2200      	movs	r2, #0
 8001086:	2100      	movs	r1, #0
 8001088:	2005      	movs	r0, #5
 800108a:	f001 f93b 	bl	8002304 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 800108e:	2005      	movs	r0, #5
 8001090:	f001 f94d 	bl	800232e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8001094:	2200      	movs	r2, #0
 8001096:	2100      	movs	r1, #0
 8001098:	2006      	movs	r0, #6
 800109a:	f001 f933 	bl	8002304 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 800109e:	2006      	movs	r0, #6
 80010a0:	f001 f945 	bl	800232e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 1, 0);
 80010a4:	2200      	movs	r2, #0
 80010a6:	2101      	movs	r1, #1
 80010a8:	2007      	movs	r0, #7
 80010aa:	f001 f92b 	bl	8002304 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80010ae:	2007      	movs	r0, #7
 80010b0:	f001 f93d 	bl	800232e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80010b4:	46c0      	nop			@ (mov r8, r8)
 80010b6:	46bd      	mov	sp, r7
 80010b8:	b00b      	add	sp, #44	@ 0x2c
 80010ba:	bd90      	pop	{r4, r7, pc}
 80010bc:	40021000 	.word	0x40021000
 80010c0:	00001f01 	.word	0x00001f01
 80010c4:	50000800 	.word	0x50000800
 80010c8:	50000400 	.word	0x50000400
 80010cc:	50000c00 	.word	0x50000c00

080010d0 <updateAndDisplayTime>:

/* USER CODE BEGIN 4 */

HAL_StatusTypeDef updateAndDisplayTime(void) {
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 80010d6:	1dfb      	adds	r3, r7, #7
 80010d8:	2200      	movs	r2, #0
 80010da:	701a      	strb	r2, [r3, #0]

	getRTCTime(&hrtc, &currTime, &currDate);
 80010dc:	4a07      	ldr	r2, [pc, #28]	@ (80010fc <updateAndDisplayTime+0x2c>)
 80010de:	4908      	ldr	r1, [pc, #32]	@ (8001100 <updateAndDisplayTime+0x30>)
 80010e0:	4b08      	ldr	r3, [pc, #32]	@ (8001104 <updateAndDisplayTime+0x34>)
 80010e2:	0018      	movs	r0, r3
 80010e4:	f7ff fc44 	bl	8000970 <getRTCTime>
	sevSeg_updateDigits(&currTime);
 80010e8:	4b05      	ldr	r3, [pc, #20]	@ (8001100 <updateAndDisplayTime+0x30>)
 80010ea:	0018      	movs	r0, r3
 80010ec:	f000 fd14 	bl	8001b18 <sevSeg_updateDigits>

	return halRet;
 80010f0:	1dfb      	adds	r3, r7, #7
 80010f2:	781b      	ldrb	r3, [r3, #0]

}
 80010f4:	0018      	movs	r0, r3
 80010f6:	46bd      	mov	sp, r7
 80010f8:	b002      	add	sp, #8
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	20000094 	.word	0x20000094
 8001100:	20000080 	.word	0x20000080
 8001104:	20000100 	.word	0x20000100

08001108 <updateAndDisplayAlarm>:

HAL_StatusTypeDef updateAndDisplayAlarm(void) {
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 800110e:	1dfb      	adds	r3, r7, #7
 8001110:	2200      	movs	r2, #0
 8001112:	701a      	strb	r2, [r3, #0]

	sevSeg_updateDigits(&userAlarmTime);
 8001114:	4b04      	ldr	r3, [pc, #16]	@ (8001128 <updateAndDisplayAlarm+0x20>)
 8001116:	0018      	movs	r0, r3
 8001118:	f000 fcfe 	bl	8001b18 <sevSeg_updateDigits>

	return halRet;
 800111c:	1dfb      	adds	r3, r7, #7
 800111e:	781b      	ldrb	r3, [r3, #0]

}
 8001120:	0018      	movs	r0, r3
 8001122:	46bd      	mov	sp, r7
 8001124:	b002      	add	sp, #8
 8001126:	bd80      	pop	{r7, pc}
 8001128:	20000098 	.word	0x20000098

0800112c <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 800112c:	b590      	push	{r4, r7, lr}
 800112e:	b08d      	sub	sp, #52	@ 0x34
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]

	  //printf("Enter current time minute increment interrupt\n\r");

	  RTC_AlarmTypeDef sAlarm = {0};
 8001134:	2408      	movs	r4, #8
 8001136:	193b      	adds	r3, r7, r4
 8001138:	0018      	movs	r0, r3
 800113a:	2328      	movs	r3, #40	@ 0x28
 800113c:	001a      	movs	r2, r3
 800113e:	2100      	movs	r1, #0
 8001140:	f004 fd52 	bl	8005be8 <memset>
	  HAL_RTC_GetAlarm(hrtc, &sAlarm, internalAlarm, RTCTimeFormat);
 8001144:	2380      	movs	r3, #128	@ 0x80
 8001146:	005a      	lsls	r2, r3, #1
 8001148:	1939      	adds	r1, r7, r4
 800114a:	6878      	ldr	r0, [r7, #4]
 800114c:	2300      	movs	r3, #0
 800114e:	f003 fbf7 	bl	8004940 <HAL_RTC_GetAlarm>


	  if(sAlarm.AlarmTime.Minutes>58) {
 8001152:	193b      	adds	r3, r7, r4
 8001154:	785b      	ldrb	r3, [r3, #1]
 8001156:	2b3a      	cmp	r3, #58	@ 0x3a
 8001158:	d903      	bls.n	8001162 <HAL_RTC_AlarmAEventCallback+0x36>
		sAlarm.AlarmTime.Minutes=0;
 800115a:	193b      	adds	r3, r7, r4
 800115c:	2200      	movs	r2, #0
 800115e:	705a      	strb	r2, [r3, #1]
 8001160:	e00e      	b.n	8001180 <HAL_RTC_AlarmAEventCallback+0x54>
		//printf("Reset alarm time\n\r");
	  } else {
		sAlarm.AlarmTime.Minutes=sAlarm.AlarmTime.Minutes+1;
 8001162:	2108      	movs	r1, #8
 8001164:	187b      	adds	r3, r7, r1
 8001166:	785b      	ldrb	r3, [r3, #1]
 8001168:	3301      	adds	r3, #1
 800116a:	b2da      	uxtb	r2, r3
 800116c:	187b      	adds	r3, r7, r1
 800116e:	705a      	strb	r2, [r3, #1]
	  }
		while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){
 8001170:	e006      	b.n	8001180 <HAL_RTC_AlarmAEventCallback+0x54>
			HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);
 8001172:	4b17      	ldr	r3, [pc, #92]	@ (80011d0 <HAL_RTC_AlarmAEventCallback+0xa4>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	2201      	movs	r2, #1
 8001178:	0011      	movs	r1, r2
 800117a:	0018      	movs	r0, r3
 800117c:	f001 fa92 	bl	80026a4 <HAL_GPIO_TogglePin>
		while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){
 8001180:	2308      	movs	r3, #8
 8001182:	18f9      	adds	r1, r7, r3
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	2200      	movs	r2, #0
 8001188:	0018      	movs	r0, r3
 800118a:	f003 fa99 	bl	80046c0 <HAL_RTC_SetAlarm_IT>
 800118e:	1e03      	subs	r3, r0, #0
 8001190:	d1ef      	bne.n	8001172 <HAL_RTC_AlarmAEventCallback+0x46>
		}

	  updateAndDisplayTime();
 8001192:	f7ff ff9d 	bl	80010d0 <updateAndDisplayTime>

	  //printf("Current time: %u : %u : %u\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);

	  // If alarm is enabled and current time matches user alarm time, set off the alarm.
	  if(userAlarmToggle && userAlarmTime.Hours == currTime.Hours
 8001196:	4b0f      	ldr	r3, [pc, #60]	@ (80011d4 <HAL_RTC_AlarmAEventCallback+0xa8>)
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d013      	beq.n	80011c6 <HAL_RTC_AlarmAEventCallback+0x9a>
 800119e:	4b0e      	ldr	r3, [pc, #56]	@ (80011d8 <HAL_RTC_AlarmAEventCallback+0xac>)
 80011a0:	781a      	ldrb	r2, [r3, #0]
 80011a2:	4b0e      	ldr	r3, [pc, #56]	@ (80011dc <HAL_RTC_AlarmAEventCallback+0xb0>)
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	429a      	cmp	r2, r3
 80011a8:	d10d      	bne.n	80011c6 <HAL_RTC_AlarmAEventCallback+0x9a>
			  && userAlarmTime.Minutes == currTime.Minutes && userAlarmTime.TimeFormat == currTime.TimeFormat) {
 80011aa:	4b0b      	ldr	r3, [pc, #44]	@ (80011d8 <HAL_RTC_AlarmAEventCallback+0xac>)
 80011ac:	785a      	ldrb	r2, [r3, #1]
 80011ae:	4b0b      	ldr	r3, [pc, #44]	@ (80011dc <HAL_RTC_AlarmAEventCallback+0xb0>)
 80011b0:	785b      	ldrb	r3, [r3, #1]
 80011b2:	429a      	cmp	r2, r3
 80011b4:	d107      	bne.n	80011c6 <HAL_RTC_AlarmAEventCallback+0x9a>
 80011b6:	4b08      	ldr	r3, [pc, #32]	@ (80011d8 <HAL_RTC_AlarmAEventCallback+0xac>)
 80011b8:	78da      	ldrb	r2, [r3, #3]
 80011ba:	4b08      	ldr	r3, [pc, #32]	@ (80011dc <HAL_RTC_AlarmAEventCallback+0xb0>)
 80011bc:	78db      	ldrb	r3, [r3, #3]
 80011be:	429a      	cmp	r2, r3
 80011c0:	d101      	bne.n	80011c6 <HAL_RTC_AlarmAEventCallback+0x9a>
		  userAlarmBeep();
 80011c2:	f000 f80d 	bl	80011e0 <userAlarmBeep>
	  }


}
 80011c6:	46c0      	nop			@ (mov r8, r8)
 80011c8:	46bd      	mov	sp, r7
 80011ca:	b00d      	add	sp, #52	@ 0x34
 80011cc:	bd90      	pop	{r4, r7, pc}
 80011ce:	46c0      	nop			@ (mov r8, r8)
 80011d0:	20000028 	.word	0x20000028
 80011d4:	2000007d 	.word	0x2000007d
 80011d8:	20000098 	.word	0x20000098
 80011dc:	20000080 	.word	0x20000080

080011e0 <userAlarmBeep>:

void userAlarmBeep() {
 80011e0:	b590      	push	{r4, r7, lr}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0

	HAL_TIM_Base_Stop(timerDelay);
 80011e6:	4b37      	ldr	r3, [pc, #220]	@ (80012c4 <userAlarmBeep+0xe4>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	0018      	movs	r0, r3
 80011ec:	f003 fef4 	bl	8004fd8 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 500 ms)
 80011f0:	4b34      	ldr	r3, [pc, #208]	@ (80012c4 <userAlarmBeep+0xe4>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	0018      	movs	r0, r3
 80011f6:	f003 fea3 	bl	8004f40 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 80011fa:	4b32      	ldr	r3, [pc, #200]	@ (80012c4 <userAlarmBeep+0xe4>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001202:	607b      	str	r3, [r7, #4]
	bool displayBlink = false;
 8001204:	1cfb      	adds	r3, r7, #3
 8001206:	2200      	movs	r2, #0
 8001208:	701a      	strb	r2, [r3, #0]

	do {						// Beep buzzer and blink display until snooze button is pressed

		updateAndDisplayTime();				// Update to current time and display
 800120a:	f7ff ff61 	bl	80010d0 <updateAndDisplayTime>

		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 2)) {		// Use hardware timer to blink/beep display
 800120e:	4b2d      	ldr	r3, [pc, #180]	@ (80012c4 <userAlarmBeep+0xe4>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	1ad3      	subs	r3, r2, r3
 800121a:	4a2b      	ldr	r2, [pc, #172]	@ (80012c8 <userAlarmBeep+0xe8>)
 800121c:	4293      	cmp	r3, r2
 800121e:	d922      	bls.n	8001266 <userAlarmBeep+0x86>

			sevSeg_setIntensity(sevSeg_intensityDuty[displayBlink]);	// Toggle 0% to 50% duty cycle
 8001220:	1cfb      	adds	r3, r7, #3
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	4a29      	ldr	r2, [pc, #164]	@ (80012cc <userAlarmBeep+0xec>)
 8001226:	5cd3      	ldrb	r3, [r2, r3]
 8001228:	0018      	movs	r0, r3
 800122a:	f000 fd27 	bl	8001c7c <sevSeg_setIntensity>

			HAL_GPIO_TogglePin(buzzerPort, buzzerPin);					// Toggle Buzzer
 800122e:	4b28      	ldr	r3, [pc, #160]	@ (80012d0 <userAlarmBeep+0xf0>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	2280      	movs	r2, #128	@ 0x80
 8001234:	0052      	lsls	r2, r2, #1
 8001236:	0011      	movs	r1, r2
 8001238:	0018      	movs	r0, r3
 800123a:	f001 fa33 	bl	80026a4 <HAL_GPIO_TogglePin>

			timerVal = __HAL_TIM_GET_COUNTER(timerDelay);				// Update timer value
 800123e:	4b21      	ldr	r3, [pc, #132]	@ (80012c4 <userAlarmBeep+0xe4>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001246:	607b      	str	r3, [r7, #4]

			displayBlink = !displayBlink;							// Toggle display blink counter
 8001248:	1cfb      	adds	r3, r7, #3
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	1e5a      	subs	r2, r3, #1
 800124e:	4193      	sbcs	r3, r2
 8001250:	b2db      	uxtb	r3, r3
 8001252:	2201      	movs	r2, #1
 8001254:	4053      	eors	r3, r2
 8001256:	b2db      	uxtb	r3, r3
 8001258:	001a      	movs	r2, r3
 800125a:	1cfb      	adds	r3, r7, #3
 800125c:	701a      	strb	r2, [r3, #0]
 800125e:	781a      	ldrb	r2, [r3, #0]
 8001260:	2101      	movs	r1, #1
 8001262:	400a      	ands	r2, r1
 8001264:	701a      	strb	r2, [r3, #0]

		}


		HAL_StatusTypeDef halRet = capTouch_readChannels(&capTouch);
 8001266:	1cbc      	adds	r4, r7, #2
 8001268:	4b1a      	ldr	r3, [pc, #104]	@ (80012d4 <userAlarmBeep+0xf4>)
 800126a:	0018      	movs	r0, r3
 800126c:	f7ff f926 	bl	80004bc <capTouch_readChannels>
 8001270:	0003      	movs	r3, r0
 8001272:	7023      	strb	r3, [r4, #0]
		if(halRet != HAL_OK)
 8001274:	1cbb      	adds	r3, r7, #2
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <userAlarmBeep+0xa0>
			dispError();
 800127c:	f000 fae4 	bl	8001848 <dispError>

	} while(capTouch.keyStat == 0x00);
 8001280:	4b14      	ldr	r3, [pc, #80]	@ (80012d4 <userAlarmBeep+0xf4>)
 8001282:	7c1b      	ldrb	r3, [r3, #16]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d0c0      	beq.n	800120a <userAlarmBeep+0x2a>

	HAL_TIM_Base_Stop(timerDelay);
 8001288:	4b0e      	ldr	r3, [pc, #56]	@ (80012c4 <userAlarmBeep+0xe4>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	0018      	movs	r0, r3
 800128e:	f003 fea3 	bl	8004fd8 <HAL_TIM_Base_Stop>
	HAL_GPIO_WritePin(buzzerPort, buzzerPin, GPIO_PIN_RESET);
 8001292:	4b0f      	ldr	r3, [pc, #60]	@ (80012d0 <userAlarmBeep+0xf0>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	2280      	movs	r2, #128	@ 0x80
 8001298:	0051      	lsls	r1, r2, #1
 800129a:	2200      	movs	r2, #0
 800129c:	0018      	movs	r0, r3
 800129e:	f001 f9e4 	bl	800266a <HAL_GPIO_WritePin>
	updateAndDisplayTime();				// Update to current time and display
 80012a2:	f7ff ff15 	bl	80010d0 <updateAndDisplayTime>
	sevSeg_setIntensity(sevSeg_intensityDuty[1]);	// Toggle 0% to 50% duty cycle
 80012a6:	235a      	movs	r3, #90	@ 0x5a
 80012a8:	0018      	movs	r0, r3
 80012aa:	f000 fce7 	bl	8001c7c <sevSeg_setIntensity>


	HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);
 80012ae:	4b0a      	ldr	r3, [pc, #40]	@ (80012d8 <userAlarmBeep+0xf8>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	2201      	movs	r2, #1
 80012b4:	0011      	movs	r1, r2
 80012b6:	0018      	movs	r0, r3
 80012b8:	f001 f9f4 	bl	80026a4 <HAL_GPIO_TogglePin>

}
 80012bc:	46c0      	nop			@ (mov r8, r8)
 80012be:	46bd      	mov	sp, r7
 80012c0:	b003      	add	sp, #12
 80012c2:	bd90      	pop	{r4, r7, pc}
 80012c4:	20000034 	.word	0x20000034
 80012c8:	00007ffe 	.word	0x00007ffe
 80012cc:	08005c90 	.word	0x08005c90
 80012d0:	20000010 	.word	0x20000010
 80012d4:	200001c8 	.word	0x200001c8
 80012d8:	20000028 	.word	0x20000028

080012dc <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 80012dc:	b590      	push	{r4, r7, lr}
 80012de:	b085      	sub	sp, #20
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	0002      	movs	r2, r0
 80012e4:	1dbb      	adds	r3, r7, #6
 80012e6:	801a      	strh	r2, [r3, #0]

	HAL_StatusTypeDef halRet;					// Flag for printing interrupt status

	if(GPIO_Pin == displayButtonPin) {
 80012e8:	2208      	movs	r2, #8
 80012ea:	1dbb      	adds	r3, r7, #6
 80012ec:	881b      	ldrh	r3, [r3, #0]
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d106      	bne.n	8001300 <HAL_GPIO_EXTI_Falling_Callback+0x24>
		halRet = displayButtonISR();
 80012f2:	230f      	movs	r3, #15
 80012f4:	18fc      	adds	r4, r7, r3
 80012f6:	f000 f839 	bl	800136c <displayButtonISR>
 80012fa:	0003      	movs	r3, r0
 80012fc:	7023      	strb	r3, [r4, #0]
	}
	else {			//Code should never reach here, but do nothing if it does.
		__NOP();
	}

}
 80012fe:	e031      	b.n	8001364 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == alarmEnableButtonPin) {
 8001300:	2204      	movs	r2, #4
 8001302:	1dbb      	adds	r3, r7, #6
 8001304:	881b      	ldrh	r3, [r3, #0]
 8001306:	4293      	cmp	r3, r2
 8001308:	d106      	bne.n	8001318 <HAL_GPIO_EXTI_Falling_Callback+0x3c>
		halRet = alarmEnableISR();
 800130a:	230f      	movs	r3, #15
 800130c:	18fc      	adds	r4, r7, r3
 800130e:	f000 f855 	bl	80013bc <alarmEnableISR>
 8001312:	0003      	movs	r3, r0
 8001314:	7023      	strb	r3, [r4, #0]
}
 8001316:	e025      	b.n	8001364 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == alarmSetButtonPin) {
 8001318:	2380      	movs	r3, #128	@ 0x80
 800131a:	021b      	lsls	r3, r3, #8
 800131c:	1dba      	adds	r2, r7, #6
 800131e:	8812      	ldrh	r2, [r2, #0]
 8001320:	429a      	cmp	r2, r3
 8001322:	d106      	bne.n	8001332 <HAL_GPIO_EXTI_Falling_Callback+0x56>
		halRet = alarmSetISR();
 8001324:	230f      	movs	r3, #15
 8001326:	18fc      	adds	r4, r7, r3
 8001328:	f000 f87c 	bl	8001424 <alarmSetISR>
 800132c:	0003      	movs	r3, r0
 800132e:	7023      	strb	r3, [r4, #0]
}
 8001330:	e018      	b.n	8001364 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == hourSetButtonPin) {
 8001332:	2201      	movs	r2, #1
 8001334:	1dbb      	adds	r3, r7, #6
 8001336:	881b      	ldrh	r3, [r3, #0]
 8001338:	4293      	cmp	r3, r2
 800133a:	d106      	bne.n	800134a <HAL_GPIO_EXTI_Falling_Callback+0x6e>
		halRet = hourSetISR();
 800133c:	230f      	movs	r3, #15
 800133e:	18fc      	adds	r4, r7, r3
 8001340:	f000 f940 	bl	80015c4 <hourSetISR>
 8001344:	0003      	movs	r3, r0
 8001346:	7023      	strb	r3, [r4, #0]
}
 8001348:	e00c      	b.n	8001364 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == minuteSetButtonPin) {
 800134a:	2202      	movs	r2, #2
 800134c:	1dbb      	adds	r3, r7, #6
 800134e:	881b      	ldrh	r3, [r3, #0]
 8001350:	4293      	cmp	r3, r2
 8001352:	d106      	bne.n	8001362 <HAL_GPIO_EXTI_Falling_Callback+0x86>
		halRet = minuteSetISR();
 8001354:	230f      	movs	r3, #15
 8001356:	18fc      	adds	r4, r7, r3
 8001358:	f000 f960 	bl	800161c <minuteSetISR>
 800135c:	0003      	movs	r3, r0
 800135e:	7023      	strb	r3, [r4, #0]
}
 8001360:	e000      	b.n	8001364 <HAL_GPIO_EXTI_Falling_Callback+0x88>
		__NOP();
 8001362:	46c0      	nop			@ (mov r8, r8)
}
 8001364:	46c0      	nop			@ (mov r8, r8)
 8001366:	46bd      	mov	sp, r7
 8001368:	b005      	add	sp, #20
 800136a:	bd90      	pop	{r4, r7, pc}

0800136c <displayButtonISR>:

HAL_StatusTypeDef displayButtonISR(void) {
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0

	//printf("Entered display toggle ISR\n\r");
	HAL_StatusTypeDef halRet = HAL_OK;
 8001372:	1dfb      	adds	r3, r7, #7
 8001374:	2200      	movs	r2, #0
 8001376:	701a      	strb	r2, [r3, #0]

	updateAndDisplayTime();
 8001378:	f7ff feaa 	bl	80010d0 <updateAndDisplayTime>

	sevSeg_setIntensity(sevSeg_intensityDuty[displayToggle]);		//Turn display to proper duty cycle
 800137c:	4b0d      	ldr	r3, [pc, #52]	@ (80013b4 <displayButtonISR+0x48>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	001a      	movs	r2, r3
 8001382:	4b0d      	ldr	r3, [pc, #52]	@ (80013b8 <displayButtonISR+0x4c>)
 8001384:	5c9b      	ldrb	r3, [r3, r2]
 8001386:	0018      	movs	r0, r3
 8001388:	f000 fc78 	bl	8001c7c <sevSeg_setIntensity>

	if(displayToggle >= 2) {			// Increment display toggle or reset back down to 0;
 800138c:	4b09      	ldr	r3, [pc, #36]	@ (80013b4 <displayButtonISR+0x48>)
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	2b01      	cmp	r3, #1
 8001392:	d903      	bls.n	800139c <displayButtonISR+0x30>
		displayToggle = 0;
 8001394:	4b07      	ldr	r3, [pc, #28]	@ (80013b4 <displayButtonISR+0x48>)
 8001396:	2200      	movs	r2, #0
 8001398:	701a      	strb	r2, [r3, #0]
 800139a:	e005      	b.n	80013a8 <displayButtonISR+0x3c>
//		HAL_GPIO_WritePin(GPIOB, PMLED, GPIO_PIN_RESET);		// If display is off, turn off AM/PM LED
	} else {
		displayToggle++;
 800139c:	4b05      	ldr	r3, [pc, #20]	@ (80013b4 <displayButtonISR+0x48>)
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	3301      	adds	r3, #1
 80013a2:	b2da      	uxtb	r2, r3
 80013a4:	4b03      	ldr	r3, [pc, #12]	@ (80013b4 <displayButtonISR+0x48>)
 80013a6:	701a      	strb	r2, [r3, #0]
	}

	return halRet;				// Return HAL status
 80013a8:	1dfb      	adds	r3, r7, #7
 80013aa:	781b      	ldrb	r3, [r3, #0]

}
 80013ac:	0018      	movs	r0, r3
 80013ae:	46bd      	mov	sp, r7
 80013b0:	b002      	add	sp, #8
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	2000007c 	.word	0x2000007c
 80013b8:	08005c90 	.word	0x08005c90

080013bc <alarmEnableISR>:

HAL_StatusTypeDef alarmEnableISR(void) {
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0

	//printf("Entered alarm toggle ISR\n\r");
	HAL_StatusTypeDef halRet = HAL_OK;
 80013c2:	1dfb      	adds	r3, r7, #7
 80013c4:	2200      	movs	r2, #0
 80013c6:	701a      	strb	r2, [r3, #0]

	if(!userAlarmToggle) {					// If alarm is disabled, enable it.
 80013c8:	4b14      	ldr	r3, [pc, #80]	@ (800141c <alarmEnableISR+0x60>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	2201      	movs	r2, #1
 80013ce:	4053      	eors	r3, r2
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d00b      	beq.n	80013ee <alarmEnableISR+0x32>

		HAL_GPIO_WritePin(alarmLEDPort, alarmLEDPin, GPIO_PIN_SET);			// Turn on alarm LED
 80013d6:	4b12      	ldr	r3, [pc, #72]	@ (8001420 <alarmEnableISR+0x64>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	2280      	movs	r2, #128	@ 0x80
 80013dc:	0151      	lsls	r1, r2, #5
 80013de:	2201      	movs	r2, #1
 80013e0:	0018      	movs	r0, r3
 80013e2:	f001 f942 	bl	800266a <HAL_GPIO_WritePin>
		userAlarmToggle = true;								// Toggle internal flag to true
 80013e6:	4b0d      	ldr	r3, [pc, #52]	@ (800141c <alarmEnableISR+0x60>)
 80013e8:	2201      	movs	r2, #1
 80013ea:	701a      	strb	r2, [r3, #0]
 80013ec:	e010      	b.n	8001410 <alarmEnableISR+0x54>

		//printf("User alarm set to: %u:%u:%u.\n\r", userAlarmTime.Hours,
								//userAlarmTime.Minutes, userAlarmTime.Seconds);

	}
	else if (userAlarmToggle) {				// If alarm is enabled, disable it.
 80013ee:	4b0b      	ldr	r3, [pc, #44]	@ (800141c <alarmEnableISR+0x60>)
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d00b      	beq.n	800140e <alarmEnableISR+0x52>

		HAL_GPIO_WritePin(alarmLEDPort, alarmLEDPin, GPIO_PIN_RESET);			// Turn off alarm LED
 80013f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001420 <alarmEnableISR+0x64>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	2280      	movs	r2, #128	@ 0x80
 80013fc:	0151      	lsls	r1, r2, #5
 80013fe:	2200      	movs	r2, #0
 8001400:	0018      	movs	r0, r3
 8001402:	f001 f932 	bl	800266a <HAL_GPIO_WritePin>
		userAlarmToggle = false;							// Toggle internal flag to false
 8001406:	4b05      	ldr	r3, [pc, #20]	@ (800141c <alarmEnableISR+0x60>)
 8001408:	2200      	movs	r2, #0
 800140a:	701a      	strb	r2, [r3, #0]
 800140c:	e000      	b.n	8001410 <alarmEnableISR+0x54>

		//printf("User alarm disabled.\n\r");
	}
	else {
		__NOP();							//Code should never reach here.
 800140e:	46c0      	nop			@ (mov r8, r8)
	}

	return halRet;
 8001410:	1dfb      	adds	r3, r7, #7
 8001412:	781b      	ldrb	r3, [r3, #0]

}
 8001414:	0018      	movs	r0, r3
 8001416:	46bd      	mov	sp, r7
 8001418:	b002      	add	sp, #8
 800141a:	bd80      	pop	{r7, pc}
 800141c:	2000007d 	.word	0x2000007d
 8001420:	2000000c 	.word	0x2000000c

08001424 <alarmSetISR>:

HAL_StatusTypeDef alarmSetISR(void) {
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
	//printf("Enter user alarm set ISR.\n\r");

	//printf("User alarm currently set to %u:%u:%u.\n\r", userAlarmTime.Hours,
			//userAlarmTime.Minutes, userAlarmTime.Seconds);

	HAL_StatusTypeDef halRet = HAL_OK;
 800142a:	1cbb      	adds	r3, r7, #2
 800142c:	2200      	movs	r2, #0
 800142e:	701a      	strb	r2, [r3, #0]
	/*
	 * Wait for switch debounce
	 */

	// First wait for button to deactivate again
	while(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) != GPIO_PIN_SET);
 8001430:	46c0      	nop			@ (mov r8, r8)
 8001432:	4b60      	ldr	r3, [pc, #384]	@ (80015b4 <alarmSetISR+0x190>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	2280      	movs	r2, #128	@ 0x80
 8001438:	0212      	lsls	r2, r2, #8
 800143a:	0011      	movs	r1, r2
 800143c:	0018      	movs	r0, r3
 800143e:	f001 f8f7 	bl	8002630 <HAL_GPIO_ReadPin>
 8001442:	0003      	movs	r3, r0
 8001444:	2b01      	cmp	r3, #1
 8001446:	d1f4      	bne.n	8001432 <alarmSetISR+0xe>

	// Go through debounce
	HAL_TIM_Base_Stop(timerDelay);
 8001448:	4b5b      	ldr	r3, [pc, #364]	@ (80015b8 <alarmSetISR+0x194>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	0018      	movs	r0, r3
 800144e:	f003 fdc3 	bl	8004fd8 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 8001452:	4b59      	ldr	r3, [pc, #356]	@ (80015b8 <alarmSetISR+0x194>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	0018      	movs	r0, r3
 8001458:	f003 fd72 	bl	8004f40 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 800145c:	4b56      	ldr	r3, [pc, #344]	@ (80015b8 <alarmSetISR+0x194>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001464:	607b      	str	r3, [r7, #4]

	do {

	}while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536 / 8));
 8001466:	4b54      	ldr	r3, [pc, #336]	@ (80015b8 <alarmSetISR+0x194>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	1ad2      	subs	r2, r2, r3
 8001472:	2380      	movs	r3, #128	@ 0x80
 8001474:	019b      	lsls	r3, r3, #6
 8001476:	429a      	cmp	r2, r3
 8001478:	d9f5      	bls.n	8001466 <alarmSetISR+0x42>


	/*
	 *  Poll for 1 second to see if the alarm set button is pressed again
	 */
	HAL_TIM_Base_Stop(timerDelay);
 800147a:	4b4f      	ldr	r3, [pc, #316]	@ (80015b8 <alarmSetISR+0x194>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	0018      	movs	r0, r3
 8001480:	f003 fdaa 	bl	8004fd8 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 8001484:	4b4c      	ldr	r3, [pc, #304]	@ (80015b8 <alarmSetISR+0x194>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	0018      	movs	r0, r3
 800148a:	f003 fd59 	bl	8004f40 <HAL_TIM_Base_Start>
	timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 800148e:	4b4a      	ldr	r3, [pc, #296]	@ (80015b8 <alarmSetISR+0x194>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001496:	607b      	str	r3, [r7, #4]

	while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536)) {
 8001498:	e00d      	b.n	80014b6 <alarmSetISR+0x92>

		if(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) == GPIO_PIN_RESET) {
 800149a:	4b46      	ldr	r3, [pc, #280]	@ (80015b4 <alarmSetISR+0x190>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	2280      	movs	r2, #128	@ 0x80
 80014a0:	0212      	lsls	r2, r2, #8
 80014a2:	0011      	movs	r1, r2
 80014a4:	0018      	movs	r0, r3
 80014a6:	f001 f8c3 	bl	8002630 <HAL_GPIO_ReadPin>
 80014aa:	1e03      	subs	r3, r0, #0
 80014ac:	d103      	bne.n	80014b6 <alarmSetISR+0x92>
			alarmSetMode = true;
 80014ae:	4b43      	ldr	r3, [pc, #268]	@ (80015bc <alarmSetISR+0x198>)
 80014b0:	2201      	movs	r2, #1
 80014b2:	701a      	strb	r2, [r3, #0]
//			HAL_GPIO_WritePin(debugLEDPort, debugLEDPin, GPIO_PIN_SET);
			break;
 80014b4:	e009      	b.n	80014ca <alarmSetISR+0xa6>
	while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536)) {
 80014b6:	4b40      	ldr	r3, [pc, #256]	@ (80015b8 <alarmSetISR+0x194>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	1ad2      	subs	r2, r2, r3
 80014c2:	2380      	movs	r3, #128	@ 0x80
 80014c4:	025b      	lsls	r3, r3, #9
 80014c6:	429a      	cmp	r2, r3
 80014c8:	d9e7      	bls.n	800149a <alarmSetISR+0x76>
		}

	}

	// Go through debounce once again
	HAL_TIM_Base_Stop(timerDelay);
 80014ca:	4b3b      	ldr	r3, [pc, #236]	@ (80015b8 <alarmSetISR+0x194>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	0018      	movs	r0, r3
 80014d0:	f003 fd82 	bl	8004fd8 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 80014d4:	4b38      	ldr	r3, [pc, #224]	@ (80015b8 <alarmSetISR+0x194>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	0018      	movs	r0, r3
 80014da:	f003 fd31 	bl	8004f40 <HAL_TIM_Base_Start>
	timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 80014de:	4b36      	ldr	r3, [pc, #216]	@ (80015b8 <alarmSetISR+0x194>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014e6:	607b      	str	r3, [r7, #4]

	do {

	}while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536 / 4));
 80014e8:	4b33      	ldr	r3, [pc, #204]	@ (80015b8 <alarmSetISR+0x194>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	1ad2      	subs	r2, r2, r3
 80014f4:	2380      	movs	r3, #128	@ 0x80
 80014f6:	01db      	lsls	r3, r3, #7
 80014f8:	429a      	cmp	r2, r3
 80014fa:	d9f5      	bls.n	80014e8 <alarmSetISR+0xc4>
	/*
	 * Then, if we are in alarm set mode, go through the
	 * alarm set process until the button is pressed again
	 */

	HAL_TIM_Base_Stop(timerDelay);
 80014fc:	4b2e      	ldr	r3, [pc, #184]	@ (80015b8 <alarmSetISR+0x194>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	0018      	movs	r0, r3
 8001502:	f003 fd69 	bl	8004fd8 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 8001506:	4b2c      	ldr	r3, [pc, #176]	@ (80015b8 <alarmSetISR+0x194>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	0018      	movs	r0, r3
 800150c:	f003 fd18 	bl	8004f40 <HAL_TIM_Base_Start>
	timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8001510:	4b29      	ldr	r3, [pc, #164]	@ (80015b8 <alarmSetISR+0x194>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001518:	607b      	str	r3, [r7, #4]

	if(alarmSetMode) {
 800151a:	4b28      	ldr	r3, [pc, #160]	@ (80015bc <alarmSetISR+0x198>)
 800151c:	781b      	ldrb	r3, [r3, #0]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d03e      	beq.n	80015a0 <alarmSetISR+0x17c>

		bool displayBlink = false;
 8001522:	1cfb      	adds	r3, r7, #3
 8001524:	2200      	movs	r2, #0
 8001526:	701a      	strb	r2, [r3, #0]

		do {											// while the alarm set button is not held down, blink display.

			updateAndDisplayAlarm();
 8001528:	f7ff fdee 	bl	8001108 <updateAndDisplayAlarm>

			if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65536 / 2)) {
 800152c:	4b22      	ldr	r3, [pc, #136]	@ (80015b8 <alarmSetISR+0x194>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	1ad2      	subs	r2, r2, r3
 8001538:	2380      	movs	r3, #128	@ 0x80
 800153a:	021b      	lsls	r3, r3, #8
 800153c:	429a      	cmp	r2, r3
 800153e:	d31a      	bcc.n	8001576 <alarmSetISR+0x152>

//				HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);

				sevSeg_setIntensity(sevSeg_intensityDuty[displayBlink]);		// Initialize to whatever duty cycle
 8001540:	1cfb      	adds	r3, r7, #3
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	4a1e      	ldr	r2, [pc, #120]	@ (80015c0 <alarmSetISR+0x19c>)
 8001546:	5cd3      	ldrb	r3, [r2, r3]
 8001548:	0018      	movs	r0, r3
 800154a:	f000 fb97 	bl	8001c7c <sevSeg_setIntensity>

				timerVal = __HAL_TIM_GET_COUNTER(timerDelay);
 800154e:	4b1a      	ldr	r3, [pc, #104]	@ (80015b8 <alarmSetISR+0x194>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001556:	607b      	str	r3, [r7, #4]
				displayBlink = !displayBlink;
 8001558:	1cfb      	adds	r3, r7, #3
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	1e5a      	subs	r2, r3, #1
 800155e:	4193      	sbcs	r3, r2
 8001560:	b2db      	uxtb	r3, r3
 8001562:	2201      	movs	r2, #1
 8001564:	4053      	eors	r3, r2
 8001566:	b2db      	uxtb	r3, r3
 8001568:	001a      	movs	r2, r3
 800156a:	1cfb      	adds	r3, r7, #3
 800156c:	701a      	strb	r2, [r3, #0]
 800156e:	781a      	ldrb	r2, [r3, #0]
 8001570:	2101      	movs	r1, #1
 8001572:	400a      	ands	r2, r1
 8001574:	701a      	strb	r2, [r3, #0]

			}

		}while(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) != GPIO_PIN_RESET);
 8001576:	4b0f      	ldr	r3, [pc, #60]	@ (80015b4 <alarmSetISR+0x190>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	2280      	movs	r2, #128	@ 0x80
 800157c:	0212      	lsls	r2, r2, #8
 800157e:	0011      	movs	r1, r2
 8001580:	0018      	movs	r0, r3
 8001582:	f001 f855 	bl	8002630 <HAL_GPIO_ReadPin>
 8001586:	1e03      	subs	r3, r0, #0
 8001588:	d1ce      	bne.n	8001528 <alarmSetISR+0x104>

//		HAL_GPIO_WritePin(debugLEDPort, debugLEDPin, GPIO_PIN_RESET);

		sevSeg_setIntensity(sevSeg_intensityDuty[1]);			// Turn display back to 50% intensity
 800158a:	235a      	movs	r3, #90	@ 0x5a
 800158c:	0018      	movs	r0, r3
 800158e:	f000 fb75 	bl	8001c7c <sevSeg_setIntensity>

		HAL_TIM_Base_Stop(timerDelay);
 8001592:	4b09      	ldr	r3, [pc, #36]	@ (80015b8 <alarmSetISR+0x194>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	0018      	movs	r0, r3
 8001598:	f003 fd1e 	bl	8004fd8 <HAL_TIM_Base_Stop>

		updateAndDisplayTime();
 800159c:	f7ff fd98 	bl	80010d0 <updateAndDisplayTime>

	}

	alarmSetMode = false;		// We have exited alarm set mode
 80015a0:	4b06      	ldr	r3, [pc, #24]	@ (80015bc <alarmSetISR+0x198>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	701a      	strb	r2, [r3, #0]

	//printf("Current time back to %u:%u:%u.\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);

	return halRet;
 80015a6:	1cbb      	adds	r3, r7, #2
 80015a8:	781b      	ldrb	r3, [r3, #0]

}
 80015aa:	0018      	movs	r0, r3
 80015ac:	46bd      	mov	sp, r7
 80015ae:	b002      	add	sp, #8
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	46c0      	nop			@ (mov r8, r8)
 80015b4:	20000000 	.word	0x20000000
 80015b8:	20000034 	.word	0x20000034
 80015bc:	200001c4 	.word	0x200001c4
 80015c0:	08005c90 	.word	0x08005c90

080015c4 <hourSetISR>:

HAL_StatusTypeDef hourSetISR(void) {
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0

//	printf("Entered hour set ISR.\n\r");
//	HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);


	HAL_StatusTypeDef halRet = HAL_OK;
 80015ca:	1dfb      	adds	r3, r7, #7
 80015cc:	2200      	movs	r2, #0
 80015ce:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {	// If the clock is in alarm set mode, change user alarm time hour
 80015d0:	4b0e      	ldr	r3, [pc, #56]	@ (800160c <hourSetISR+0x48>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d002      	beq.n	80015de <hourSetISR+0x1a>

		alarmHourInc();
 80015d8:	f000 f87c 	bl	80016d4 <alarmHourInc>
 80015dc:	e00f      	b.n	80015fe <hourSetISR+0x3a>
				//userAlarmTime.Minutes, userAlarmTime.Seconds);

	}
	else {									// Otherwise, change current time hour.

		currHourInc();
 80015de:	f000 f8a7 	bl	8001730 <currHourInc>

		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 80015e2:	490b      	ldr	r1, [pc, #44]	@ (8001610 <hourSetISR+0x4c>)
 80015e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001614 <hourSetISR+0x50>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	0018      	movs	r0, r3
 80015ea:	f002 fe85 	bl	80042f8 <HAL_RTC_SetTime>


		updateAndDisplayTime();
 80015ee:	f7ff fd6f 	bl	80010d0 <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 80015f2:	4a09      	ldr	r2, [pc, #36]	@ (8001618 <hourSetISR+0x54>)
 80015f4:	4906      	ldr	r1, [pc, #24]	@ (8001610 <hourSetISR+0x4c>)
 80015f6:	4b07      	ldr	r3, [pc, #28]	@ (8001614 <hourSetISR+0x50>)
 80015f8:	0018      	movs	r0, r3
 80015fa:	f7ff f9b9 	bl	8000970 <getRTCTime>

		//printf("Current time hour incremented to %u:%u:%u.\n\r", currTime.Hours,
				//currTime.Minutes, currTime.Seconds);
	}

	return halRet;
 80015fe:	1dfb      	adds	r3, r7, #7
 8001600:	781b      	ldrb	r3, [r3, #0]

}
 8001602:	0018      	movs	r0, r3
 8001604:	46bd      	mov	sp, r7
 8001606:	b002      	add	sp, #8
 8001608:	bd80      	pop	{r7, pc}
 800160a:	46c0      	nop			@ (mov r8, r8)
 800160c:	200001c4 	.word	0x200001c4
 8001610:	20000080 	.word	0x20000080
 8001614:	20000100 	.word	0x20000100
 8001618:	20000094 	.word	0x20000094

0800161c <minuteSetISR>:

HAL_StatusTypeDef minuteSetISR(void) {
 800161c:	b580      	push	{r7, lr}
 800161e:	b08c      	sub	sp, #48	@ 0x30
 8001620:	af00      	add	r7, sp, #0


	HAL_StatusTypeDef halRet = HAL_OK;
 8001622:	232f      	movs	r3, #47	@ 0x2f
 8001624:	18fb      	adds	r3, r7, r3
 8001626:	2200      	movs	r2, #0
 8001628:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {	// If the clock is in alarm set mode, change user alarm time hour
 800162a:	4b25      	ldr	r3, [pc, #148]	@ (80016c0 <minuteSetISR+0xa4>)
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d002      	beq.n	8001638 <minuteSetISR+0x1c>

		alarmMinuteInc();
 8001632:	f000 f8bd 	bl	80017b0 <alarmMinuteInc>
 8001636:	e03b      	b.n	80016b0 <minuteSetISR+0x94>
				//userAlarmTime.Minutes, userAlarmTime.Seconds);

	}
	else {									// Otherwise, change current time hour.

		currMinuteInc();
 8001638:	f000 f8d8 	bl	80017ec <currMinuteInc>

		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 800163c:	4921      	ldr	r1, [pc, #132]	@ (80016c4 <minuteSetISR+0xa8>)
 800163e:	4b22      	ldr	r3, [pc, #136]	@ (80016c8 <minuteSetISR+0xac>)
 8001640:	2200      	movs	r2, #0
 8001642:	0018      	movs	r0, r3
 8001644:	f002 fe58 	bl	80042f8 <HAL_RTC_SetTime>

		/*
		 * Change internal RTC alarm to keep it triggering
		 */

		RTC_AlarmTypeDef sAlarm = {0};
 8001648:	1d3b      	adds	r3, r7, #4
 800164a:	0018      	movs	r0, r3
 800164c:	2328      	movs	r3, #40	@ 0x28
 800164e:	001a      	movs	r2, r3
 8001650:	2100      	movs	r1, #0
 8001652:	f004 fac9 	bl	8005be8 <memset>
		HAL_RTC_GetAlarm(&hrtc, &sAlarm, internalAlarm, RTCTimeFormat);
 8001656:	2380      	movs	r3, #128	@ 0x80
 8001658:	005a      	lsls	r2, r3, #1
 800165a:	1d39      	adds	r1, r7, #4
 800165c:	481a      	ldr	r0, [pc, #104]	@ (80016c8 <minuteSetISR+0xac>)
 800165e:	2300      	movs	r3, #0
 8001660:	f003 f96e 	bl	8004940 <HAL_RTC_GetAlarm>

		if(sAlarm.AlarmTime.Minutes>58) {
 8001664:	1d3b      	adds	r3, r7, #4
 8001666:	785b      	ldrb	r3, [r3, #1]
 8001668:	2b3a      	cmp	r3, #58	@ 0x3a
 800166a:	d903      	bls.n	8001674 <minuteSetISR+0x58>
			sAlarm.AlarmTime.Minutes=0;
 800166c:	1d3b      	adds	r3, r7, #4
 800166e:	2200      	movs	r2, #0
 8001670:	705a      	strb	r2, [r3, #1]
 8001672:	e00d      	b.n	8001690 <minuteSetISR+0x74>
			//printf("Reset alarm time\n\r");
		} else {
			sAlarm.AlarmTime.Minutes=sAlarm.AlarmTime.Minutes+1;
 8001674:	1d3b      	adds	r3, r7, #4
 8001676:	785b      	ldrb	r3, [r3, #1]
 8001678:	3301      	adds	r3, #1
 800167a:	b2da      	uxtb	r2, r3
 800167c:	1d3b      	adds	r3, r7, #4
 800167e:	705a      	strb	r2, [r3, #1]
		}
		while(HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){
 8001680:	e006      	b.n	8001690 <minuteSetISR+0x74>
			HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);
 8001682:	4b12      	ldr	r3, [pc, #72]	@ (80016cc <minuteSetISR+0xb0>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	2201      	movs	r2, #1
 8001688:	0011      	movs	r1, r2
 800168a:	0018      	movs	r0, r3
 800168c:	f001 f80a 	bl	80026a4 <HAL_GPIO_TogglePin>
		while(HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){
 8001690:	1d39      	adds	r1, r7, #4
 8001692:	4b0d      	ldr	r3, [pc, #52]	@ (80016c8 <minuteSetISR+0xac>)
 8001694:	2200      	movs	r2, #0
 8001696:	0018      	movs	r0, r3
 8001698:	f003 f812 	bl	80046c0 <HAL_RTC_SetAlarm_IT>
 800169c:	1e03      	subs	r3, r0, #0
 800169e:	d1f0      	bne.n	8001682 <minuteSetISR+0x66>
		}


		updateAndDisplayTime();
 80016a0:	f7ff fd16 	bl	80010d0 <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 80016a4:	4a0a      	ldr	r2, [pc, #40]	@ (80016d0 <minuteSetISR+0xb4>)
 80016a6:	4907      	ldr	r1, [pc, #28]	@ (80016c4 <minuteSetISR+0xa8>)
 80016a8:	4b07      	ldr	r3, [pc, #28]	@ (80016c8 <minuteSetISR+0xac>)
 80016aa:	0018      	movs	r0, r3
 80016ac:	f7ff f960 	bl	8000970 <getRTCTime>
		//printf("Current time minute incremented to %u:%u:%u.\n\r", currTime.Hours,
				//currTime.Minutes, currTime.Seconds);
	}


	return halRet;
 80016b0:	232f      	movs	r3, #47	@ 0x2f
 80016b2:	18fb      	adds	r3, r7, r3
 80016b4:	781b      	ldrb	r3, [r3, #0]
}
 80016b6:	0018      	movs	r0, r3
 80016b8:	46bd      	mov	sp, r7
 80016ba:	b00c      	add	sp, #48	@ 0x30
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	46c0      	nop			@ (mov r8, r8)
 80016c0:	200001c4 	.word	0x200001c4
 80016c4:	20000080 	.word	0x20000080
 80016c8:	20000100 	.word	0x20000100
 80016cc:	20000028 	.word	0x20000028
 80016d0:	20000094 	.word	0x20000094

080016d4 <alarmHourInc>:

void alarmHourInc(void) {
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0

	if(userAlarmTime.Hours >= 12) {
 80016d8:	4b14      	ldr	r3, [pc, #80]	@ (800172c <alarmHourInc+0x58>)
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	2b0b      	cmp	r3, #11
 80016de:	d903      	bls.n	80016e8 <alarmHourInc+0x14>
		userAlarmTime.Hours = 1;
 80016e0:	4b12      	ldr	r3, [pc, #72]	@ (800172c <alarmHourInc+0x58>)
 80016e2:	2201      	movs	r2, #1
 80016e4:	701a      	strb	r2, [r3, #0]
	}
	else {
		__NOP();
	}

}
 80016e6:	e01e      	b.n	8001726 <alarmHourInc+0x52>
	else if(userAlarmTime.Hours == 11) {
 80016e8:	4b10      	ldr	r3, [pc, #64]	@ (800172c <alarmHourInc+0x58>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	2b0b      	cmp	r3, #11
 80016ee:	d10e      	bne.n	800170e <alarmHourInc+0x3a>
		if(userAlarmTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 80016f0:	4b0e      	ldr	r3, [pc, #56]	@ (800172c <alarmHourInc+0x58>)
 80016f2:	78db      	ldrb	r3, [r3, #3]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d103      	bne.n	8001700 <alarmHourInc+0x2c>
			userAlarmTime.TimeFormat = RTC_HOURFORMAT12_PM;
 80016f8:	4b0c      	ldr	r3, [pc, #48]	@ (800172c <alarmHourInc+0x58>)
 80016fa:	2201      	movs	r2, #1
 80016fc:	70da      	strb	r2, [r3, #3]
 80016fe:	e002      	b.n	8001706 <alarmHourInc+0x32>
			userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8001700:	4b0a      	ldr	r3, [pc, #40]	@ (800172c <alarmHourInc+0x58>)
 8001702:	2200      	movs	r2, #0
 8001704:	70da      	strb	r2, [r3, #3]
		userAlarmTime.Hours = 12;
 8001706:	4b09      	ldr	r3, [pc, #36]	@ (800172c <alarmHourInc+0x58>)
 8001708:	220c      	movs	r2, #12
 800170a:	701a      	strb	r2, [r3, #0]
}
 800170c:	e00b      	b.n	8001726 <alarmHourInc+0x52>
	else if(userAlarmTime.Hours < 11) {
 800170e:	4b07      	ldr	r3, [pc, #28]	@ (800172c <alarmHourInc+0x58>)
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	2b0a      	cmp	r3, #10
 8001714:	d806      	bhi.n	8001724 <alarmHourInc+0x50>
		userAlarmTime.Hours = userAlarmTime.Hours + 1;
 8001716:	4b05      	ldr	r3, [pc, #20]	@ (800172c <alarmHourInc+0x58>)
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	3301      	adds	r3, #1
 800171c:	b2da      	uxtb	r2, r3
 800171e:	4b03      	ldr	r3, [pc, #12]	@ (800172c <alarmHourInc+0x58>)
 8001720:	701a      	strb	r2, [r3, #0]
}
 8001722:	e000      	b.n	8001726 <alarmHourInc+0x52>
		__NOP();
 8001724:	46c0      	nop			@ (mov r8, r8)
}
 8001726:	46c0      	nop			@ (mov r8, r8)
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	20000098 	.word	0x20000098

08001730 <currHourInc>:

void currHourInc(void) {
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0

	getRTCTime(&hrtc, &currTime, &currDate);
 8001734:	4a1a      	ldr	r2, [pc, #104]	@ (80017a0 <currHourInc+0x70>)
 8001736:	491b      	ldr	r1, [pc, #108]	@ (80017a4 <currHourInc+0x74>)
 8001738:	4b1b      	ldr	r3, [pc, #108]	@ (80017a8 <currHourInc+0x78>)
 800173a:	0018      	movs	r0, r3
 800173c:	f7ff f918 	bl	8000970 <getRTCTime>

	if(currTime.Hours >= 12) {
 8001740:	4b18      	ldr	r3, [pc, #96]	@ (80017a4 <currHourInc+0x74>)
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	2b0b      	cmp	r3, #11
 8001746:	d903      	bls.n	8001750 <currHourInc+0x20>
		currTime.Hours = 1;
 8001748:	4b16      	ldr	r3, [pc, #88]	@ (80017a4 <currHourInc+0x74>)
 800174a:	2201      	movs	r2, #1
 800174c:	701a      	strb	r2, [r3, #0]
 800174e:	e01e      	b.n	800178e <currHourInc+0x5e>
	}
	else if(currTime.Hours == 11) {
 8001750:	4b14      	ldr	r3, [pc, #80]	@ (80017a4 <currHourInc+0x74>)
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	2b0b      	cmp	r3, #11
 8001756:	d10e      	bne.n	8001776 <currHourInc+0x46>
		if(currTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 8001758:	4b12      	ldr	r3, [pc, #72]	@ (80017a4 <currHourInc+0x74>)
 800175a:	78db      	ldrb	r3, [r3, #3]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d103      	bne.n	8001768 <currHourInc+0x38>
			currTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8001760:	4b10      	ldr	r3, [pc, #64]	@ (80017a4 <currHourInc+0x74>)
 8001762:	2201      	movs	r2, #1
 8001764:	70da      	strb	r2, [r3, #3]
 8001766:	e002      	b.n	800176e <currHourInc+0x3e>
		}
		else {
			currTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8001768:	4b0e      	ldr	r3, [pc, #56]	@ (80017a4 <currHourInc+0x74>)
 800176a:	2200      	movs	r2, #0
 800176c:	70da      	strb	r2, [r3, #3]
		}
		currTime.Hours = 12;
 800176e:	4b0d      	ldr	r3, [pc, #52]	@ (80017a4 <currHourInc+0x74>)
 8001770:	220c      	movs	r2, #12
 8001772:	701a      	strb	r2, [r3, #0]
 8001774:	e00b      	b.n	800178e <currHourInc+0x5e>
	}
	else if(userAlarmTime.Hours < 11) {
 8001776:	4b0d      	ldr	r3, [pc, #52]	@ (80017ac <currHourInc+0x7c>)
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	2b0a      	cmp	r3, #10
 800177c:	d806      	bhi.n	800178c <currHourInc+0x5c>
		currTime.Hours = currTime.Hours + 1;
 800177e:	4b09      	ldr	r3, [pc, #36]	@ (80017a4 <currHourInc+0x74>)
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	3301      	adds	r3, #1
 8001784:	b2da      	uxtb	r2, r3
 8001786:	4b07      	ldr	r3, [pc, #28]	@ (80017a4 <currHourInc+0x74>)
 8001788:	701a      	strb	r2, [r3, #0]
 800178a:	e000      	b.n	800178e <currHourInc+0x5e>
	}
	else {
		__NOP();
 800178c:	46c0      	nop			@ (mov r8, r8)
	}

	// Reset seconds
	currTime.Seconds = 0;
 800178e:	4b05      	ldr	r3, [pc, #20]	@ (80017a4 <currHourInc+0x74>)
 8001790:	2200      	movs	r2, #0
 8001792:	709a      	strb	r2, [r3, #2]
	currTime.SecondFraction = 0;
 8001794:	4b03      	ldr	r3, [pc, #12]	@ (80017a4 <currHourInc+0x74>)
 8001796:	2200      	movs	r2, #0
 8001798:	609a      	str	r2, [r3, #8]

}
 800179a:	46c0      	nop			@ (mov r8, r8)
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	20000094 	.word	0x20000094
 80017a4:	20000080 	.word	0x20000080
 80017a8:	20000100 	.word	0x20000100
 80017ac:	20000098 	.word	0x20000098

080017b0 <alarmMinuteInc>:

void alarmMinuteInc(void) {
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0

	if(userAlarmTime.Minutes >= 59) {
 80017b4:	4b0c      	ldr	r3, [pc, #48]	@ (80017e8 <alarmMinuteInc+0x38>)
 80017b6:	785b      	ldrb	r3, [r3, #1]
 80017b8:	2b3a      	cmp	r3, #58	@ 0x3a
 80017ba:	d905      	bls.n	80017c8 <alarmMinuteInc+0x18>
		alarmHourInc();
 80017bc:	f7ff ff8a 	bl	80016d4 <alarmHourInc>
		userAlarmTime.Minutes = 0;
 80017c0:	4b09      	ldr	r3, [pc, #36]	@ (80017e8 <alarmMinuteInc+0x38>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	705a      	strb	r2, [r3, #1]
	}
	else {
		__NOP();
	}

}
 80017c6:	e00b      	b.n	80017e0 <alarmMinuteInc+0x30>
	else if(userAlarmTime.Minutes < 59) {
 80017c8:	4b07      	ldr	r3, [pc, #28]	@ (80017e8 <alarmMinuteInc+0x38>)
 80017ca:	785b      	ldrb	r3, [r3, #1]
 80017cc:	2b3a      	cmp	r3, #58	@ 0x3a
 80017ce:	d806      	bhi.n	80017de <alarmMinuteInc+0x2e>
		userAlarmTime.Minutes = userAlarmTime.Minutes + 1;
 80017d0:	4b05      	ldr	r3, [pc, #20]	@ (80017e8 <alarmMinuteInc+0x38>)
 80017d2:	785b      	ldrb	r3, [r3, #1]
 80017d4:	3301      	adds	r3, #1
 80017d6:	b2da      	uxtb	r2, r3
 80017d8:	4b03      	ldr	r3, [pc, #12]	@ (80017e8 <alarmMinuteInc+0x38>)
 80017da:	705a      	strb	r2, [r3, #1]
}
 80017dc:	e000      	b.n	80017e0 <alarmMinuteInc+0x30>
		__NOP();
 80017de:	46c0      	nop			@ (mov r8, r8)
}
 80017e0:	46c0      	nop			@ (mov r8, r8)
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	46c0      	nop			@ (mov r8, r8)
 80017e8:	20000098 	.word	0x20000098

080017ec <currMinuteInc>:

void currMinuteInc(void) {
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0

	getRTCTime(&hrtc, &currTime, &currDate);
 80017f0:	4a12      	ldr	r2, [pc, #72]	@ (800183c <currMinuteInc+0x50>)
 80017f2:	4913      	ldr	r1, [pc, #76]	@ (8001840 <currMinuteInc+0x54>)
 80017f4:	4b13      	ldr	r3, [pc, #76]	@ (8001844 <currMinuteInc+0x58>)
 80017f6:	0018      	movs	r0, r3
 80017f8:	f7ff f8ba 	bl	8000970 <getRTCTime>

	// If current time is going to rollover,
	// increment the hour and reset the minute.
	if(currTime.Minutes >= 59) {
 80017fc:	4b10      	ldr	r3, [pc, #64]	@ (8001840 <currMinuteInc+0x54>)
 80017fe:	785b      	ldrb	r3, [r3, #1]
 8001800:	2b3a      	cmp	r3, #58	@ 0x3a
 8001802:	d905      	bls.n	8001810 <currMinuteInc+0x24>
		currHourInc();
 8001804:	f7ff ff94 	bl	8001730 <currHourInc>
		currTime.Minutes = 0;
 8001808:	4b0d      	ldr	r3, [pc, #52]	@ (8001840 <currMinuteInc+0x54>)
 800180a:	2200      	movs	r2, #0
 800180c:	705a      	strb	r2, [r3, #1]
 800180e:	e00b      	b.n	8001828 <currMinuteInc+0x3c>
	}
	else if(currTime.Minutes < 59) {
 8001810:	4b0b      	ldr	r3, [pc, #44]	@ (8001840 <currMinuteInc+0x54>)
 8001812:	785b      	ldrb	r3, [r3, #1]
 8001814:	2b3a      	cmp	r3, #58	@ 0x3a
 8001816:	d806      	bhi.n	8001826 <currMinuteInc+0x3a>
		currTime.Minutes = currTime.Minutes + 1;
 8001818:	4b09      	ldr	r3, [pc, #36]	@ (8001840 <currMinuteInc+0x54>)
 800181a:	785b      	ldrb	r3, [r3, #1]
 800181c:	3301      	adds	r3, #1
 800181e:	b2da      	uxtb	r2, r3
 8001820:	4b07      	ldr	r3, [pc, #28]	@ (8001840 <currMinuteInc+0x54>)
 8001822:	705a      	strb	r2, [r3, #1]
 8001824:	e000      	b.n	8001828 <currMinuteInc+0x3c>
	}
	else {
		__NOP();
 8001826:	46c0      	nop			@ (mov r8, r8)
	}

	// Reset seconds
	currTime.Seconds = 0;
 8001828:	4b05      	ldr	r3, [pc, #20]	@ (8001840 <currMinuteInc+0x54>)
 800182a:	2200      	movs	r2, #0
 800182c:	709a      	strb	r2, [r3, #2]
	currTime.SecondFraction = 0;
 800182e:	4b04      	ldr	r3, [pc, #16]	@ (8001840 <currMinuteInc+0x54>)
 8001830:	2200      	movs	r2, #0
 8001832:	609a      	str	r2, [r3, #8]

}
 8001834:	46c0      	nop			@ (mov r8, r8)
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	46c0      	nop			@ (mov r8, r8)
 800183c:	20000094 	.word	0x20000094
 8001840:	20000080 	.word	0x20000080
 8001844:	20000100 	.word	0x20000100

08001848 <dispError>:

void dispError(void) {
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0

	HAL_TIM_Base_Stop(timerDelay);
 800184e:	4b1c      	ldr	r3, [pc, #112]	@ (80018c0 <dispError+0x78>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	0018      	movs	r0, r3
 8001854:	f003 fbc0 	bl	8004fd8 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 500 ms)
 8001858:	4b19      	ldr	r3, [pc, #100]	@ (80018c0 <dispError+0x78>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	0018      	movs	r0, r3
 800185e:	f003 fb6f 	bl	8004f40 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8001862:	4b17      	ldr	r3, [pc, #92]	@ (80018c0 <dispError+0x78>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800186a:	607b      	str	r3, [r7, #4]
	bool displayBlink = false;
 800186c:	1cfb      	adds	r3, r7, #3
 800186e:	2200      	movs	r2, #0
 8001870:	701a      	strb	r2, [r3, #0]


	do {

		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 4)) {		// Use hardware timer to blink/beep display
 8001872:	4b13      	ldr	r3, [pc, #76]	@ (80018c0 <dispError+0x78>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	1ad3      	subs	r3, r2, r3
 800187e:	4a11      	ldr	r2, [pc, #68]	@ (80018c4 <dispError+0x7c>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d9f6      	bls.n	8001872 <dispError+0x2a>

			HAL_GPIO_TogglePin(alarmLEDPort, alarmLEDPin);
 8001884:	4b10      	ldr	r3, [pc, #64]	@ (80018c8 <dispError+0x80>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	2280      	movs	r2, #128	@ 0x80
 800188a:	0152      	lsls	r2, r2, #5
 800188c:	0011      	movs	r1, r2
 800188e:	0018      	movs	r0, r3
 8001890:	f000 ff08 	bl	80026a4 <HAL_GPIO_TogglePin>

			timerVal = __HAL_TIM_GET_COUNTER(timerDelay);				// Update timer value
 8001894:	4b0a      	ldr	r3, [pc, #40]	@ (80018c0 <dispError+0x78>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800189c:	607b      	str	r3, [r7, #4]

			displayBlink = !displayBlink;							// Toggle display blink counter
 800189e:	1cfb      	adds	r3, r7, #3
 80018a0:	781b      	ldrb	r3, [r3, #0]
 80018a2:	1e5a      	subs	r2, r3, #1
 80018a4:	4193      	sbcs	r3, r2
 80018a6:	b2db      	uxtb	r3, r3
 80018a8:	2201      	movs	r2, #1
 80018aa:	4053      	eors	r3, r2
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	001a      	movs	r2, r3
 80018b0:	1cfb      	adds	r3, r7, #3
 80018b2:	701a      	strb	r2, [r3, #0]
 80018b4:	781a      	ldrb	r2, [r3, #0]
 80018b6:	2101      	movs	r1, #1
 80018b8:	400a      	ands	r2, r1
 80018ba:	701a      	strb	r2, [r3, #0]
		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 4)) {		// Use hardware timer to blink/beep display
 80018bc:	e7d9      	b.n	8001872 <dispError+0x2a>
 80018be:	46c0      	nop			@ (mov r8, r8)
 80018c0:	20000034 	.word	0x20000034
 80018c4:	00003ffe 	.word	0x00003ffe
 80018c8:	2000000c 	.word	0x2000000c

080018cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018d0:	b672      	cpsid	i
}
 80018d2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018d4:	46c0      	nop			@ (mov r8, r8)
 80018d6:	e7fd      	b.n	80018d4 <Error_Handler+0x8>

080018d8 <sevSeg_Init>:


void sevSeg_Init(uint16_t shiftDataPin, uint16_t shiftDataClockPin, uint16_t shiftStoreClockPin,
					uint16_t shiftOutputEnablePin, uint16_t shiftMCLRPin,
					GPIO_TypeDef **GPIOPortArray, TIM_HandleTypeDef *htim, TIM_HandleTypeDef *htim_PWM_pass,
					uint32_t tim_PWM_CHANNEL_pass) {
 80018d8:	b5b0      	push	{r4, r5, r7, lr}
 80018da:	b088      	sub	sp, #32
 80018dc:	af00      	add	r7, sp, #0
 80018de:	0005      	movs	r5, r0
 80018e0:	000c      	movs	r4, r1
 80018e2:	0010      	movs	r0, r2
 80018e4:	0019      	movs	r1, r3
 80018e6:	1dbb      	adds	r3, r7, #6
 80018e8:	1c2a      	adds	r2, r5, #0
 80018ea:	801a      	strh	r2, [r3, #0]
 80018ec:	1d3b      	adds	r3, r7, #4
 80018ee:	1c22      	adds	r2, r4, #0
 80018f0:	801a      	strh	r2, [r3, #0]
 80018f2:	1cbb      	adds	r3, r7, #2
 80018f4:	1c02      	adds	r2, r0, #0
 80018f6:	801a      	strh	r2, [r3, #0]
 80018f8:	003b      	movs	r3, r7
 80018fa:	1c0a      	adds	r2, r1, #0
 80018fc:	801a      	strh	r2, [r3, #0]

	shiftData = shiftDataPin;
 80018fe:	4b7c      	ldr	r3, [pc, #496]	@ (8001af0 <sevSeg_Init+0x218>)
 8001900:	1dba      	adds	r2, r7, #6
 8001902:	8812      	ldrh	r2, [r2, #0]
 8001904:	801a      	strh	r2, [r3, #0]
	shiftDataClock = shiftDataClockPin;
 8001906:	4b7b      	ldr	r3, [pc, #492]	@ (8001af4 <sevSeg_Init+0x21c>)
 8001908:	1d3a      	adds	r2, r7, #4
 800190a:	8812      	ldrh	r2, [r2, #0]
 800190c:	801a      	strh	r2, [r3, #0]
	shiftStoreClock = shiftStoreClockPin;
 800190e:	4b7a      	ldr	r3, [pc, #488]	@ (8001af8 <sevSeg_Init+0x220>)
 8001910:	1cba      	adds	r2, r7, #2
 8001912:	8812      	ldrh	r2, [r2, #0]
 8001914:	801a      	strh	r2, [r3, #0]
	shiftOutputEnable = shiftOutputEnablePin;
 8001916:	4b79      	ldr	r3, [pc, #484]	@ (8001afc <sevSeg_Init+0x224>)
 8001918:	003a      	movs	r2, r7
 800191a:	8812      	ldrh	r2, [r2, #0]
 800191c:	801a      	strh	r2, [r3, #0]
	shiftMCLR = shiftMCLRPin;
 800191e:	4a78      	ldr	r2, [pc, #480]	@ (8001b00 <sevSeg_Init+0x228>)
 8001920:	2330      	movs	r3, #48	@ 0x30
 8001922:	18fb      	adds	r3, r7, r3
 8001924:	881b      	ldrh	r3, [r3, #0]
 8001926:	8013      	strh	r3, [r2, #0]

	htim_PWM = *htim_PWM_pass;
 8001928:	4a76      	ldr	r2, [pc, #472]	@ (8001b04 <sevSeg_Init+0x22c>)
 800192a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800192c:	0010      	movs	r0, r2
 800192e:	0019      	movs	r1, r3
 8001930:	234c      	movs	r3, #76	@ 0x4c
 8001932:	001a      	movs	r2, r3
 8001934:	f004 f984 	bl	8005c40 <memcpy>
	tim_PWM_CHANNEL_shift = tim_PWM_CHANNEL_pass;
 8001938:	4b73      	ldr	r3, [pc, #460]	@ (8001b08 <sevSeg_Init+0x230>)
 800193a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800193c:	601a      	str	r2, [r3, #0]

	for(int i = 0; i < 5; i++) {
 800193e:	2300      	movs	r3, #0
 8001940:	61fb      	str	r3, [r7, #28]
 8001942:	e00b      	b.n	800195c <sevSeg_Init+0x84>
		portArray[i] = GPIOPortArray[i];
 8001944:	69fb      	ldr	r3, [r7, #28]
 8001946:	009b      	lsls	r3, r3, #2
 8001948:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800194a:	18d3      	adds	r3, r2, r3
 800194c:	6819      	ldr	r1, [r3, #0]
 800194e:	4b6f      	ldr	r3, [pc, #444]	@ (8001b0c <sevSeg_Init+0x234>)
 8001950:	69fa      	ldr	r2, [r7, #28]
 8001952:	0092      	lsls	r2, r2, #2
 8001954:	50d1      	str	r1, [r2, r3]
	for(int i = 0; i < 5; i++) {
 8001956:	69fb      	ldr	r3, [r7, #28]
 8001958:	3301      	adds	r3, #1
 800195a:	61fb      	str	r3, [r7, #28]
 800195c:	69fb      	ldr	r3, [r7, #28]
 800195e:	2b04      	cmp	r3, #4
 8001960:	ddf0      	ble.n	8001944 <sevSeg_Init+0x6c>
	}

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 8001962:	4b6a      	ldr	r3, [pc, #424]	@ (8001b0c <sevSeg_Init+0x234>)
 8001964:	6918      	ldr	r0, [r3, #16]
 8001966:	4b66      	ldr	r3, [pc, #408]	@ (8001b00 <sevSeg_Init+0x228>)
 8001968:	8819      	ldrh	r1, [r3, #0]
 800196a:	4b69      	ldr	r3, [pc, #420]	@ (8001b10 <sevSeg_Init+0x238>)
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	001a      	movs	r2, r3
 8001970:	f000 fe7b 	bl	800266a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 8001974:	4b65      	ldr	r3, [pc, #404]	@ (8001b0c <sevSeg_Init+0x234>)
 8001976:	6918      	ldr	r0, [r3, #16]
 8001978:	4b61      	ldr	r3, [pc, #388]	@ (8001b00 <sevSeg_Init+0x228>)
 800197a:	8819      	ldrh	r1, [r3, #0]
 800197c:	4b64      	ldr	r3, [pc, #400]	@ (8001b10 <sevSeg_Init+0x238>)
 800197e:	785b      	ldrb	r3, [r3, #1]
 8001980:	001a      	movs	r2, r3
 8001982:	f000 fe72 	bl	800266a <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001986:	4b61      	ldr	r3, [pc, #388]	@ (8001b0c <sevSeg_Init+0x234>)
 8001988:	6898      	ldr	r0, [r3, #8]
 800198a:	4b5b      	ldr	r3, [pc, #364]	@ (8001af8 <sevSeg_Init+0x220>)
 800198c:	8819      	ldrh	r1, [r3, #0]
 800198e:	4b60      	ldr	r3, [pc, #384]	@ (8001b10 <sevSeg_Init+0x238>)
 8001990:	785b      	ldrb	r3, [r3, #1]
 8001992:	001a      	movs	r2, r3
 8001994:	f000 fe69 	bl	800266a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001998:	4b5c      	ldr	r3, [pc, #368]	@ (8001b0c <sevSeg_Init+0x234>)
 800199a:	6898      	ldr	r0, [r3, #8]
 800199c:	4b56      	ldr	r3, [pc, #344]	@ (8001af8 <sevSeg_Init+0x220>)
 800199e:	8819      	ldrh	r1, [r3, #0]
 80019a0:	4b5b      	ldr	r3, [pc, #364]	@ (8001b10 <sevSeg_Init+0x238>)
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	001a      	movs	r2, r3
 80019a6:	f000 fe60 	bl	800266a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[3], shiftOutputEnable, GPIOPinSet[0]);
 80019aa:	4b58      	ldr	r3, [pc, #352]	@ (8001b0c <sevSeg_Init+0x234>)
 80019ac:	68d8      	ldr	r0, [r3, #12]
 80019ae:	4b53      	ldr	r3, [pc, #332]	@ (8001afc <sevSeg_Init+0x224>)
 80019b0:	8819      	ldrh	r1, [r3, #0]
 80019b2:	4b57      	ldr	r3, [pc, #348]	@ (8001b10 <sevSeg_Init+0x238>)
 80019b4:	781b      	ldrb	r3, [r3, #0]
 80019b6:	001a      	movs	r2, r3
 80019b8:	f000 fe57 	bl	800266a <HAL_GPIO_WritePin>

	// Set duty cycle to 50%

	sevSeg_setIntensity(50);
 80019bc:	2032      	movs	r0, #50	@ 0x32
 80019be:	f000 f95d 	bl	8001c7c <sevSeg_setIntensity>

	//Flash an initializing "Hof" symbol
	uint8_t hofSymb[4] = {0b00000000, 0b00110111, 0b00011101, 0b01000111};
 80019c2:	2308      	movs	r3, #8
 80019c4:	18fb      	adds	r3, r7, r3
 80019c6:	4a53      	ldr	r2, [pc, #332]	@ (8001b14 <sevSeg_Init+0x23c>)
 80019c8:	601a      	str	r2, [r3, #0]

	uint8_t sendByte;					// To be used to shift bits

	for(int i = 0; i <= 3; i++) {
 80019ca:	2300      	movs	r3, #0
 80019cc:	617b      	str	r3, [r7, #20]
 80019ce:	e038      	b.n	8001a42 <sevSeg_Init+0x16a>

		sendByte = hofSymb[i];
 80019d0:	231b      	movs	r3, #27
 80019d2:	18fb      	adds	r3, r7, r3
 80019d4:	2208      	movs	r2, #8
 80019d6:	18b9      	adds	r1, r7, r2
 80019d8:	697a      	ldr	r2, [r7, #20]
 80019da:	188a      	adds	r2, r1, r2
 80019dc:	7812      	ldrb	r2, [r2, #0]
 80019de:	701a      	strb	r2, [r3, #0]

		for(int j = 0; j < 8; j++) {
 80019e0:	2300      	movs	r3, #0
 80019e2:	613b      	str	r3, [r7, #16]
 80019e4:	e027      	b.n	8001a36 <sevSeg_Init+0x15e>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 80019e6:	4b49      	ldr	r3, [pc, #292]	@ (8001b0c <sevSeg_Init+0x234>)
 80019e8:	6818      	ldr	r0, [r3, #0]
 80019ea:	4b41      	ldr	r3, [pc, #260]	@ (8001af0 <sevSeg_Init+0x218>)
 80019ec:	8819      	ldrh	r1, [r3, #0]
 80019ee:	241b      	movs	r4, #27
 80019f0:	193b      	adds	r3, r7, r4
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	2201      	movs	r2, #1
 80019f6:	4013      	ands	r3, r2
 80019f8:	4a45      	ldr	r2, [pc, #276]	@ (8001b10 <sevSeg_Init+0x238>)
 80019fa:	5cd3      	ldrb	r3, [r2, r3]
 80019fc:	001a      	movs	r2, r3
 80019fe:	f000 fe34 	bl	800266a <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 8001a02:	4b42      	ldr	r3, [pc, #264]	@ (8001b0c <sevSeg_Init+0x234>)
 8001a04:	6858      	ldr	r0, [r3, #4]
 8001a06:	4b3b      	ldr	r3, [pc, #236]	@ (8001af4 <sevSeg_Init+0x21c>)
 8001a08:	8819      	ldrh	r1, [r3, #0]
 8001a0a:	4b41      	ldr	r3, [pc, #260]	@ (8001b10 <sevSeg_Init+0x238>)
 8001a0c:	785b      	ldrb	r3, [r3, #1]
 8001a0e:	001a      	movs	r2, r3
 8001a10:	f000 fe2b 	bl	800266a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 8001a14:	4b3d      	ldr	r3, [pc, #244]	@ (8001b0c <sevSeg_Init+0x234>)
 8001a16:	6858      	ldr	r0, [r3, #4]
 8001a18:	4b36      	ldr	r3, [pc, #216]	@ (8001af4 <sevSeg_Init+0x21c>)
 8001a1a:	8819      	ldrh	r1, [r3, #0]
 8001a1c:	4b3c      	ldr	r3, [pc, #240]	@ (8001b10 <sevSeg_Init+0x238>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	001a      	movs	r2, r3
 8001a22:	f000 fe22 	bl	800266a <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 8001a26:	193b      	adds	r3, r7, r4
 8001a28:	193a      	adds	r2, r7, r4
 8001a2a:	7812      	ldrb	r2, [r2, #0]
 8001a2c:	0852      	lsrs	r2, r2, #1
 8001a2e:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	3301      	adds	r3, #1
 8001a34:	613b      	str	r3, [r7, #16]
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	2b07      	cmp	r3, #7
 8001a3a:	ddd4      	ble.n	80019e6 <sevSeg_Init+0x10e>
	for(int i = 0; i <= 3; i++) {
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	3301      	adds	r3, #1
 8001a40:	617b      	str	r3, [r7, #20]
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	2b03      	cmp	r3, #3
 8001a46:	ddc3      	ble.n	80019d0 <sevSeg_Init+0xf8>

		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001a48:	4b30      	ldr	r3, [pc, #192]	@ (8001b0c <sevSeg_Init+0x234>)
 8001a4a:	6898      	ldr	r0, [r3, #8]
 8001a4c:	4b2a      	ldr	r3, [pc, #168]	@ (8001af8 <sevSeg_Init+0x220>)
 8001a4e:	8819      	ldrh	r1, [r3, #0]
 8001a50:	4b2f      	ldr	r3, [pc, #188]	@ (8001b10 <sevSeg_Init+0x238>)
 8001a52:	785b      	ldrb	r3, [r3, #1]
 8001a54:	001a      	movs	r2, r3
 8001a56:	f000 fe08 	bl	800266a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001a5a:	4b2c      	ldr	r3, [pc, #176]	@ (8001b0c <sevSeg_Init+0x234>)
 8001a5c:	6898      	ldr	r0, [r3, #8]
 8001a5e:	4b26      	ldr	r3, [pc, #152]	@ (8001af8 <sevSeg_Init+0x220>)
 8001a60:	8819      	ldrh	r1, [r3, #0]
 8001a62:	4b2b      	ldr	r3, [pc, #172]	@ (8001b10 <sevSeg_Init+0x238>)
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	001a      	movs	r2, r3
 8001a68:	f000 fdff 	bl	800266a <HAL_GPIO_WritePin>

	// Delay for 500 ms using hardware timer
	HAL_TIM_Base_Stop(htim);
 8001a6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a6e:	0018      	movs	r0, r3
 8001a70:	f003 fab2 	bl	8004fd8 <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(htim);							// Begin timer counting
 8001a74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a76:	0018      	movs	r0, r3
 8001a78:	f003 fa62 	bl	8004f40 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(htim);	// Get initial timer value to compare to
 8001a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a82:	60fb      	str	r3, [r7, #12]

	//Hang in dead loop until 500 ms
	while(__HAL_TIM_GET_COUNTER(htim) - timerVal <= (65535 / 4)){
 8001a84:	46c0      	nop			@ (mov r8, r8)
 8001a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	1ad2      	subs	r2, r2, r3
 8001a90:	2380      	movs	r3, #128	@ 0x80
 8001a92:	01db      	lsls	r3, r3, #7
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d3f6      	bcc.n	8001a86 <sevSeg_Init+0x1ae>
//		timerVal = __HAL_TIM_GET_COUNTER(htim);
	}

	HAL_TIM_Base_Stop(htim);
 8001a98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a9a:	0018      	movs	r0, r3
 8001a9c:	f003 fa9c 	bl	8004fd8 <HAL_TIM_Base_Stop>

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 8001aa0:	4b1a      	ldr	r3, [pc, #104]	@ (8001b0c <sevSeg_Init+0x234>)
 8001aa2:	6918      	ldr	r0, [r3, #16]
 8001aa4:	4b16      	ldr	r3, [pc, #88]	@ (8001b00 <sevSeg_Init+0x228>)
 8001aa6:	8819      	ldrh	r1, [r3, #0]
 8001aa8:	4b19      	ldr	r3, [pc, #100]	@ (8001b10 <sevSeg_Init+0x238>)
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	001a      	movs	r2, r3
 8001aae:	f000 fddc 	bl	800266a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 8001ab2:	4b16      	ldr	r3, [pc, #88]	@ (8001b0c <sevSeg_Init+0x234>)
 8001ab4:	6918      	ldr	r0, [r3, #16]
 8001ab6:	4b12      	ldr	r3, [pc, #72]	@ (8001b00 <sevSeg_Init+0x228>)
 8001ab8:	8819      	ldrh	r1, [r3, #0]
 8001aba:	4b15      	ldr	r3, [pc, #84]	@ (8001b10 <sevSeg_Init+0x238>)
 8001abc:	785b      	ldrb	r3, [r3, #1]
 8001abe:	001a      	movs	r2, r3
 8001ac0:	f000 fdd3 	bl	800266a <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001ac4:	4b11      	ldr	r3, [pc, #68]	@ (8001b0c <sevSeg_Init+0x234>)
 8001ac6:	6898      	ldr	r0, [r3, #8]
 8001ac8:	4b0b      	ldr	r3, [pc, #44]	@ (8001af8 <sevSeg_Init+0x220>)
 8001aca:	8819      	ldrh	r1, [r3, #0]
 8001acc:	4b10      	ldr	r3, [pc, #64]	@ (8001b10 <sevSeg_Init+0x238>)
 8001ace:	785b      	ldrb	r3, [r3, #1]
 8001ad0:	001a      	movs	r2, r3
 8001ad2:	f000 fdca 	bl	800266a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8001b0c <sevSeg_Init+0x234>)
 8001ad8:	6898      	ldr	r0, [r3, #8]
 8001ada:	4b07      	ldr	r3, [pc, #28]	@ (8001af8 <sevSeg_Init+0x220>)
 8001adc:	8819      	ldrh	r1, [r3, #0]
 8001ade:	4b0c      	ldr	r3, [pc, #48]	@ (8001b10 <sevSeg_Init+0x238>)
 8001ae0:	781b      	ldrb	r3, [r3, #0]
 8001ae2:	001a      	movs	r2, r3
 8001ae4:	f000 fdc1 	bl	800266a <HAL_GPIO_WritePin>

}
 8001ae8:	46c0      	nop			@ (mov r8, r8)
 8001aea:	46bd      	mov	sp, r7
 8001aec:	b008      	add	sp, #32
 8001aee:	bdb0      	pop	{r4, r5, r7, pc}
 8001af0:	200001dc 	.word	0x200001dc
 8001af4:	200001de 	.word	0x200001de
 8001af8:	200001e0 	.word	0x200001e0
 8001afc:	200001e2 	.word	0x200001e2
 8001b00:	200001e4 	.word	0x200001e4
 8001b04:	200001e8 	.word	0x200001e8
 8001b08:	20000234 	.word	0x20000234
 8001b0c:	2000003c 	.word	0x2000003c
 8001b10:	20000050 	.word	0x20000050
 8001b14:	471d3700 	.word	0x471d3700

08001b18 <sevSeg_updateDigits>:

void sevSeg_updateDigits(RTC_TimeTypeDef *updateTime) {
 8001b18:	b590      	push	{r4, r7, lr}
 8001b1a:	b087      	sub	sp, #28
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
	/*
	 * Determine what time to send to shift registers
	 * digit 3 is a special case - the colons are always on, but the one can be on/off.
	 * Therefore, use array indexing to decide what to send.
	 */
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	210a      	movs	r1, #10
 8001b26:	0018      	movs	r0, r3
 8001b28:	f7fe faec 	bl	8000104 <__udivsi3>
 8001b2c:	0003      	movs	r3, r0
 8001b2e:	b2da      	uxtb	r2, r3
 8001b30:	2408      	movs	r4, #8
 8001b32:	193b      	adds	r3, r7, r4
 8001b34:	701a      	strb	r2, [r3, #0]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	210a      	movs	r1, #10
 8001b3c:	0018      	movs	r0, r3
 8001b3e:	f7fe fb67 	bl	8000210 <__aeabi_uidivmod>
 8001b42:	000b      	movs	r3, r1
 8001b44:	b2da      	uxtb	r2, r3
 8001b46:	193b      	adds	r3, r7, r4
 8001b48:	705a      	strb	r2, [r3, #1]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8001b4e:	210a      	movs	r1, #10
 8001b50:	0018      	movs	r0, r3
 8001b52:	f7fe fad7 	bl	8000104 <__udivsi3>
 8001b56:	0003      	movs	r3, r0
 8001b58:	b2da      	uxtb	r2, r3
 8001b5a:	193b      	adds	r3, r7, r4
 8001b5c:	709a      	strb	r2, [r3, #2]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8001b62:	210a      	movs	r1, #10
 8001b64:	0018      	movs	r0, r3
 8001b66:	f7fe fb53 	bl	8000210 <__aeabi_uidivmod>
 8001b6a:	000b      	movs	r3, r1
 8001b6c:	b2da      	uxtb	r2, r3
 8001b6e:	193b      	adds	r3, r7, r4
 8001b70:	70da      	strb	r2, [r3, #3]

	/*
	 * If we are in PM, we should reflect this in the PM LED.
	 * This offset will update the digit 3 shift register value with the correct sequence.
	 */
	uint8_t dig3Offset = 0;
 8001b72:	2116      	movs	r1, #22
 8001b74:	187b      	adds	r3, r7, r1
 8001b76:	2200      	movs	r2, #0
 8001b78:	701a      	strb	r2, [r3, #0]

	if(updateTime->TimeFormat == RTC_HOURFORMAT12_PM) {
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	78db      	ldrb	r3, [r3, #3]
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d102      	bne.n	8001b88 <sevSeg_updateDigits+0x70>
		dig3Offset = 2;
 8001b82:	187b      	adds	r3, r7, r1
 8001b84:	2202      	movs	r2, #2
 8001b86:	701a      	strb	r2, [r3, #0]
	}

	for(int i = 0; i < 4; i++) {
 8001b88:	2300      	movs	r3, #0
 8001b8a:	613b      	str	r3, [r7, #16]
 8001b8c:	e04f      	b.n	8001c2e <sevSeg_updateDigits+0x116>

		sendByte = dispDigits[sendTime[i]];
 8001b8e:	2308      	movs	r3, #8
 8001b90:	18fa      	adds	r2, r7, r3
 8001b92:	693b      	ldr	r3, [r7, #16]
 8001b94:	18d3      	adds	r3, r2, r3
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	0019      	movs	r1, r3
 8001b9a:	2417      	movs	r4, #23
 8001b9c:	193b      	adds	r3, r7, r4
 8001b9e:	4a30      	ldr	r2, [pc, #192]	@ (8001c60 <sevSeg_updateDigits+0x148>)
 8001ba0:	5c52      	ldrb	r2, [r2, r1]
 8001ba2:	701a      	strb	r2, [r3, #0]

		if(i == 0) {		// If tenth's place of hour, use special values
 8001ba4:	693b      	ldr	r3, [r7, #16]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d110      	bne.n	8001bcc <sevSeg_updateDigits+0xb4>
			sendByte = dig3Seg[(updateTime->Hours / 10) + dig3Offset];
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	210a      	movs	r1, #10
 8001bb0:	0018      	movs	r0, r3
 8001bb2:	f7fe faa7 	bl	8000104 <__udivsi3>
 8001bb6:	0003      	movs	r3, r0
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	001a      	movs	r2, r3
 8001bbc:	2316      	movs	r3, #22
 8001bbe:	18fb      	adds	r3, r7, r3
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	18d2      	adds	r2, r2, r3
 8001bc4:	193b      	adds	r3, r7, r4
 8001bc6:	4927      	ldr	r1, [pc, #156]	@ (8001c64 <sevSeg_updateDigits+0x14c>)
 8001bc8:	5c8a      	ldrb	r2, [r1, r2]
 8001bca:	701a      	strb	r2, [r3, #0]
		}

		for(int j = 0; j < 8; j++) {
 8001bcc:	2300      	movs	r3, #0
 8001bce:	60fb      	str	r3, [r7, #12]
 8001bd0:	e027      	b.n	8001c22 <sevSeg_updateDigits+0x10a>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 8001bd2:	4b25      	ldr	r3, [pc, #148]	@ (8001c68 <sevSeg_updateDigits+0x150>)
 8001bd4:	6818      	ldr	r0, [r3, #0]
 8001bd6:	4b25      	ldr	r3, [pc, #148]	@ (8001c6c <sevSeg_updateDigits+0x154>)
 8001bd8:	8819      	ldrh	r1, [r3, #0]
 8001bda:	2417      	movs	r4, #23
 8001bdc:	193b      	adds	r3, r7, r4
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	2201      	movs	r2, #1
 8001be2:	4013      	ands	r3, r2
 8001be4:	4a22      	ldr	r2, [pc, #136]	@ (8001c70 <sevSeg_updateDigits+0x158>)
 8001be6:	5cd3      	ldrb	r3, [r2, r3]
 8001be8:	001a      	movs	r2, r3
 8001bea:	f000 fd3e 	bl	800266a <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 8001bee:	4b1e      	ldr	r3, [pc, #120]	@ (8001c68 <sevSeg_updateDigits+0x150>)
 8001bf0:	6858      	ldr	r0, [r3, #4]
 8001bf2:	4b20      	ldr	r3, [pc, #128]	@ (8001c74 <sevSeg_updateDigits+0x15c>)
 8001bf4:	8819      	ldrh	r1, [r3, #0]
 8001bf6:	4b1e      	ldr	r3, [pc, #120]	@ (8001c70 <sevSeg_updateDigits+0x158>)
 8001bf8:	785b      	ldrb	r3, [r3, #1]
 8001bfa:	001a      	movs	r2, r3
 8001bfc:	f000 fd35 	bl	800266a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 8001c00:	4b19      	ldr	r3, [pc, #100]	@ (8001c68 <sevSeg_updateDigits+0x150>)
 8001c02:	6858      	ldr	r0, [r3, #4]
 8001c04:	4b1b      	ldr	r3, [pc, #108]	@ (8001c74 <sevSeg_updateDigits+0x15c>)
 8001c06:	8819      	ldrh	r1, [r3, #0]
 8001c08:	4b19      	ldr	r3, [pc, #100]	@ (8001c70 <sevSeg_updateDigits+0x158>)
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	001a      	movs	r2, r3
 8001c0e:	f000 fd2c 	bl	800266a <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 8001c12:	193b      	adds	r3, r7, r4
 8001c14:	193a      	adds	r2, r7, r4
 8001c16:	7812      	ldrb	r2, [r2, #0]
 8001c18:	0852      	lsrs	r2, r2, #1
 8001c1a:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	3301      	adds	r3, #1
 8001c20:	60fb      	str	r3, [r7, #12]
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	2b07      	cmp	r3, #7
 8001c26:	ddd4      	ble.n	8001bd2 <sevSeg_updateDigits+0xba>
	for(int i = 0; i < 4; i++) {
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	613b      	str	r3, [r7, #16]
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	2b03      	cmp	r3, #3
 8001c32:	ddac      	ble.n	8001b8e <sevSeg_updateDigits+0x76>
		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.

	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001c34:	4b0c      	ldr	r3, [pc, #48]	@ (8001c68 <sevSeg_updateDigits+0x150>)
 8001c36:	6898      	ldr	r0, [r3, #8]
 8001c38:	4b0f      	ldr	r3, [pc, #60]	@ (8001c78 <sevSeg_updateDigits+0x160>)
 8001c3a:	8819      	ldrh	r1, [r3, #0]
 8001c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8001c70 <sevSeg_updateDigits+0x158>)
 8001c3e:	785b      	ldrb	r3, [r3, #1]
 8001c40:	001a      	movs	r2, r3
 8001c42:	f000 fd12 	bl	800266a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001c46:	4b08      	ldr	r3, [pc, #32]	@ (8001c68 <sevSeg_updateDigits+0x150>)
 8001c48:	6898      	ldr	r0, [r3, #8]
 8001c4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001c78 <sevSeg_updateDigits+0x160>)
 8001c4c:	8819      	ldrh	r1, [r3, #0]
 8001c4e:	4b08      	ldr	r3, [pc, #32]	@ (8001c70 <sevSeg_updateDigits+0x158>)
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	001a      	movs	r2, r3
 8001c54:	f000 fd09 	bl	800266a <HAL_GPIO_WritePin>

	return;
 8001c58:	46c0      	nop			@ (mov r8, r8)

}
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	b007      	add	sp, #28
 8001c5e:	bd90      	pop	{r4, r7, pc}
 8001c60:	08005c94 	.word	0x08005c94
 8001c64:	08005ca0 	.word	0x08005ca0
 8001c68:	2000003c 	.word	0x2000003c
 8001c6c:	200001dc 	.word	0x200001dc
 8001c70:	20000050 	.word	0x20000050
 8001c74:	200001de 	.word	0x200001de
 8001c78:	200001e0 	.word	0x200001e0

08001c7c <sevSeg_setIntensity>:

void sevSeg_setIntensity(uint16_t dutyCycle) {
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	0002      	movs	r2, r0
 8001c84:	1dbb      	adds	r3, r7, #6
 8001c86:	801a      	strh	r2, [r3, #0]

	__HAL_TIM_SET_COMPARE(&htim_PWM, tim_PWM_CHANNEL_shift, dutyCycle);
 8001c88:	4b20      	ldr	r3, [pc, #128]	@ (8001d0c <sevSeg_setIntensity+0x90>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d105      	bne.n	8001c9c <sevSeg_setIntensity+0x20>
 8001c90:	4b1f      	ldr	r3, [pc, #124]	@ (8001d10 <sevSeg_setIntensity+0x94>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	1dba      	adds	r2, r7, #6
 8001c96:	8812      	ldrh	r2, [r2, #0]
 8001c98:	635a      	str	r2, [r3, #52]	@ 0x34
 8001c9a:	e02c      	b.n	8001cf6 <sevSeg_setIntensity+0x7a>
 8001c9c:	4b1b      	ldr	r3, [pc, #108]	@ (8001d0c <sevSeg_setIntensity+0x90>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2b04      	cmp	r3, #4
 8001ca2:	d105      	bne.n	8001cb0 <sevSeg_setIntensity+0x34>
 8001ca4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d10 <sevSeg_setIntensity+0x94>)
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	1dbb      	adds	r3, r7, #6
 8001caa:	881b      	ldrh	r3, [r3, #0]
 8001cac:	6393      	str	r3, [r2, #56]	@ 0x38
 8001cae:	e022      	b.n	8001cf6 <sevSeg_setIntensity+0x7a>
 8001cb0:	4b16      	ldr	r3, [pc, #88]	@ (8001d0c <sevSeg_setIntensity+0x90>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2b08      	cmp	r3, #8
 8001cb6:	d105      	bne.n	8001cc4 <sevSeg_setIntensity+0x48>
 8001cb8:	4b15      	ldr	r3, [pc, #84]	@ (8001d10 <sevSeg_setIntensity+0x94>)
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	1dbb      	adds	r3, r7, #6
 8001cbe:	881b      	ldrh	r3, [r3, #0]
 8001cc0:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001cc2:	e018      	b.n	8001cf6 <sevSeg_setIntensity+0x7a>
 8001cc4:	4b11      	ldr	r3, [pc, #68]	@ (8001d0c <sevSeg_setIntensity+0x90>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	2b0c      	cmp	r3, #12
 8001cca:	d105      	bne.n	8001cd8 <sevSeg_setIntensity+0x5c>
 8001ccc:	4b10      	ldr	r3, [pc, #64]	@ (8001d10 <sevSeg_setIntensity+0x94>)
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	1dbb      	adds	r3, r7, #6
 8001cd2:	881b      	ldrh	r3, [r3, #0]
 8001cd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cd6:	e00e      	b.n	8001cf6 <sevSeg_setIntensity+0x7a>
 8001cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8001d0c <sevSeg_setIntensity+0x90>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2b10      	cmp	r3, #16
 8001cde:	d105      	bne.n	8001cec <sevSeg_setIntensity+0x70>
 8001ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8001d10 <sevSeg_setIntensity+0x94>)
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	1dbb      	adds	r3, r7, #6
 8001ce6:	881b      	ldrh	r3, [r3, #0]
 8001ce8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cea:	e004      	b.n	8001cf6 <sevSeg_setIntensity+0x7a>
 8001cec:	4b08      	ldr	r3, [pc, #32]	@ (8001d10 <sevSeg_setIntensity+0x94>)
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	1dbb      	adds	r3, r7, #6
 8001cf2:	881b      	ldrh	r3, [r3, #0]
 8001cf4:	65d3      	str	r3, [r2, #92]	@ 0x5c
	HAL_TIM_PWM_Start(&htim_PWM, tim_PWM_CHANNEL_shift);
 8001cf6:	4b05      	ldr	r3, [pc, #20]	@ (8001d0c <sevSeg_setIntensity+0x90>)
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	4b05      	ldr	r3, [pc, #20]	@ (8001d10 <sevSeg_setIntensity+0x94>)
 8001cfc:	0011      	movs	r1, r2
 8001cfe:	0018      	movs	r0, r3
 8001d00:	f003 f9e8 	bl	80050d4 <HAL_TIM_PWM_Start>

}
 8001d04:	46c0      	nop			@ (mov r8, r8)
 8001d06:	46bd      	mov	sp, r7
 8001d08:	b002      	add	sp, #8
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	20000234 	.word	0x20000234
 8001d10:	200001e8 	.word	0x200001e8

08001d14 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d1a:	4b13      	ldr	r3, [pc, #76]	@ (8001d68 <HAL_MspInit+0x54>)
 8001d1c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d1e:	4b12      	ldr	r3, [pc, #72]	@ (8001d68 <HAL_MspInit+0x54>)
 8001d20:	2101      	movs	r1, #1
 8001d22:	430a      	orrs	r2, r1
 8001d24:	641a      	str	r2, [r3, #64]	@ 0x40
 8001d26:	4b10      	ldr	r3, [pc, #64]	@ (8001d68 <HAL_MspInit+0x54>)
 8001d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	607b      	str	r3, [r7, #4]
 8001d30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d32:	4b0d      	ldr	r3, [pc, #52]	@ (8001d68 <HAL_MspInit+0x54>)
 8001d34:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001d36:	4b0c      	ldr	r3, [pc, #48]	@ (8001d68 <HAL_MspInit+0x54>)
 8001d38:	2180      	movs	r1, #128	@ 0x80
 8001d3a:	0549      	lsls	r1, r1, #21
 8001d3c:	430a      	orrs	r2, r1
 8001d3e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001d40:	4b09      	ldr	r3, [pc, #36]	@ (8001d68 <HAL_MspInit+0x54>)
 8001d42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001d44:	2380      	movs	r3, #128	@ 0x80
 8001d46:	055b      	lsls	r3, r3, #21
 8001d48:	4013      	ands	r3, r2
 8001d4a:	603b      	str	r3, [r7, #0]
 8001d4c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8001d4e:	2200      	movs	r2, #0
 8001d50:	2100      	movs	r1, #0
 8001d52:	2004      	movs	r0, #4
 8001d54:	f000 fad6 	bl	8002304 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001d58:	2004      	movs	r0, #4
 8001d5a:	f000 fae8 	bl	800232e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d5e:	46c0      	nop			@ (mov r8, r8)
 8001d60:	46bd      	mov	sp, r7
 8001d62:	b002      	add	sp, #8
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	46c0      	nop			@ (mov r8, r8)
 8001d68:	40021000 	.word	0x40021000

08001d6c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d6c:	b590      	push	{r4, r7, lr}
 8001d6e:	b095      	sub	sp, #84	@ 0x54
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d74:	233c      	movs	r3, #60	@ 0x3c
 8001d76:	18fb      	adds	r3, r7, r3
 8001d78:	0018      	movs	r0, r3
 8001d7a:	2314      	movs	r3, #20
 8001d7c:	001a      	movs	r2, r3
 8001d7e:	2100      	movs	r1, #0
 8001d80:	f003 ff32 	bl	8005be8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d84:	2414      	movs	r4, #20
 8001d86:	193b      	adds	r3, r7, r4
 8001d88:	0018      	movs	r0, r3
 8001d8a:	2328      	movs	r3, #40	@ 0x28
 8001d8c:	001a      	movs	r2, r3
 8001d8e:	2100      	movs	r1, #0
 8001d90:	f003 ff2a 	bl	8005be8 <memset>
  if(hi2c->Instance==I2C1)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a22      	ldr	r2, [pc, #136]	@ (8001e24 <HAL_I2C_MspInit+0xb8>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d13d      	bne.n	8001e1a <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001d9e:	193b      	adds	r3, r7, r4
 8001da0:	2220      	movs	r2, #32
 8001da2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001da4:	193b      	adds	r3, r7, r4
 8001da6:	2200      	movs	r2, #0
 8001da8:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001daa:	193b      	adds	r3, r7, r4
 8001dac:	0018      	movs	r0, r3
 8001dae:	f002 f80f 	bl	8003dd0 <HAL_RCCEx_PeriphCLKConfig>
 8001db2:	1e03      	subs	r3, r0, #0
 8001db4:	d001      	beq.n	8001dba <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001db6:	f7ff fd89 	bl	80018cc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dba:	4b1b      	ldr	r3, [pc, #108]	@ (8001e28 <HAL_I2C_MspInit+0xbc>)
 8001dbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001dbe:	4b1a      	ldr	r3, [pc, #104]	@ (8001e28 <HAL_I2C_MspInit+0xbc>)
 8001dc0:	2102      	movs	r1, #2
 8001dc2:	430a      	orrs	r2, r1
 8001dc4:	635a      	str	r2, [r3, #52]	@ 0x34
 8001dc6:	4b18      	ldr	r3, [pc, #96]	@ (8001e28 <HAL_I2C_MspInit+0xbc>)
 8001dc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dca:	2202      	movs	r2, #2
 8001dcc:	4013      	ands	r3, r2
 8001dce:	613b      	str	r3, [r7, #16]
 8001dd0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001dd2:	213c      	movs	r1, #60	@ 0x3c
 8001dd4:	187b      	adds	r3, r7, r1
 8001dd6:	22c0      	movs	r2, #192	@ 0xc0
 8001dd8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dda:	187b      	adds	r3, r7, r1
 8001ddc:	2212      	movs	r2, #18
 8001dde:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de0:	187b      	adds	r3, r7, r1
 8001de2:	2200      	movs	r2, #0
 8001de4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de6:	187b      	adds	r3, r7, r1
 8001de8:	2200      	movs	r2, #0
 8001dea:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8001dec:	187b      	adds	r3, r7, r1
 8001dee:	2206      	movs	r2, #6
 8001df0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001df2:	187b      	adds	r3, r7, r1
 8001df4:	4a0d      	ldr	r2, [pc, #52]	@ (8001e2c <HAL_I2C_MspInit+0xc0>)
 8001df6:	0019      	movs	r1, r3
 8001df8:	0010      	movs	r0, r2
 8001dfa:	f000 fab5 	bl	8002368 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001dfe:	4b0a      	ldr	r3, [pc, #40]	@ (8001e28 <HAL_I2C_MspInit+0xbc>)
 8001e00:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e02:	4b09      	ldr	r3, [pc, #36]	@ (8001e28 <HAL_I2C_MspInit+0xbc>)
 8001e04:	2180      	movs	r1, #128	@ 0x80
 8001e06:	0389      	lsls	r1, r1, #14
 8001e08:	430a      	orrs	r2, r1
 8001e0a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001e0c:	4b06      	ldr	r3, [pc, #24]	@ (8001e28 <HAL_I2C_MspInit+0xbc>)
 8001e0e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e10:	2380      	movs	r3, #128	@ 0x80
 8001e12:	039b      	lsls	r3, r3, #14
 8001e14:	4013      	ands	r3, r2
 8001e16:	60fb      	str	r3, [r7, #12]
 8001e18:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001e1a:	46c0      	nop			@ (mov r8, r8)
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	b015      	add	sp, #84	@ 0x54
 8001e20:	bd90      	pop	{r4, r7, pc}
 8001e22:	46c0      	nop			@ (mov r8, r8)
 8001e24:	40005400 	.word	0x40005400
 8001e28:	40021000 	.word	0x40021000
 8001e2c:	50000400 	.word	0x50000400

08001e30 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001e30:	b590      	push	{r4, r7, lr}
 8001e32:	b08f      	sub	sp, #60	@ 0x3c
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e38:	2410      	movs	r4, #16
 8001e3a:	193b      	adds	r3, r7, r4
 8001e3c:	0018      	movs	r0, r3
 8001e3e:	2328      	movs	r3, #40	@ 0x28
 8001e40:	001a      	movs	r2, r3
 8001e42:	2100      	movs	r1, #0
 8001e44:	f003 fed0 	bl	8005be8 <memset>
  if(hrtc->Instance==RTC)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a19      	ldr	r2, [pc, #100]	@ (8001eb4 <HAL_RTC_MspInit+0x84>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d12c      	bne.n	8001eac <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001e52:	193b      	adds	r3, r7, r4
 8001e54:	2280      	movs	r2, #128	@ 0x80
 8001e56:	0292      	lsls	r2, r2, #10
 8001e58:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001e5a:	193b      	adds	r3, r7, r4
 8001e5c:	2280      	movs	r2, #128	@ 0x80
 8001e5e:	0052      	lsls	r2, r2, #1
 8001e60:	625a      	str	r2, [r3, #36]	@ 0x24

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e62:	193b      	adds	r3, r7, r4
 8001e64:	0018      	movs	r0, r3
 8001e66:	f001 ffb3 	bl	8003dd0 <HAL_RCCEx_PeriphCLKConfig>
 8001e6a:	1e03      	subs	r3, r0, #0
 8001e6c:	d001      	beq.n	8001e72 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001e6e:	f7ff fd2d 	bl	80018cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001e72:	4b11      	ldr	r3, [pc, #68]	@ (8001eb8 <HAL_RTC_MspInit+0x88>)
 8001e74:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001e76:	4b10      	ldr	r3, [pc, #64]	@ (8001eb8 <HAL_RTC_MspInit+0x88>)
 8001e78:	2180      	movs	r1, #128	@ 0x80
 8001e7a:	0209      	lsls	r1, r1, #8
 8001e7c:	430a      	orrs	r2, r1
 8001e7e:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001e80:	4b0d      	ldr	r3, [pc, #52]	@ (8001eb8 <HAL_RTC_MspInit+0x88>)
 8001e82:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e84:	4b0c      	ldr	r3, [pc, #48]	@ (8001eb8 <HAL_RTC_MspInit+0x88>)
 8001e86:	2180      	movs	r1, #128	@ 0x80
 8001e88:	00c9      	lsls	r1, r1, #3
 8001e8a:	430a      	orrs	r2, r1
 8001e8c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001e8e:	4b0a      	ldr	r3, [pc, #40]	@ (8001eb8 <HAL_RTC_MspInit+0x88>)
 8001e90:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e92:	2380      	movs	r3, #128	@ 0x80
 8001e94:	00db      	lsls	r3, r3, #3
 8001e96:	4013      	ands	r3, r2
 8001e98:	60fb      	str	r3, [r7, #12]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	2100      	movs	r1, #0
 8001ea0:	2002      	movs	r0, #2
 8001ea2:	f000 fa2f 	bl	8002304 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8001ea6:	2002      	movs	r0, #2
 8001ea8:	f000 fa41 	bl	800232e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001eac:	46c0      	nop			@ (mov r8, r8)
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	b00f      	add	sp, #60	@ 0x3c
 8001eb2:	bd90      	pop	{r4, r7, pc}
 8001eb4:	40002800 	.word	0x40002800
 8001eb8:	40021000 	.word	0x40021000

08001ebc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b084      	sub	sp, #16
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681a      	ldr	r2, [r3, #0]
 8001ec8:	2380      	movs	r3, #128	@ 0x80
 8001eca:	05db      	lsls	r3, r3, #23
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d10b      	bne.n	8001ee8 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ed0:	4b07      	ldr	r3, [pc, #28]	@ (8001ef0 <HAL_TIM_PWM_MspInit+0x34>)
 8001ed2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001ed4:	4b06      	ldr	r3, [pc, #24]	@ (8001ef0 <HAL_TIM_PWM_MspInit+0x34>)
 8001ed6:	2101      	movs	r1, #1
 8001ed8:	430a      	orrs	r2, r1
 8001eda:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001edc:	4b04      	ldr	r3, [pc, #16]	@ (8001ef0 <HAL_TIM_PWM_MspInit+0x34>)
 8001ede:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	60fb      	str	r3, [r7, #12]
 8001ee6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001ee8:	46c0      	nop			@ (mov r8, r8)
 8001eea:	46bd      	mov	sp, r7
 8001eec:	b004      	add	sp, #16
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	40021000 	.word	0x40021000

08001ef4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a0a      	ldr	r2, [pc, #40]	@ (8001f2c <HAL_TIM_Base_MspInit+0x38>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d10d      	bne.n	8001f22 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001f06:	4b0a      	ldr	r3, [pc, #40]	@ (8001f30 <HAL_TIM_Base_MspInit+0x3c>)
 8001f08:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f0a:	4b09      	ldr	r3, [pc, #36]	@ (8001f30 <HAL_TIM_Base_MspInit+0x3c>)
 8001f0c:	2180      	movs	r1, #128	@ 0x80
 8001f0e:	0209      	lsls	r1, r1, #8
 8001f10:	430a      	orrs	r2, r1
 8001f12:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f14:	4b06      	ldr	r3, [pc, #24]	@ (8001f30 <HAL_TIM_Base_MspInit+0x3c>)
 8001f16:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f18:	2380      	movs	r3, #128	@ 0x80
 8001f1a:	021b      	lsls	r3, r3, #8
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	60fb      	str	r3, [r7, #12]
 8001f20:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8001f22:	46c0      	nop			@ (mov r8, r8)
 8001f24:	46bd      	mov	sp, r7
 8001f26:	b004      	add	sp, #16
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	46c0      	nop			@ (mov r8, r8)
 8001f2c:	40002000 	.word	0x40002000
 8001f30:	40021000 	.word	0x40021000

08001f34 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f34:	b590      	push	{r4, r7, lr}
 8001f36:	b089      	sub	sp, #36	@ 0x24
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f3c:	240c      	movs	r4, #12
 8001f3e:	193b      	adds	r3, r7, r4
 8001f40:	0018      	movs	r0, r3
 8001f42:	2314      	movs	r3, #20
 8001f44:	001a      	movs	r2, r3
 8001f46:	2100      	movs	r1, #0
 8001f48:	f003 fe4e 	bl	8005be8 <memset>
  if(htim->Instance==TIM2)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	2380      	movs	r3, #128	@ 0x80
 8001f52:	05db      	lsls	r3, r3, #23
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d121      	bne.n	8001f9c <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f58:	4b12      	ldr	r3, [pc, #72]	@ (8001fa4 <HAL_TIM_MspPostInit+0x70>)
 8001f5a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f5c:	4b11      	ldr	r3, [pc, #68]	@ (8001fa4 <HAL_TIM_MspPostInit+0x70>)
 8001f5e:	2104      	movs	r1, #4
 8001f60:	430a      	orrs	r2, r1
 8001f62:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f64:	4b0f      	ldr	r3, [pc, #60]	@ (8001fa4 <HAL_TIM_MspPostInit+0x70>)
 8001f66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f68:	2204      	movs	r2, #4
 8001f6a:	4013      	ands	r3, r2
 8001f6c:	60bb      	str	r3, [r7, #8]
 8001f6e:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PC6     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = SHIFT_OUTPUT_EN_PWM_Pin;
 8001f70:	0021      	movs	r1, r4
 8001f72:	187b      	adds	r3, r7, r1
 8001f74:	2240      	movs	r2, #64	@ 0x40
 8001f76:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f78:	187b      	adds	r3, r7, r1
 8001f7a:	2202      	movs	r2, #2
 8001f7c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7e:	187b      	adds	r3, r7, r1
 8001f80:	2200      	movs	r2, #0
 8001f82:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f84:	187b      	adds	r3, r7, r1
 8001f86:	2200      	movs	r2, #0
 8001f88:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8001f8a:	187b      	adds	r3, r7, r1
 8001f8c:	2202      	movs	r2, #2
 8001f8e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(SHIFT_OUTPUT_EN_PWM_GPIO_Port, &GPIO_InitStruct);
 8001f90:	187b      	adds	r3, r7, r1
 8001f92:	4a05      	ldr	r2, [pc, #20]	@ (8001fa8 <HAL_TIM_MspPostInit+0x74>)
 8001f94:	0019      	movs	r1, r3
 8001f96:	0010      	movs	r0, r2
 8001f98:	f000 f9e6 	bl	8002368 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001f9c:	46c0      	nop			@ (mov r8, r8)
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	b009      	add	sp, #36	@ 0x24
 8001fa2:	bd90      	pop	{r4, r7, pc}
 8001fa4:	40021000 	.word	0x40021000
 8001fa8:	50000800 	.word	0x50000800

08001fac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001fb0:	46c0      	nop			@ (mov r8, r8)
 8001fb2:	e7fd      	b.n	8001fb0 <NMI_Handler+0x4>

08001fb4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fb8:	46c0      	nop			@ (mov r8, r8)
 8001fba:	e7fd      	b.n	8001fb8 <HardFault_Handler+0x4>

08001fbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001fc0:	46c0      	nop			@ (mov r8, r8)
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}

08001fc6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fc6:	b580      	push	{r7, lr}
 8001fc8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fca:	46c0      	nop			@ (mov r8, r8)
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}

08001fd0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fd4:	f000 f8ce 	bl	8002174 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fd8:	46c0      	nop			@ (mov r8, r8)
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
	...

08001fe0 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001fe4:	4b03      	ldr	r3, [pc, #12]	@ (8001ff4 <RTC_TAMP_IRQHandler+0x14>)
 8001fe6:	0018      	movs	r0, r3
 8001fe8:	f002 fd70 	bl	8004acc <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8001fec:	46c0      	nop			@ (mov r8, r8)
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	46c0      	nop			@ (mov r8, r8)
 8001ff4:	20000100 	.word	0x20000100

08001ff8 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8001ffc:	46c0      	nop			@ (mov r8, r8)
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8002002:	b580      	push	{r7, lr}
 8002004:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(HOUR_SET_BUTTON_Pin);
 8002006:	2001      	movs	r0, #1
 8002008:	f000 fb68 	bl	80026dc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ALARM_SET_BUTTON_Pin);
 800200c:	2002      	movs	r0, #2
 800200e:	f000 fb65 	bl	80026dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8002012:	46c0      	nop			@ (mov r8, r8)
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}

08002018 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ALARM_EN_BUTTON_Pin);
 800201c:	2004      	movs	r0, #4
 800201e:	f000 fb5d 	bl	80026dc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DISPLAY_BUTTON_Pin);
 8002022:	2008      	movs	r0, #8
 8002024:	f000 fb5a 	bl	80026dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8002028:	46c0      	nop			@ (mov r8, r8)
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}

0800202e <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800202e:	b580      	push	{r7, lr}
 8002030:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MINUTE_SET_BUTTON_Pin);
 8002032:	2380      	movs	r3, #128	@ 0x80
 8002034:	021b      	lsls	r3, r3, #8
 8002036:	0018      	movs	r0, r3
 8002038:	f000 fb50 	bl	80026dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 800203c:	46c0      	nop			@ (mov r8, r8)
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}

08002042 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002042:	b580      	push	{r7, lr}
 8002044:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002046:	46c0      	nop			@ (mov r8, r8)
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}

0800204c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800204c:	480d      	ldr	r0, [pc, #52]	@ (8002084 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800204e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002050:	f7ff fff7 	bl	8002042 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002054:	480c      	ldr	r0, [pc, #48]	@ (8002088 <LoopForever+0x6>)
  ldr r1, =_edata
 8002056:	490d      	ldr	r1, [pc, #52]	@ (800208c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002058:	4a0d      	ldr	r2, [pc, #52]	@ (8002090 <LoopForever+0xe>)
  movs r3, #0
 800205a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800205c:	e002      	b.n	8002064 <LoopCopyDataInit>

0800205e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800205e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002060:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002062:	3304      	adds	r3, #4

08002064 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002064:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002066:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002068:	d3f9      	bcc.n	800205e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800206a:	4a0a      	ldr	r2, [pc, #40]	@ (8002094 <LoopForever+0x12>)
  ldr r4, =_ebss
 800206c:	4c0a      	ldr	r4, [pc, #40]	@ (8002098 <LoopForever+0x16>)
  movs r3, #0
 800206e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002070:	e001      	b.n	8002076 <LoopFillZerobss>

08002072 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002072:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002074:	3204      	adds	r2, #4

08002076 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002076:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002078:	d3fb      	bcc.n	8002072 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800207a:	f003 fdbd 	bl	8005bf8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800207e:	f7fe fc8d 	bl	800099c <main>

08002082 <LoopForever>:

LoopForever:
  b LoopForever
 8002082:	e7fe      	b.n	8002082 <LoopForever>
  ldr   r0, =_estack
 8002084:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002088:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800208c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8002090:	08005d40 	.word	0x08005d40
  ldr r2, =_sbss
 8002094:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8002098:	2000023c 	.word	0x2000023c

0800209c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800209c:	e7fe      	b.n	800209c <ADC1_IRQHandler>
	...

080020a0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b082      	sub	sp, #8
 80020a4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80020a6:	1dfb      	adds	r3, r7, #7
 80020a8:	2200      	movs	r2, #0
 80020aa:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020ac:	4b0b      	ldr	r3, [pc, #44]	@ (80020dc <HAL_Init+0x3c>)
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	4b0a      	ldr	r3, [pc, #40]	@ (80020dc <HAL_Init+0x3c>)
 80020b2:	2180      	movs	r1, #128	@ 0x80
 80020b4:	0049      	lsls	r1, r1, #1
 80020b6:	430a      	orrs	r2, r1
 80020b8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80020ba:	2003      	movs	r0, #3
 80020bc:	f000 f810 	bl	80020e0 <HAL_InitTick>
 80020c0:	1e03      	subs	r3, r0, #0
 80020c2:	d003      	beq.n	80020cc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80020c4:	1dfb      	adds	r3, r7, #7
 80020c6:	2201      	movs	r2, #1
 80020c8:	701a      	strb	r2, [r3, #0]
 80020ca:	e001      	b.n	80020d0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80020cc:	f7ff fe22 	bl	8001d14 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80020d0:	1dfb      	adds	r3, r7, #7
 80020d2:	781b      	ldrb	r3, [r3, #0]
}
 80020d4:	0018      	movs	r0, r3
 80020d6:	46bd      	mov	sp, r7
 80020d8:	b002      	add	sp, #8
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	40022000 	.word	0x40022000

080020e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020e0:	b590      	push	{r4, r7, lr}
 80020e2:	b085      	sub	sp, #20
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80020e8:	230f      	movs	r3, #15
 80020ea:	18fb      	adds	r3, r7, r3
 80020ec:	2200      	movs	r2, #0
 80020ee:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80020f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002168 <HAL_InitTick+0x88>)
 80020f2:	781b      	ldrb	r3, [r3, #0]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d02b      	beq.n	8002150 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80020f8:	4b1c      	ldr	r3, [pc, #112]	@ (800216c <HAL_InitTick+0x8c>)
 80020fa:	681c      	ldr	r4, [r3, #0]
 80020fc:	4b1a      	ldr	r3, [pc, #104]	@ (8002168 <HAL_InitTick+0x88>)
 80020fe:	781b      	ldrb	r3, [r3, #0]
 8002100:	0019      	movs	r1, r3
 8002102:	23fa      	movs	r3, #250	@ 0xfa
 8002104:	0098      	lsls	r0, r3, #2
 8002106:	f7fd fffd 	bl	8000104 <__udivsi3>
 800210a:	0003      	movs	r3, r0
 800210c:	0019      	movs	r1, r3
 800210e:	0020      	movs	r0, r4
 8002110:	f7fd fff8 	bl	8000104 <__udivsi3>
 8002114:	0003      	movs	r3, r0
 8002116:	0018      	movs	r0, r3
 8002118:	f000 f919 	bl	800234e <HAL_SYSTICK_Config>
 800211c:	1e03      	subs	r3, r0, #0
 800211e:	d112      	bne.n	8002146 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2b03      	cmp	r3, #3
 8002124:	d80a      	bhi.n	800213c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002126:	6879      	ldr	r1, [r7, #4]
 8002128:	2301      	movs	r3, #1
 800212a:	425b      	negs	r3, r3
 800212c:	2200      	movs	r2, #0
 800212e:	0018      	movs	r0, r3
 8002130:	f000 f8e8 	bl	8002304 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002134:	4b0e      	ldr	r3, [pc, #56]	@ (8002170 <HAL_InitTick+0x90>)
 8002136:	687a      	ldr	r2, [r7, #4]
 8002138:	601a      	str	r2, [r3, #0]
 800213a:	e00d      	b.n	8002158 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800213c:	230f      	movs	r3, #15
 800213e:	18fb      	adds	r3, r7, r3
 8002140:	2201      	movs	r2, #1
 8002142:	701a      	strb	r2, [r3, #0]
 8002144:	e008      	b.n	8002158 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002146:	230f      	movs	r3, #15
 8002148:	18fb      	adds	r3, r7, r3
 800214a:	2201      	movs	r2, #1
 800214c:	701a      	strb	r2, [r3, #0]
 800214e:	e003      	b.n	8002158 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002150:	230f      	movs	r3, #15
 8002152:	18fb      	adds	r3, r7, r3
 8002154:	2201      	movs	r2, #1
 8002156:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8002158:	230f      	movs	r3, #15
 800215a:	18fb      	adds	r3, r7, r3
 800215c:	781b      	ldrb	r3, [r3, #0]
}
 800215e:	0018      	movs	r0, r3
 8002160:	46bd      	mov	sp, r7
 8002162:	b005      	add	sp, #20
 8002164:	bd90      	pop	{r4, r7, pc}
 8002166:	46c0      	nop			@ (mov r8, r8)
 8002168:	2000005c 	.word	0x2000005c
 800216c:	20000054 	.word	0x20000054
 8002170:	20000058 	.word	0x20000058

08002174 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002178:	4b05      	ldr	r3, [pc, #20]	@ (8002190 <HAL_IncTick+0x1c>)
 800217a:	781b      	ldrb	r3, [r3, #0]
 800217c:	001a      	movs	r2, r3
 800217e:	4b05      	ldr	r3, [pc, #20]	@ (8002194 <HAL_IncTick+0x20>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	18d2      	adds	r2, r2, r3
 8002184:	4b03      	ldr	r3, [pc, #12]	@ (8002194 <HAL_IncTick+0x20>)
 8002186:	601a      	str	r2, [r3, #0]
}
 8002188:	46c0      	nop			@ (mov r8, r8)
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	46c0      	nop			@ (mov r8, r8)
 8002190:	2000005c 	.word	0x2000005c
 8002194:	20000238 	.word	0x20000238

08002198 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
  return uwTick;
 800219c:	4b02      	ldr	r3, [pc, #8]	@ (80021a8 <HAL_GetTick+0x10>)
 800219e:	681b      	ldr	r3, [r3, #0]
}
 80021a0:	0018      	movs	r0, r3
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	46c0      	nop			@ (mov r8, r8)
 80021a8:	20000238 	.word	0x20000238

080021ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	0002      	movs	r2, r0
 80021b4:	1dfb      	adds	r3, r7, #7
 80021b6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80021b8:	1dfb      	adds	r3, r7, #7
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	2b7f      	cmp	r3, #127	@ 0x7f
 80021be:	d809      	bhi.n	80021d4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021c0:	1dfb      	adds	r3, r7, #7
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	001a      	movs	r2, r3
 80021c6:	231f      	movs	r3, #31
 80021c8:	401a      	ands	r2, r3
 80021ca:	4b04      	ldr	r3, [pc, #16]	@ (80021dc <__NVIC_EnableIRQ+0x30>)
 80021cc:	2101      	movs	r1, #1
 80021ce:	4091      	lsls	r1, r2
 80021d0:	000a      	movs	r2, r1
 80021d2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80021d4:	46c0      	nop			@ (mov r8, r8)
 80021d6:	46bd      	mov	sp, r7
 80021d8:	b002      	add	sp, #8
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	e000e100 	.word	0xe000e100

080021e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021e0:	b590      	push	{r4, r7, lr}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	0002      	movs	r2, r0
 80021e8:	6039      	str	r1, [r7, #0]
 80021ea:	1dfb      	adds	r3, r7, #7
 80021ec:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80021ee:	1dfb      	adds	r3, r7, #7
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	2b7f      	cmp	r3, #127	@ 0x7f
 80021f4:	d828      	bhi.n	8002248 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80021f6:	4a2f      	ldr	r2, [pc, #188]	@ (80022b4 <__NVIC_SetPriority+0xd4>)
 80021f8:	1dfb      	adds	r3, r7, #7
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	b25b      	sxtb	r3, r3
 80021fe:	089b      	lsrs	r3, r3, #2
 8002200:	33c0      	adds	r3, #192	@ 0xc0
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	589b      	ldr	r3, [r3, r2]
 8002206:	1dfa      	adds	r2, r7, #7
 8002208:	7812      	ldrb	r2, [r2, #0]
 800220a:	0011      	movs	r1, r2
 800220c:	2203      	movs	r2, #3
 800220e:	400a      	ands	r2, r1
 8002210:	00d2      	lsls	r2, r2, #3
 8002212:	21ff      	movs	r1, #255	@ 0xff
 8002214:	4091      	lsls	r1, r2
 8002216:	000a      	movs	r2, r1
 8002218:	43d2      	mvns	r2, r2
 800221a:	401a      	ands	r2, r3
 800221c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	019b      	lsls	r3, r3, #6
 8002222:	22ff      	movs	r2, #255	@ 0xff
 8002224:	401a      	ands	r2, r3
 8002226:	1dfb      	adds	r3, r7, #7
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	0018      	movs	r0, r3
 800222c:	2303      	movs	r3, #3
 800222e:	4003      	ands	r3, r0
 8002230:	00db      	lsls	r3, r3, #3
 8002232:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002234:	481f      	ldr	r0, [pc, #124]	@ (80022b4 <__NVIC_SetPriority+0xd4>)
 8002236:	1dfb      	adds	r3, r7, #7
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	b25b      	sxtb	r3, r3
 800223c:	089b      	lsrs	r3, r3, #2
 800223e:	430a      	orrs	r2, r1
 8002240:	33c0      	adds	r3, #192	@ 0xc0
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002246:	e031      	b.n	80022ac <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002248:	4a1b      	ldr	r2, [pc, #108]	@ (80022b8 <__NVIC_SetPriority+0xd8>)
 800224a:	1dfb      	adds	r3, r7, #7
 800224c:	781b      	ldrb	r3, [r3, #0]
 800224e:	0019      	movs	r1, r3
 8002250:	230f      	movs	r3, #15
 8002252:	400b      	ands	r3, r1
 8002254:	3b08      	subs	r3, #8
 8002256:	089b      	lsrs	r3, r3, #2
 8002258:	3306      	adds	r3, #6
 800225a:	009b      	lsls	r3, r3, #2
 800225c:	18d3      	adds	r3, r2, r3
 800225e:	3304      	adds	r3, #4
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	1dfa      	adds	r2, r7, #7
 8002264:	7812      	ldrb	r2, [r2, #0]
 8002266:	0011      	movs	r1, r2
 8002268:	2203      	movs	r2, #3
 800226a:	400a      	ands	r2, r1
 800226c:	00d2      	lsls	r2, r2, #3
 800226e:	21ff      	movs	r1, #255	@ 0xff
 8002270:	4091      	lsls	r1, r2
 8002272:	000a      	movs	r2, r1
 8002274:	43d2      	mvns	r2, r2
 8002276:	401a      	ands	r2, r3
 8002278:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	019b      	lsls	r3, r3, #6
 800227e:	22ff      	movs	r2, #255	@ 0xff
 8002280:	401a      	ands	r2, r3
 8002282:	1dfb      	adds	r3, r7, #7
 8002284:	781b      	ldrb	r3, [r3, #0]
 8002286:	0018      	movs	r0, r3
 8002288:	2303      	movs	r3, #3
 800228a:	4003      	ands	r3, r0
 800228c:	00db      	lsls	r3, r3, #3
 800228e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002290:	4809      	ldr	r0, [pc, #36]	@ (80022b8 <__NVIC_SetPriority+0xd8>)
 8002292:	1dfb      	adds	r3, r7, #7
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	001c      	movs	r4, r3
 8002298:	230f      	movs	r3, #15
 800229a:	4023      	ands	r3, r4
 800229c:	3b08      	subs	r3, #8
 800229e:	089b      	lsrs	r3, r3, #2
 80022a0:	430a      	orrs	r2, r1
 80022a2:	3306      	adds	r3, #6
 80022a4:	009b      	lsls	r3, r3, #2
 80022a6:	18c3      	adds	r3, r0, r3
 80022a8:	3304      	adds	r3, #4
 80022aa:	601a      	str	r2, [r3, #0]
}
 80022ac:	46c0      	nop			@ (mov r8, r8)
 80022ae:	46bd      	mov	sp, r7
 80022b0:	b003      	add	sp, #12
 80022b2:	bd90      	pop	{r4, r7, pc}
 80022b4:	e000e100 	.word	0xe000e100
 80022b8:	e000ed00 	.word	0xe000ed00

080022bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	1e5a      	subs	r2, r3, #1
 80022c8:	2380      	movs	r3, #128	@ 0x80
 80022ca:	045b      	lsls	r3, r3, #17
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d301      	bcc.n	80022d4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022d0:	2301      	movs	r3, #1
 80022d2:	e010      	b.n	80022f6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002300 <SysTick_Config+0x44>)
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	3a01      	subs	r2, #1
 80022da:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022dc:	2301      	movs	r3, #1
 80022de:	425b      	negs	r3, r3
 80022e0:	2103      	movs	r1, #3
 80022e2:	0018      	movs	r0, r3
 80022e4:	f7ff ff7c 	bl	80021e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022e8:	4b05      	ldr	r3, [pc, #20]	@ (8002300 <SysTick_Config+0x44>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022ee:	4b04      	ldr	r3, [pc, #16]	@ (8002300 <SysTick_Config+0x44>)
 80022f0:	2207      	movs	r2, #7
 80022f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022f4:	2300      	movs	r3, #0
}
 80022f6:	0018      	movs	r0, r3
 80022f8:	46bd      	mov	sp, r7
 80022fa:	b002      	add	sp, #8
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	46c0      	nop			@ (mov r8, r8)
 8002300:	e000e010 	.word	0xe000e010

08002304 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	60b9      	str	r1, [r7, #8]
 800230c:	607a      	str	r2, [r7, #4]
 800230e:	210f      	movs	r1, #15
 8002310:	187b      	adds	r3, r7, r1
 8002312:	1c02      	adds	r2, r0, #0
 8002314:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002316:	68ba      	ldr	r2, [r7, #8]
 8002318:	187b      	adds	r3, r7, r1
 800231a:	781b      	ldrb	r3, [r3, #0]
 800231c:	b25b      	sxtb	r3, r3
 800231e:	0011      	movs	r1, r2
 8002320:	0018      	movs	r0, r3
 8002322:	f7ff ff5d 	bl	80021e0 <__NVIC_SetPriority>
}
 8002326:	46c0      	nop			@ (mov r8, r8)
 8002328:	46bd      	mov	sp, r7
 800232a:	b004      	add	sp, #16
 800232c:	bd80      	pop	{r7, pc}

0800232e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800232e:	b580      	push	{r7, lr}
 8002330:	b082      	sub	sp, #8
 8002332:	af00      	add	r7, sp, #0
 8002334:	0002      	movs	r2, r0
 8002336:	1dfb      	adds	r3, r7, #7
 8002338:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800233a:	1dfb      	adds	r3, r7, #7
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	b25b      	sxtb	r3, r3
 8002340:	0018      	movs	r0, r3
 8002342:	f7ff ff33 	bl	80021ac <__NVIC_EnableIRQ>
}
 8002346:	46c0      	nop			@ (mov r8, r8)
 8002348:	46bd      	mov	sp, r7
 800234a:	b002      	add	sp, #8
 800234c:	bd80      	pop	{r7, pc}

0800234e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800234e:	b580      	push	{r7, lr}
 8002350:	b082      	sub	sp, #8
 8002352:	af00      	add	r7, sp, #0
 8002354:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	0018      	movs	r0, r3
 800235a:	f7ff ffaf 	bl	80022bc <SysTick_Config>
 800235e:	0003      	movs	r3, r0
}
 8002360:	0018      	movs	r0, r3
 8002362:	46bd      	mov	sp, r7
 8002364:	b002      	add	sp, #8
 8002366:	bd80      	pop	{r7, pc}

08002368 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b086      	sub	sp, #24
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002372:	2300      	movs	r3, #0
 8002374:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002376:	e147      	b.n	8002608 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	2101      	movs	r1, #1
 800237e:	697a      	ldr	r2, [r7, #20]
 8002380:	4091      	lsls	r1, r2
 8002382:	000a      	movs	r2, r1
 8002384:	4013      	ands	r3, r2
 8002386:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d100      	bne.n	8002390 <HAL_GPIO_Init+0x28>
 800238e:	e138      	b.n	8002602 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	2203      	movs	r2, #3
 8002396:	4013      	ands	r3, r2
 8002398:	2b01      	cmp	r3, #1
 800239a:	d005      	beq.n	80023a8 <HAL_GPIO_Init+0x40>
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	2203      	movs	r2, #3
 80023a2:	4013      	ands	r3, r2
 80023a4:	2b02      	cmp	r3, #2
 80023a6:	d130      	bne.n	800240a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	005b      	lsls	r3, r3, #1
 80023b2:	2203      	movs	r2, #3
 80023b4:	409a      	lsls	r2, r3
 80023b6:	0013      	movs	r3, r2
 80023b8:	43da      	mvns	r2, r3
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	4013      	ands	r3, r2
 80023be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	68da      	ldr	r2, [r3, #12]
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	005b      	lsls	r3, r3, #1
 80023c8:	409a      	lsls	r2, r3
 80023ca:	0013      	movs	r3, r2
 80023cc:	693a      	ldr	r2, [r7, #16]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	693a      	ldr	r2, [r7, #16]
 80023d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80023de:	2201      	movs	r2, #1
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	409a      	lsls	r2, r3
 80023e4:	0013      	movs	r3, r2
 80023e6:	43da      	mvns	r2, r3
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	4013      	ands	r3, r2
 80023ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	091b      	lsrs	r3, r3, #4
 80023f4:	2201      	movs	r2, #1
 80023f6:	401a      	ands	r2, r3
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	409a      	lsls	r2, r3
 80023fc:	0013      	movs	r3, r2
 80023fe:	693a      	ldr	r2, [r7, #16]
 8002400:	4313      	orrs	r3, r2
 8002402:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	693a      	ldr	r2, [r7, #16]
 8002408:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	2203      	movs	r2, #3
 8002410:	4013      	ands	r3, r2
 8002412:	2b03      	cmp	r3, #3
 8002414:	d017      	beq.n	8002446 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	68db      	ldr	r3, [r3, #12]
 800241a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	2203      	movs	r2, #3
 8002422:	409a      	lsls	r2, r3
 8002424:	0013      	movs	r3, r2
 8002426:	43da      	mvns	r2, r3
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	4013      	ands	r3, r2
 800242c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	689a      	ldr	r2, [r3, #8]
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	005b      	lsls	r3, r3, #1
 8002436:	409a      	lsls	r2, r3
 8002438:	0013      	movs	r3, r2
 800243a:	693a      	ldr	r2, [r7, #16]
 800243c:	4313      	orrs	r3, r2
 800243e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	693a      	ldr	r2, [r7, #16]
 8002444:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	2203      	movs	r2, #3
 800244c:	4013      	ands	r3, r2
 800244e:	2b02      	cmp	r3, #2
 8002450:	d123      	bne.n	800249a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	08da      	lsrs	r2, r3, #3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	3208      	adds	r2, #8
 800245a:	0092      	lsls	r2, r2, #2
 800245c:	58d3      	ldr	r3, [r2, r3]
 800245e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	2207      	movs	r2, #7
 8002464:	4013      	ands	r3, r2
 8002466:	009b      	lsls	r3, r3, #2
 8002468:	220f      	movs	r2, #15
 800246a:	409a      	lsls	r2, r3
 800246c:	0013      	movs	r3, r2
 800246e:	43da      	mvns	r2, r3
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	4013      	ands	r3, r2
 8002474:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	691a      	ldr	r2, [r3, #16]
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	2107      	movs	r1, #7
 800247e:	400b      	ands	r3, r1
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	409a      	lsls	r2, r3
 8002484:	0013      	movs	r3, r2
 8002486:	693a      	ldr	r2, [r7, #16]
 8002488:	4313      	orrs	r3, r2
 800248a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	08da      	lsrs	r2, r3, #3
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	3208      	adds	r2, #8
 8002494:	0092      	lsls	r2, r2, #2
 8002496:	6939      	ldr	r1, [r7, #16]
 8002498:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	2203      	movs	r2, #3
 80024a6:	409a      	lsls	r2, r3
 80024a8:	0013      	movs	r3, r2
 80024aa:	43da      	mvns	r2, r3
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	4013      	ands	r3, r2
 80024b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	2203      	movs	r2, #3
 80024b8:	401a      	ands	r2, r3
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	005b      	lsls	r3, r3, #1
 80024be:	409a      	lsls	r2, r3
 80024c0:	0013      	movs	r3, r2
 80024c2:	693a      	ldr	r2, [r7, #16]
 80024c4:	4313      	orrs	r3, r2
 80024c6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	693a      	ldr	r2, [r7, #16]
 80024cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	685a      	ldr	r2, [r3, #4]
 80024d2:	23c0      	movs	r3, #192	@ 0xc0
 80024d4:	029b      	lsls	r3, r3, #10
 80024d6:	4013      	ands	r3, r2
 80024d8:	d100      	bne.n	80024dc <HAL_GPIO_Init+0x174>
 80024da:	e092      	b.n	8002602 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80024dc:	4a50      	ldr	r2, [pc, #320]	@ (8002620 <HAL_GPIO_Init+0x2b8>)
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	089b      	lsrs	r3, r3, #2
 80024e2:	3318      	adds	r3, #24
 80024e4:	009b      	lsls	r3, r3, #2
 80024e6:	589b      	ldr	r3, [r3, r2]
 80024e8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	2203      	movs	r2, #3
 80024ee:	4013      	ands	r3, r2
 80024f0:	00db      	lsls	r3, r3, #3
 80024f2:	220f      	movs	r2, #15
 80024f4:	409a      	lsls	r2, r3
 80024f6:	0013      	movs	r3, r2
 80024f8:	43da      	mvns	r2, r3
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	4013      	ands	r3, r2
 80024fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002500:	687a      	ldr	r2, [r7, #4]
 8002502:	23a0      	movs	r3, #160	@ 0xa0
 8002504:	05db      	lsls	r3, r3, #23
 8002506:	429a      	cmp	r2, r3
 8002508:	d013      	beq.n	8002532 <HAL_GPIO_Init+0x1ca>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4a45      	ldr	r2, [pc, #276]	@ (8002624 <HAL_GPIO_Init+0x2bc>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d00d      	beq.n	800252e <HAL_GPIO_Init+0x1c6>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4a44      	ldr	r2, [pc, #272]	@ (8002628 <HAL_GPIO_Init+0x2c0>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d007      	beq.n	800252a <HAL_GPIO_Init+0x1c2>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a43      	ldr	r2, [pc, #268]	@ (800262c <HAL_GPIO_Init+0x2c4>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d101      	bne.n	8002526 <HAL_GPIO_Init+0x1be>
 8002522:	2303      	movs	r3, #3
 8002524:	e006      	b.n	8002534 <HAL_GPIO_Init+0x1cc>
 8002526:	2305      	movs	r3, #5
 8002528:	e004      	b.n	8002534 <HAL_GPIO_Init+0x1cc>
 800252a:	2302      	movs	r3, #2
 800252c:	e002      	b.n	8002534 <HAL_GPIO_Init+0x1cc>
 800252e:	2301      	movs	r3, #1
 8002530:	e000      	b.n	8002534 <HAL_GPIO_Init+0x1cc>
 8002532:	2300      	movs	r3, #0
 8002534:	697a      	ldr	r2, [r7, #20]
 8002536:	2103      	movs	r1, #3
 8002538:	400a      	ands	r2, r1
 800253a:	00d2      	lsls	r2, r2, #3
 800253c:	4093      	lsls	r3, r2
 800253e:	693a      	ldr	r2, [r7, #16]
 8002540:	4313      	orrs	r3, r2
 8002542:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002544:	4936      	ldr	r1, [pc, #216]	@ (8002620 <HAL_GPIO_Init+0x2b8>)
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	089b      	lsrs	r3, r3, #2
 800254a:	3318      	adds	r3, #24
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	693a      	ldr	r2, [r7, #16]
 8002550:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002552:	4b33      	ldr	r3, [pc, #204]	@ (8002620 <HAL_GPIO_Init+0x2b8>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	43da      	mvns	r2, r3
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	4013      	ands	r3, r2
 8002560:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	685a      	ldr	r2, [r3, #4]
 8002566:	2380      	movs	r3, #128	@ 0x80
 8002568:	035b      	lsls	r3, r3, #13
 800256a:	4013      	ands	r3, r2
 800256c:	d003      	beq.n	8002576 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800256e:	693a      	ldr	r2, [r7, #16]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	4313      	orrs	r3, r2
 8002574:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002576:	4b2a      	ldr	r3, [pc, #168]	@ (8002620 <HAL_GPIO_Init+0x2b8>)
 8002578:	693a      	ldr	r2, [r7, #16]
 800257a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800257c:	4b28      	ldr	r3, [pc, #160]	@ (8002620 <HAL_GPIO_Init+0x2b8>)
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	43da      	mvns	r2, r3
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	4013      	ands	r3, r2
 800258a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	685a      	ldr	r2, [r3, #4]
 8002590:	2380      	movs	r3, #128	@ 0x80
 8002592:	039b      	lsls	r3, r3, #14
 8002594:	4013      	ands	r3, r2
 8002596:	d003      	beq.n	80025a0 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002598:	693a      	ldr	r2, [r7, #16]
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	4313      	orrs	r3, r2
 800259e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80025a0:	4b1f      	ldr	r3, [pc, #124]	@ (8002620 <HAL_GPIO_Init+0x2b8>)
 80025a2:	693a      	ldr	r2, [r7, #16]
 80025a4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80025a6:	4a1e      	ldr	r2, [pc, #120]	@ (8002620 <HAL_GPIO_Init+0x2b8>)
 80025a8:	2384      	movs	r3, #132	@ 0x84
 80025aa:	58d3      	ldr	r3, [r2, r3]
 80025ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	43da      	mvns	r2, r3
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	4013      	ands	r3, r2
 80025b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685a      	ldr	r2, [r3, #4]
 80025bc:	2380      	movs	r3, #128	@ 0x80
 80025be:	029b      	lsls	r3, r3, #10
 80025c0:	4013      	ands	r3, r2
 80025c2:	d003      	beq.n	80025cc <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80025c4:	693a      	ldr	r2, [r7, #16]
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	4313      	orrs	r3, r2
 80025ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80025cc:	4914      	ldr	r1, [pc, #80]	@ (8002620 <HAL_GPIO_Init+0x2b8>)
 80025ce:	2284      	movs	r2, #132	@ 0x84
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80025d4:	4a12      	ldr	r2, [pc, #72]	@ (8002620 <HAL_GPIO_Init+0x2b8>)
 80025d6:	2380      	movs	r3, #128	@ 0x80
 80025d8:	58d3      	ldr	r3, [r2, r3]
 80025da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	43da      	mvns	r2, r3
 80025e0:	693b      	ldr	r3, [r7, #16]
 80025e2:	4013      	ands	r3, r2
 80025e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	685a      	ldr	r2, [r3, #4]
 80025ea:	2380      	movs	r3, #128	@ 0x80
 80025ec:	025b      	lsls	r3, r3, #9
 80025ee:	4013      	ands	r3, r2
 80025f0:	d003      	beq.n	80025fa <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80025f2:	693a      	ldr	r2, [r7, #16]
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	4313      	orrs	r3, r2
 80025f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80025fa:	4909      	ldr	r1, [pc, #36]	@ (8002620 <HAL_GPIO_Init+0x2b8>)
 80025fc:	2280      	movs	r2, #128	@ 0x80
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	3301      	adds	r3, #1
 8002606:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	40da      	lsrs	r2, r3
 8002610:	1e13      	subs	r3, r2, #0
 8002612:	d000      	beq.n	8002616 <HAL_GPIO_Init+0x2ae>
 8002614:	e6b0      	b.n	8002378 <HAL_GPIO_Init+0x10>
  }
}
 8002616:	46c0      	nop			@ (mov r8, r8)
 8002618:	46c0      	nop			@ (mov r8, r8)
 800261a:	46bd      	mov	sp, r7
 800261c:	b006      	add	sp, #24
 800261e:	bd80      	pop	{r7, pc}
 8002620:	40021800 	.word	0x40021800
 8002624:	50000400 	.word	0x50000400
 8002628:	50000800 	.word	0x50000800
 800262c:	50000c00 	.word	0x50000c00

08002630 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b084      	sub	sp, #16
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
 8002638:	000a      	movs	r2, r1
 800263a:	1cbb      	adds	r3, r7, #2
 800263c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	691b      	ldr	r3, [r3, #16]
 8002642:	1cba      	adds	r2, r7, #2
 8002644:	8812      	ldrh	r2, [r2, #0]
 8002646:	4013      	ands	r3, r2
 8002648:	d004      	beq.n	8002654 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800264a:	230f      	movs	r3, #15
 800264c:	18fb      	adds	r3, r7, r3
 800264e:	2201      	movs	r2, #1
 8002650:	701a      	strb	r2, [r3, #0]
 8002652:	e003      	b.n	800265c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002654:	230f      	movs	r3, #15
 8002656:	18fb      	adds	r3, r7, r3
 8002658:	2200      	movs	r2, #0
 800265a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800265c:	230f      	movs	r3, #15
 800265e:	18fb      	adds	r3, r7, r3
 8002660:	781b      	ldrb	r3, [r3, #0]
}
 8002662:	0018      	movs	r0, r3
 8002664:	46bd      	mov	sp, r7
 8002666:	b004      	add	sp, #16
 8002668:	bd80      	pop	{r7, pc}

0800266a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800266a:	b580      	push	{r7, lr}
 800266c:	b082      	sub	sp, #8
 800266e:	af00      	add	r7, sp, #0
 8002670:	6078      	str	r0, [r7, #4]
 8002672:	0008      	movs	r0, r1
 8002674:	0011      	movs	r1, r2
 8002676:	1cbb      	adds	r3, r7, #2
 8002678:	1c02      	adds	r2, r0, #0
 800267a:	801a      	strh	r2, [r3, #0]
 800267c:	1c7b      	adds	r3, r7, #1
 800267e:	1c0a      	adds	r2, r1, #0
 8002680:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002682:	1c7b      	adds	r3, r7, #1
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d004      	beq.n	8002694 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800268a:	1cbb      	adds	r3, r7, #2
 800268c:	881a      	ldrh	r2, [r3, #0]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002692:	e003      	b.n	800269c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002694:	1cbb      	adds	r3, r7, #2
 8002696:	881a      	ldrh	r2, [r3, #0]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800269c:	46c0      	nop			@ (mov r8, r8)
 800269e:	46bd      	mov	sp, r7
 80026a0:	b002      	add	sp, #8
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b084      	sub	sp, #16
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	000a      	movs	r2, r1
 80026ae:	1cbb      	adds	r3, r7, #2
 80026b0:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	695b      	ldr	r3, [r3, #20]
 80026b6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80026b8:	1cbb      	adds	r3, r7, #2
 80026ba:	881b      	ldrh	r3, [r3, #0]
 80026bc:	68fa      	ldr	r2, [r7, #12]
 80026be:	4013      	ands	r3, r2
 80026c0:	041a      	lsls	r2, r3, #16
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	43db      	mvns	r3, r3
 80026c6:	1cb9      	adds	r1, r7, #2
 80026c8:	8809      	ldrh	r1, [r1, #0]
 80026ca:	400b      	ands	r3, r1
 80026cc:	431a      	orrs	r2, r3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	619a      	str	r2, [r3, #24]
}
 80026d2:	46c0      	nop			@ (mov r8, r8)
 80026d4:	46bd      	mov	sp, r7
 80026d6:	b004      	add	sp, #16
 80026d8:	bd80      	pop	{r7, pc}
	...

080026dc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b082      	sub	sp, #8
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	0002      	movs	r2, r0
 80026e4:	1dbb      	adds	r3, r7, #6
 80026e6:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80026e8:	4b10      	ldr	r3, [pc, #64]	@ (800272c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80026ea:	68db      	ldr	r3, [r3, #12]
 80026ec:	1dba      	adds	r2, r7, #6
 80026ee:	8812      	ldrh	r2, [r2, #0]
 80026f0:	4013      	ands	r3, r2
 80026f2:	d008      	beq.n	8002706 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80026f4:	4b0d      	ldr	r3, [pc, #52]	@ (800272c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80026f6:	1dba      	adds	r2, r7, #6
 80026f8:	8812      	ldrh	r2, [r2, #0]
 80026fa:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80026fc:	1dbb      	adds	r3, r7, #6
 80026fe:	881b      	ldrh	r3, [r3, #0]
 8002700:	0018      	movs	r0, r3
 8002702:	f000 f815 	bl	8002730 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8002706:	4b09      	ldr	r3, [pc, #36]	@ (800272c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002708:	691b      	ldr	r3, [r3, #16]
 800270a:	1dba      	adds	r2, r7, #6
 800270c:	8812      	ldrh	r2, [r2, #0]
 800270e:	4013      	ands	r3, r2
 8002710:	d008      	beq.n	8002724 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8002712:	4b06      	ldr	r3, [pc, #24]	@ (800272c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002714:	1dba      	adds	r2, r7, #6
 8002716:	8812      	ldrh	r2, [r2, #0]
 8002718:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800271a:	1dbb      	adds	r3, r7, #6
 800271c:	881b      	ldrh	r3, [r3, #0]
 800271e:	0018      	movs	r0, r3
 8002720:	f7fe fddc 	bl	80012dc <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8002724:	46c0      	nop			@ (mov r8, r8)
 8002726:	46bd      	mov	sp, r7
 8002728:	b002      	add	sp, #8
 800272a:	bd80      	pop	{r7, pc}
 800272c:	40021800 	.word	0x40021800

08002730 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b082      	sub	sp, #8
 8002734:	af00      	add	r7, sp, #0
 8002736:	0002      	movs	r2, r0
 8002738:	1dbb      	adds	r3, r7, #6
 800273a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 800273c:	46c0      	nop			@ (mov r8, r8)
 800273e:	46bd      	mov	sp, r7
 8002740:	b002      	add	sp, #8
 8002742:	bd80      	pop	{r7, pc}

08002744 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b082      	sub	sp, #8
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d101      	bne.n	8002756 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e08f      	b.n	8002876 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2241      	movs	r2, #65	@ 0x41
 800275a:	5c9b      	ldrb	r3, [r3, r2]
 800275c:	b2db      	uxtb	r3, r3
 800275e:	2b00      	cmp	r3, #0
 8002760:	d107      	bne.n	8002772 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2240      	movs	r2, #64	@ 0x40
 8002766:	2100      	movs	r1, #0
 8002768:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	0018      	movs	r0, r3
 800276e:	f7ff fafd 	bl	8001d6c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2241      	movs	r2, #65	@ 0x41
 8002776:	2124      	movs	r1, #36	@ 0x24
 8002778:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	2101      	movs	r1, #1
 8002786:	438a      	bics	r2, r1
 8002788:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	685a      	ldr	r2, [r3, #4]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	493b      	ldr	r1, [pc, #236]	@ (8002880 <HAL_I2C_Init+0x13c>)
 8002794:	400a      	ands	r2, r1
 8002796:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	689a      	ldr	r2, [r3, #8]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4938      	ldr	r1, [pc, #224]	@ (8002884 <HAL_I2C_Init+0x140>)
 80027a4:	400a      	ands	r2, r1
 80027a6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d108      	bne.n	80027c2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	689a      	ldr	r2, [r3, #8]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2180      	movs	r1, #128	@ 0x80
 80027ba:	0209      	lsls	r1, r1, #8
 80027bc:	430a      	orrs	r2, r1
 80027be:	609a      	str	r2, [r3, #8]
 80027c0:	e007      	b.n	80027d2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	689a      	ldr	r2, [r3, #8]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	2184      	movs	r1, #132	@ 0x84
 80027cc:	0209      	lsls	r1, r1, #8
 80027ce:	430a      	orrs	r2, r1
 80027d0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	68db      	ldr	r3, [r3, #12]
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d109      	bne.n	80027ee <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	685a      	ldr	r2, [r3, #4]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	2180      	movs	r1, #128	@ 0x80
 80027e6:	0109      	lsls	r1, r1, #4
 80027e8:	430a      	orrs	r2, r1
 80027ea:	605a      	str	r2, [r3, #4]
 80027ec:	e007      	b.n	80027fe <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	685a      	ldr	r2, [r3, #4]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4923      	ldr	r1, [pc, #140]	@ (8002888 <HAL_I2C_Init+0x144>)
 80027fa:	400a      	ands	r2, r1
 80027fc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	685a      	ldr	r2, [r3, #4]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4920      	ldr	r1, [pc, #128]	@ (800288c <HAL_I2C_Init+0x148>)
 800280a:	430a      	orrs	r2, r1
 800280c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	68da      	ldr	r2, [r3, #12]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	491a      	ldr	r1, [pc, #104]	@ (8002884 <HAL_I2C_Init+0x140>)
 800281a:	400a      	ands	r2, r1
 800281c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	691a      	ldr	r2, [r3, #16]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	695b      	ldr	r3, [r3, #20]
 8002826:	431a      	orrs	r2, r3
 8002828:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	699b      	ldr	r3, [r3, #24]
 800282e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	430a      	orrs	r2, r1
 8002836:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	69d9      	ldr	r1, [r3, #28]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a1a      	ldr	r2, [r3, #32]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	430a      	orrs	r2, r1
 8002846:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	2101      	movs	r1, #1
 8002854:	430a      	orrs	r2, r1
 8002856:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2200      	movs	r2, #0
 800285c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2241      	movs	r2, #65	@ 0x41
 8002862:	2120      	movs	r1, #32
 8002864:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2200      	movs	r2, #0
 800286a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	2242      	movs	r2, #66	@ 0x42
 8002870:	2100      	movs	r1, #0
 8002872:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002874:	2300      	movs	r3, #0
}
 8002876:	0018      	movs	r0, r3
 8002878:	46bd      	mov	sp, r7
 800287a:	b002      	add	sp, #8
 800287c:	bd80      	pop	{r7, pc}
 800287e:	46c0      	nop			@ (mov r8, r8)
 8002880:	f0ffffff 	.word	0xf0ffffff
 8002884:	ffff7fff 	.word	0xffff7fff
 8002888:	fffff7ff 	.word	0xfffff7ff
 800288c:	02008000 	.word	0x02008000

08002890 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002890:	b590      	push	{r4, r7, lr}
 8002892:	b089      	sub	sp, #36	@ 0x24
 8002894:	af02      	add	r7, sp, #8
 8002896:	60f8      	str	r0, [r7, #12]
 8002898:	0008      	movs	r0, r1
 800289a:	607a      	str	r2, [r7, #4]
 800289c:	0019      	movs	r1, r3
 800289e:	230a      	movs	r3, #10
 80028a0:	18fb      	adds	r3, r7, r3
 80028a2:	1c02      	adds	r2, r0, #0
 80028a4:	801a      	strh	r2, [r3, #0]
 80028a6:	2308      	movs	r3, #8
 80028a8:	18fb      	adds	r3, r7, r3
 80028aa:	1c0a      	adds	r2, r1, #0
 80028ac:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	2241      	movs	r2, #65	@ 0x41
 80028b2:	5c9b      	ldrb	r3, [r3, r2]
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	2b20      	cmp	r3, #32
 80028b8:	d000      	beq.n	80028bc <HAL_I2C_Master_Transmit+0x2c>
 80028ba:	e10a      	b.n	8002ad2 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	2240      	movs	r2, #64	@ 0x40
 80028c0:	5c9b      	ldrb	r3, [r3, r2]
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d101      	bne.n	80028ca <HAL_I2C_Master_Transmit+0x3a>
 80028c6:	2302      	movs	r3, #2
 80028c8:	e104      	b.n	8002ad4 <HAL_I2C_Master_Transmit+0x244>
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	2240      	movs	r2, #64	@ 0x40
 80028ce:	2101      	movs	r1, #1
 80028d0:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80028d2:	f7ff fc61 	bl	8002198 <HAL_GetTick>
 80028d6:	0003      	movs	r3, r0
 80028d8:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80028da:	2380      	movs	r3, #128	@ 0x80
 80028dc:	0219      	lsls	r1, r3, #8
 80028de:	68f8      	ldr	r0, [r7, #12]
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	9300      	str	r3, [sp, #0]
 80028e4:	2319      	movs	r3, #25
 80028e6:	2201      	movs	r2, #1
 80028e8:	f000 fa26 	bl	8002d38 <I2C_WaitOnFlagUntilTimeout>
 80028ec:	1e03      	subs	r3, r0, #0
 80028ee:	d001      	beq.n	80028f4 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	e0ef      	b.n	8002ad4 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2241      	movs	r2, #65	@ 0x41
 80028f8:	2121      	movs	r1, #33	@ 0x21
 80028fa:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2242      	movs	r2, #66	@ 0x42
 8002900:	2110      	movs	r1, #16
 8002902:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	2200      	movs	r2, #0
 8002908:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	687a      	ldr	r2, [r7, #4]
 800290e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2208      	movs	r2, #8
 8002914:	18ba      	adds	r2, r7, r2
 8002916:	8812      	ldrh	r2, [r2, #0]
 8002918:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2200      	movs	r2, #0
 800291e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002924:	b29b      	uxth	r3, r3
 8002926:	2bff      	cmp	r3, #255	@ 0xff
 8002928:	d906      	bls.n	8002938 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	22ff      	movs	r2, #255	@ 0xff
 800292e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002930:	2380      	movs	r3, #128	@ 0x80
 8002932:	045b      	lsls	r3, r3, #17
 8002934:	617b      	str	r3, [r7, #20]
 8002936:	e007      	b.n	8002948 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800293c:	b29a      	uxth	r2, r3
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002942:	2380      	movs	r3, #128	@ 0x80
 8002944:	049b      	lsls	r3, r3, #18
 8002946:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800294c:	2b00      	cmp	r3, #0
 800294e:	d027      	beq.n	80029a0 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002954:	781a      	ldrb	r2, [r3, #0]
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002960:	1c5a      	adds	r2, r3, #1
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800296a:	b29b      	uxth	r3, r3
 800296c:	3b01      	subs	r3, #1
 800296e:	b29a      	uxth	r2, r3
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002978:	3b01      	subs	r3, #1
 800297a:	b29a      	uxth	r2, r3
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002984:	b2db      	uxtb	r3, r3
 8002986:	3301      	adds	r3, #1
 8002988:	b2da      	uxtb	r2, r3
 800298a:	697c      	ldr	r4, [r7, #20]
 800298c:	230a      	movs	r3, #10
 800298e:	18fb      	adds	r3, r7, r3
 8002990:	8819      	ldrh	r1, [r3, #0]
 8002992:	68f8      	ldr	r0, [r7, #12]
 8002994:	4b51      	ldr	r3, [pc, #324]	@ (8002adc <HAL_I2C_Master_Transmit+0x24c>)
 8002996:	9300      	str	r3, [sp, #0]
 8002998:	0023      	movs	r3, r4
 800299a:	f000 fc45 	bl	8003228 <I2C_TransferConfig>
 800299e:	e06f      	b.n	8002a80 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029a4:	b2da      	uxtb	r2, r3
 80029a6:	697c      	ldr	r4, [r7, #20]
 80029a8:	230a      	movs	r3, #10
 80029aa:	18fb      	adds	r3, r7, r3
 80029ac:	8819      	ldrh	r1, [r3, #0]
 80029ae:	68f8      	ldr	r0, [r7, #12]
 80029b0:	4b4a      	ldr	r3, [pc, #296]	@ (8002adc <HAL_I2C_Master_Transmit+0x24c>)
 80029b2:	9300      	str	r3, [sp, #0]
 80029b4:	0023      	movs	r3, r4
 80029b6:	f000 fc37 	bl	8003228 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80029ba:	e061      	b.n	8002a80 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029bc:	693a      	ldr	r2, [r7, #16]
 80029be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	0018      	movs	r0, r3
 80029c4:	f000 fa10 	bl	8002de8 <I2C_WaitOnTXISFlagUntilTimeout>
 80029c8:	1e03      	subs	r3, r0, #0
 80029ca:	d001      	beq.n	80029d0 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 80029cc:	2301      	movs	r3, #1
 80029ce:	e081      	b.n	8002ad4 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029d4:	781a      	ldrb	r2, [r3, #0]
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029e0:	1c5a      	adds	r2, r3, #1
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029ea:	b29b      	uxth	r3, r3
 80029ec:	3b01      	subs	r3, #1
 80029ee:	b29a      	uxth	r2, r3
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029f8:	3b01      	subs	r3, #1
 80029fa:	b29a      	uxth	r2, r3
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a04:	b29b      	uxth	r3, r3
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d03a      	beq.n	8002a80 <HAL_I2C_Master_Transmit+0x1f0>
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d136      	bne.n	8002a80 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002a12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002a14:	68f8      	ldr	r0, [r7, #12]
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	9300      	str	r3, [sp, #0]
 8002a1a:	0013      	movs	r3, r2
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	2180      	movs	r1, #128	@ 0x80
 8002a20:	f000 f98a 	bl	8002d38 <I2C_WaitOnFlagUntilTimeout>
 8002a24:	1e03      	subs	r3, r0, #0
 8002a26:	d001      	beq.n	8002a2c <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e053      	b.n	8002ad4 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a30:	b29b      	uxth	r3, r3
 8002a32:	2bff      	cmp	r3, #255	@ 0xff
 8002a34:	d911      	bls.n	8002a5a <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	22ff      	movs	r2, #255	@ 0xff
 8002a3a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a40:	b2da      	uxtb	r2, r3
 8002a42:	2380      	movs	r3, #128	@ 0x80
 8002a44:	045c      	lsls	r4, r3, #17
 8002a46:	230a      	movs	r3, #10
 8002a48:	18fb      	adds	r3, r7, r3
 8002a4a:	8819      	ldrh	r1, [r3, #0]
 8002a4c:	68f8      	ldr	r0, [r7, #12]
 8002a4e:	2300      	movs	r3, #0
 8002a50:	9300      	str	r3, [sp, #0]
 8002a52:	0023      	movs	r3, r4
 8002a54:	f000 fbe8 	bl	8003228 <I2C_TransferConfig>
 8002a58:	e012      	b.n	8002a80 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a5e:	b29a      	uxth	r2, r3
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a68:	b2da      	uxtb	r2, r3
 8002a6a:	2380      	movs	r3, #128	@ 0x80
 8002a6c:	049c      	lsls	r4, r3, #18
 8002a6e:	230a      	movs	r3, #10
 8002a70:	18fb      	adds	r3, r7, r3
 8002a72:	8819      	ldrh	r1, [r3, #0]
 8002a74:	68f8      	ldr	r0, [r7, #12]
 8002a76:	2300      	movs	r3, #0
 8002a78:	9300      	str	r3, [sp, #0]
 8002a7a:	0023      	movs	r3, r4
 8002a7c:	f000 fbd4 	bl	8003228 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a84:	b29b      	uxth	r3, r3
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d198      	bne.n	80029bc <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a8a:	693a      	ldr	r2, [r7, #16]
 8002a8c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	0018      	movs	r0, r3
 8002a92:	f000 f9ef 	bl	8002e74 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002a96:	1e03      	subs	r3, r0, #0
 8002a98:	d001      	beq.n	8002a9e <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e01a      	b.n	8002ad4 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	2220      	movs	r2, #32
 8002aa4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	685a      	ldr	r2, [r3, #4]
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	490b      	ldr	r1, [pc, #44]	@ (8002ae0 <HAL_I2C_Master_Transmit+0x250>)
 8002ab2:	400a      	ands	r2, r1
 8002ab4:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	2241      	movs	r2, #65	@ 0x41
 8002aba:	2120      	movs	r1, #32
 8002abc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2242      	movs	r2, #66	@ 0x42
 8002ac2:	2100      	movs	r1, #0
 8002ac4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	2240      	movs	r2, #64	@ 0x40
 8002aca:	2100      	movs	r1, #0
 8002acc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	e000      	b.n	8002ad4 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8002ad2:	2302      	movs	r3, #2
  }
}
 8002ad4:	0018      	movs	r0, r3
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	b007      	add	sp, #28
 8002ada:	bd90      	pop	{r4, r7, pc}
 8002adc:	80002000 	.word	0x80002000
 8002ae0:	fe00e800 	.word	0xfe00e800

08002ae4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002ae4:	b590      	push	{r4, r7, lr}
 8002ae6:	b089      	sub	sp, #36	@ 0x24
 8002ae8:	af02      	add	r7, sp, #8
 8002aea:	60f8      	str	r0, [r7, #12]
 8002aec:	0008      	movs	r0, r1
 8002aee:	607a      	str	r2, [r7, #4]
 8002af0:	0019      	movs	r1, r3
 8002af2:	230a      	movs	r3, #10
 8002af4:	18fb      	adds	r3, r7, r3
 8002af6:	1c02      	adds	r2, r0, #0
 8002af8:	801a      	strh	r2, [r3, #0]
 8002afa:	2308      	movs	r3, #8
 8002afc:	18fb      	adds	r3, r7, r3
 8002afe:	1c0a      	adds	r2, r1, #0
 8002b00:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2241      	movs	r2, #65	@ 0x41
 8002b06:	5c9b      	ldrb	r3, [r3, r2]
 8002b08:	b2db      	uxtb	r3, r3
 8002b0a:	2b20      	cmp	r3, #32
 8002b0c:	d000      	beq.n	8002b10 <HAL_I2C_Master_Receive+0x2c>
 8002b0e:	e0e8      	b.n	8002ce2 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	2240      	movs	r2, #64	@ 0x40
 8002b14:	5c9b      	ldrb	r3, [r3, r2]
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d101      	bne.n	8002b1e <HAL_I2C_Master_Receive+0x3a>
 8002b1a:	2302      	movs	r3, #2
 8002b1c:	e0e2      	b.n	8002ce4 <HAL_I2C_Master_Receive+0x200>
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2240      	movs	r2, #64	@ 0x40
 8002b22:	2101      	movs	r1, #1
 8002b24:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002b26:	f7ff fb37 	bl	8002198 <HAL_GetTick>
 8002b2a:	0003      	movs	r3, r0
 8002b2c:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002b2e:	2380      	movs	r3, #128	@ 0x80
 8002b30:	0219      	lsls	r1, r3, #8
 8002b32:	68f8      	ldr	r0, [r7, #12]
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	9300      	str	r3, [sp, #0]
 8002b38:	2319      	movs	r3, #25
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	f000 f8fc 	bl	8002d38 <I2C_WaitOnFlagUntilTimeout>
 8002b40:	1e03      	subs	r3, r0, #0
 8002b42:	d001      	beq.n	8002b48 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e0cd      	b.n	8002ce4 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2241      	movs	r2, #65	@ 0x41
 8002b4c:	2122      	movs	r1, #34	@ 0x22
 8002b4e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2242      	movs	r2, #66	@ 0x42
 8002b54:	2110      	movs	r1, #16
 8002b56:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	687a      	ldr	r2, [r7, #4]
 8002b62:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2208      	movs	r2, #8
 8002b68:	18ba      	adds	r2, r7, r2
 8002b6a:	8812      	ldrh	r2, [r2, #0]
 8002b6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2200      	movs	r2, #0
 8002b72:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b78:	b29b      	uxth	r3, r3
 8002b7a:	2bff      	cmp	r3, #255	@ 0xff
 8002b7c:	d911      	bls.n	8002ba2 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	22ff      	movs	r2, #255	@ 0xff
 8002b82:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b88:	b2da      	uxtb	r2, r3
 8002b8a:	2380      	movs	r3, #128	@ 0x80
 8002b8c:	045c      	lsls	r4, r3, #17
 8002b8e:	230a      	movs	r3, #10
 8002b90:	18fb      	adds	r3, r7, r3
 8002b92:	8819      	ldrh	r1, [r3, #0]
 8002b94:	68f8      	ldr	r0, [r7, #12]
 8002b96:	4b55      	ldr	r3, [pc, #340]	@ (8002cec <HAL_I2C_Master_Receive+0x208>)
 8002b98:	9300      	str	r3, [sp, #0]
 8002b9a:	0023      	movs	r3, r4
 8002b9c:	f000 fb44 	bl	8003228 <I2C_TransferConfig>
 8002ba0:	e076      	b.n	8002c90 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ba6:	b29a      	uxth	r2, r3
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bb0:	b2da      	uxtb	r2, r3
 8002bb2:	2380      	movs	r3, #128	@ 0x80
 8002bb4:	049c      	lsls	r4, r3, #18
 8002bb6:	230a      	movs	r3, #10
 8002bb8:	18fb      	adds	r3, r7, r3
 8002bba:	8819      	ldrh	r1, [r3, #0]
 8002bbc:	68f8      	ldr	r0, [r7, #12]
 8002bbe:	4b4b      	ldr	r3, [pc, #300]	@ (8002cec <HAL_I2C_Master_Receive+0x208>)
 8002bc0:	9300      	str	r3, [sp, #0]
 8002bc2:	0023      	movs	r3, r4
 8002bc4:	f000 fb30 	bl	8003228 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002bc8:	e062      	b.n	8002c90 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bca:	697a      	ldr	r2, [r7, #20]
 8002bcc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	0018      	movs	r0, r3
 8002bd2:	f000 f993 	bl	8002efc <I2C_WaitOnRXNEFlagUntilTimeout>
 8002bd6:	1e03      	subs	r3, r0, #0
 8002bd8:	d001      	beq.n	8002bde <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e082      	b.n	8002ce4 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be8:	b2d2      	uxtb	r2, r2
 8002bea:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf0:	1c5a      	adds	r2, r3, #1
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bfa:	3b01      	subs	r3, #1
 8002bfc:	b29a      	uxth	r2, r3
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c06:	b29b      	uxth	r3, r3
 8002c08:	3b01      	subs	r3, #1
 8002c0a:	b29a      	uxth	r2, r3
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c14:	b29b      	uxth	r3, r3
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d03a      	beq.n	8002c90 <HAL_I2C_Master_Receive+0x1ac>
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d136      	bne.n	8002c90 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002c22:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002c24:	68f8      	ldr	r0, [r7, #12]
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	9300      	str	r3, [sp, #0]
 8002c2a:	0013      	movs	r3, r2
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	2180      	movs	r1, #128	@ 0x80
 8002c30:	f000 f882 	bl	8002d38 <I2C_WaitOnFlagUntilTimeout>
 8002c34:	1e03      	subs	r3, r0, #0
 8002c36:	d001      	beq.n	8002c3c <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e053      	b.n	8002ce4 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c40:	b29b      	uxth	r3, r3
 8002c42:	2bff      	cmp	r3, #255	@ 0xff
 8002c44:	d911      	bls.n	8002c6a <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	22ff      	movs	r2, #255	@ 0xff
 8002c4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c50:	b2da      	uxtb	r2, r3
 8002c52:	2380      	movs	r3, #128	@ 0x80
 8002c54:	045c      	lsls	r4, r3, #17
 8002c56:	230a      	movs	r3, #10
 8002c58:	18fb      	adds	r3, r7, r3
 8002c5a:	8819      	ldrh	r1, [r3, #0]
 8002c5c:	68f8      	ldr	r0, [r7, #12]
 8002c5e:	2300      	movs	r3, #0
 8002c60:	9300      	str	r3, [sp, #0]
 8002c62:	0023      	movs	r3, r4
 8002c64:	f000 fae0 	bl	8003228 <I2C_TransferConfig>
 8002c68:	e012      	b.n	8002c90 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c6e:	b29a      	uxth	r2, r3
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c78:	b2da      	uxtb	r2, r3
 8002c7a:	2380      	movs	r3, #128	@ 0x80
 8002c7c:	049c      	lsls	r4, r3, #18
 8002c7e:	230a      	movs	r3, #10
 8002c80:	18fb      	adds	r3, r7, r3
 8002c82:	8819      	ldrh	r1, [r3, #0]
 8002c84:	68f8      	ldr	r0, [r7, #12]
 8002c86:	2300      	movs	r3, #0
 8002c88:	9300      	str	r3, [sp, #0]
 8002c8a:	0023      	movs	r3, r4
 8002c8c:	f000 facc 	bl	8003228 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d197      	bne.n	8002bca <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c9a:	697a      	ldr	r2, [r7, #20]
 8002c9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	0018      	movs	r0, r3
 8002ca2:	f000 f8e7 	bl	8002e74 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002ca6:	1e03      	subs	r3, r0, #0
 8002ca8:	d001      	beq.n	8002cae <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	e01a      	b.n	8002ce4 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	2220      	movs	r2, #32
 8002cb4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	685a      	ldr	r2, [r3, #4]
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	490b      	ldr	r1, [pc, #44]	@ (8002cf0 <HAL_I2C_Master_Receive+0x20c>)
 8002cc2:	400a      	ands	r2, r1
 8002cc4:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2241      	movs	r2, #65	@ 0x41
 8002cca:	2120      	movs	r1, #32
 8002ccc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2242      	movs	r2, #66	@ 0x42
 8002cd2:	2100      	movs	r1, #0
 8002cd4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2240      	movs	r2, #64	@ 0x40
 8002cda:	2100      	movs	r1, #0
 8002cdc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	e000      	b.n	8002ce4 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8002ce2:	2302      	movs	r3, #2
  }
}
 8002ce4:	0018      	movs	r0, r3
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	b007      	add	sp, #28
 8002cea:	bd90      	pop	{r4, r7, pc}
 8002cec:	80002400 	.word	0x80002400
 8002cf0:	fe00e800 	.word	0xfe00e800

08002cf4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b082      	sub	sp, #8
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	699b      	ldr	r3, [r3, #24]
 8002d02:	2202      	movs	r2, #2
 8002d04:	4013      	ands	r3, r2
 8002d06:	2b02      	cmp	r3, #2
 8002d08:	d103      	bne.n	8002d12 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	699b      	ldr	r3, [r3, #24]
 8002d18:	2201      	movs	r2, #1
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	d007      	beq.n	8002d30 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	699a      	ldr	r2, [r3, #24]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	2101      	movs	r1, #1
 8002d2c:	430a      	orrs	r2, r1
 8002d2e:	619a      	str	r2, [r3, #24]
  }
}
 8002d30:	46c0      	nop			@ (mov r8, r8)
 8002d32:	46bd      	mov	sp, r7
 8002d34:	b002      	add	sp, #8
 8002d36:	bd80      	pop	{r7, pc}

08002d38 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b084      	sub	sp, #16
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	60f8      	str	r0, [r7, #12]
 8002d40:	60b9      	str	r1, [r7, #8]
 8002d42:	603b      	str	r3, [r7, #0]
 8002d44:	1dfb      	adds	r3, r7, #7
 8002d46:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d48:	e03a      	b.n	8002dc0 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d4a:	69ba      	ldr	r2, [r7, #24]
 8002d4c:	6839      	ldr	r1, [r7, #0]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	0018      	movs	r0, r3
 8002d52:	f000 f971 	bl	8003038 <I2C_IsErrorOccurred>
 8002d56:	1e03      	subs	r3, r0, #0
 8002d58:	d001      	beq.n	8002d5e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e040      	b.n	8002de0 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	3301      	adds	r3, #1
 8002d62:	d02d      	beq.n	8002dc0 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d64:	f7ff fa18 	bl	8002198 <HAL_GetTick>
 8002d68:	0002      	movs	r2, r0
 8002d6a:	69bb      	ldr	r3, [r7, #24]
 8002d6c:	1ad3      	subs	r3, r2, r3
 8002d6e:	683a      	ldr	r2, [r7, #0]
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d302      	bcc.n	8002d7a <I2C_WaitOnFlagUntilTimeout+0x42>
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d122      	bne.n	8002dc0 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	699b      	ldr	r3, [r3, #24]
 8002d80:	68ba      	ldr	r2, [r7, #8]
 8002d82:	4013      	ands	r3, r2
 8002d84:	68ba      	ldr	r2, [r7, #8]
 8002d86:	1ad3      	subs	r3, r2, r3
 8002d88:	425a      	negs	r2, r3
 8002d8a:	4153      	adcs	r3, r2
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	001a      	movs	r2, r3
 8002d90:	1dfb      	adds	r3, r7, #7
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d113      	bne.n	8002dc0 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d9c:	2220      	movs	r2, #32
 8002d9e:	431a      	orrs	r2, r3
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2241      	movs	r2, #65	@ 0x41
 8002da8:	2120      	movs	r1, #32
 8002daa:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2242      	movs	r2, #66	@ 0x42
 8002db0:	2100      	movs	r1, #0
 8002db2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2240      	movs	r2, #64	@ 0x40
 8002db8:	2100      	movs	r1, #0
 8002dba:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e00f      	b.n	8002de0 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	699b      	ldr	r3, [r3, #24]
 8002dc6:	68ba      	ldr	r2, [r7, #8]
 8002dc8:	4013      	ands	r3, r2
 8002dca:	68ba      	ldr	r2, [r7, #8]
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	425a      	negs	r2, r3
 8002dd0:	4153      	adcs	r3, r2
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	001a      	movs	r2, r3
 8002dd6:	1dfb      	adds	r3, r7, #7
 8002dd8:	781b      	ldrb	r3, [r3, #0]
 8002dda:	429a      	cmp	r2, r3
 8002ddc:	d0b5      	beq.n	8002d4a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002dde:	2300      	movs	r3, #0
}
 8002de0:	0018      	movs	r0, r3
 8002de2:	46bd      	mov	sp, r7
 8002de4:	b004      	add	sp, #16
 8002de6:	bd80      	pop	{r7, pc}

08002de8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b084      	sub	sp, #16
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	60f8      	str	r0, [r7, #12]
 8002df0:	60b9      	str	r1, [r7, #8]
 8002df2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002df4:	e032      	b.n	8002e5c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	68b9      	ldr	r1, [r7, #8]
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	0018      	movs	r0, r3
 8002dfe:	f000 f91b 	bl	8003038 <I2C_IsErrorOccurred>
 8002e02:	1e03      	subs	r3, r0, #0
 8002e04:	d001      	beq.n	8002e0a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e030      	b.n	8002e6c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	3301      	adds	r3, #1
 8002e0e:	d025      	beq.n	8002e5c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e10:	f7ff f9c2 	bl	8002198 <HAL_GetTick>
 8002e14:	0002      	movs	r2, r0
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	1ad3      	subs	r3, r2, r3
 8002e1a:	68ba      	ldr	r2, [r7, #8]
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d302      	bcc.n	8002e26 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d11a      	bne.n	8002e5c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	699b      	ldr	r3, [r3, #24]
 8002e2c:	2202      	movs	r2, #2
 8002e2e:	4013      	ands	r3, r2
 8002e30:	2b02      	cmp	r3, #2
 8002e32:	d013      	beq.n	8002e5c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e38:	2220      	movs	r2, #32
 8002e3a:	431a      	orrs	r2, r3
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	2241      	movs	r2, #65	@ 0x41
 8002e44:	2120      	movs	r1, #32
 8002e46:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2242      	movs	r2, #66	@ 0x42
 8002e4c:	2100      	movs	r1, #0
 8002e4e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2240      	movs	r2, #64	@ 0x40
 8002e54:	2100      	movs	r1, #0
 8002e56:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e007      	b.n	8002e6c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	699b      	ldr	r3, [r3, #24]
 8002e62:	2202      	movs	r2, #2
 8002e64:	4013      	ands	r3, r2
 8002e66:	2b02      	cmp	r3, #2
 8002e68:	d1c5      	bne.n	8002df6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002e6a:	2300      	movs	r3, #0
}
 8002e6c:	0018      	movs	r0, r3
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	b004      	add	sp, #16
 8002e72:	bd80      	pop	{r7, pc}

08002e74 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b084      	sub	sp, #16
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	60f8      	str	r0, [r7, #12]
 8002e7c:	60b9      	str	r1, [r7, #8]
 8002e7e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e80:	e02f      	b.n	8002ee2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e82:	687a      	ldr	r2, [r7, #4]
 8002e84:	68b9      	ldr	r1, [r7, #8]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	0018      	movs	r0, r3
 8002e8a:	f000 f8d5 	bl	8003038 <I2C_IsErrorOccurred>
 8002e8e:	1e03      	subs	r3, r0, #0
 8002e90:	d001      	beq.n	8002e96 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e02d      	b.n	8002ef2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e96:	f7ff f97f 	bl	8002198 <HAL_GetTick>
 8002e9a:	0002      	movs	r2, r0
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	68ba      	ldr	r2, [r7, #8]
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d302      	bcc.n	8002eac <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002ea6:	68bb      	ldr	r3, [r7, #8]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d11a      	bne.n	8002ee2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	699b      	ldr	r3, [r3, #24]
 8002eb2:	2220      	movs	r2, #32
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	2b20      	cmp	r3, #32
 8002eb8:	d013      	beq.n	8002ee2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ebe:	2220      	movs	r2, #32
 8002ec0:	431a      	orrs	r2, r3
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2241      	movs	r2, #65	@ 0x41
 8002eca:	2120      	movs	r1, #32
 8002ecc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2242      	movs	r2, #66	@ 0x42
 8002ed2:	2100      	movs	r1, #0
 8002ed4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2240      	movs	r2, #64	@ 0x40
 8002eda:	2100      	movs	r1, #0
 8002edc:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e007      	b.n	8002ef2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	699b      	ldr	r3, [r3, #24]
 8002ee8:	2220      	movs	r2, #32
 8002eea:	4013      	ands	r3, r2
 8002eec:	2b20      	cmp	r3, #32
 8002eee:	d1c8      	bne.n	8002e82 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002ef0:	2300      	movs	r3, #0
}
 8002ef2:	0018      	movs	r0, r3
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	b004      	add	sp, #16
 8002ef8:	bd80      	pop	{r7, pc}
	...

08002efc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b086      	sub	sp, #24
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	60f8      	str	r0, [r7, #12]
 8002f04:	60b9      	str	r1, [r7, #8]
 8002f06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f08:	2317      	movs	r3, #23
 8002f0a:	18fb      	adds	r3, r7, r3
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002f10:	e07b      	b.n	800300a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	68b9      	ldr	r1, [r7, #8]
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	0018      	movs	r0, r3
 8002f1a:	f000 f88d 	bl	8003038 <I2C_IsErrorOccurred>
 8002f1e:	1e03      	subs	r3, r0, #0
 8002f20:	d003      	beq.n	8002f2a <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 8002f22:	2317      	movs	r3, #23
 8002f24:	18fb      	adds	r3, r7, r3
 8002f26:	2201      	movs	r2, #1
 8002f28:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	699b      	ldr	r3, [r3, #24]
 8002f30:	2220      	movs	r2, #32
 8002f32:	4013      	ands	r3, r2
 8002f34:	2b20      	cmp	r3, #32
 8002f36:	d140      	bne.n	8002fba <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 8002f38:	2117      	movs	r1, #23
 8002f3a:	187b      	adds	r3, r7, r1
 8002f3c:	781b      	ldrb	r3, [r3, #0]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d13b      	bne.n	8002fba <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	699b      	ldr	r3, [r3, #24]
 8002f48:	2204      	movs	r2, #4
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	2b04      	cmp	r3, #4
 8002f4e:	d106      	bne.n	8002f5e <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d002      	beq.n	8002f5e <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8002f58:	187b      	adds	r3, r7, r1
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	699b      	ldr	r3, [r3, #24]
 8002f64:	2210      	movs	r2, #16
 8002f66:	4013      	ands	r3, r2
 8002f68:	2b10      	cmp	r3, #16
 8002f6a:	d123      	bne.n	8002fb4 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	2210      	movs	r2, #16
 8002f72:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2204      	movs	r2, #4
 8002f78:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	2220      	movs	r2, #32
 8002f80:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	685a      	ldr	r2, [r3, #4]
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4929      	ldr	r1, [pc, #164]	@ (8003034 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8002f8e:	400a      	ands	r2, r1
 8002f90:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2241      	movs	r2, #65	@ 0x41
 8002f96:	2120      	movs	r1, #32
 8002f98:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	2242      	movs	r2, #66	@ 0x42
 8002f9e:	2100      	movs	r1, #0
 8002fa0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2240      	movs	r2, #64	@ 0x40
 8002fa6:	2100      	movs	r1, #0
 8002fa8:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8002faa:	2317      	movs	r3, #23
 8002fac:	18fb      	adds	r3, r7, r3
 8002fae:	2201      	movs	r2, #1
 8002fb0:	701a      	strb	r2, [r3, #0]
 8002fb2:	e002      	b.n	8002fba <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8002fba:	f7ff f8ed 	bl	8002198 <HAL_GetTick>
 8002fbe:	0002      	movs	r2, r0
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	1ad3      	subs	r3, r2, r3
 8002fc4:	68ba      	ldr	r2, [r7, #8]
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	d302      	bcc.n	8002fd0 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d11c      	bne.n	800300a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8002fd0:	2017      	movs	r0, #23
 8002fd2:	183b      	adds	r3, r7, r0
 8002fd4:	781b      	ldrb	r3, [r3, #0]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d117      	bne.n	800300a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	699b      	ldr	r3, [r3, #24]
 8002fe0:	2204      	movs	r2, #4
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	2b04      	cmp	r3, #4
 8002fe6:	d010      	beq.n	800300a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fec:	2220      	movs	r2, #32
 8002fee:	431a      	orrs	r2, r3
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2241      	movs	r2, #65	@ 0x41
 8002ff8:	2120      	movs	r1, #32
 8002ffa:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	2240      	movs	r2, #64	@ 0x40
 8003000:	2100      	movs	r1, #0
 8003002:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8003004:	183b      	adds	r3, r7, r0
 8003006:	2201      	movs	r2, #1
 8003008:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	699b      	ldr	r3, [r3, #24]
 8003010:	2204      	movs	r2, #4
 8003012:	4013      	ands	r3, r2
 8003014:	2b04      	cmp	r3, #4
 8003016:	d005      	beq.n	8003024 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8003018:	2317      	movs	r3, #23
 800301a:	18fb      	adds	r3, r7, r3
 800301c:	781b      	ldrb	r3, [r3, #0]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d100      	bne.n	8003024 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8003022:	e776      	b.n	8002f12 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8003024:	2317      	movs	r3, #23
 8003026:	18fb      	adds	r3, r7, r3
 8003028:	781b      	ldrb	r3, [r3, #0]
}
 800302a:	0018      	movs	r0, r3
 800302c:	46bd      	mov	sp, r7
 800302e:	b006      	add	sp, #24
 8003030:	bd80      	pop	{r7, pc}
 8003032:	46c0      	nop			@ (mov r8, r8)
 8003034:	fe00e800 	.word	0xfe00e800

08003038 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b08a      	sub	sp, #40	@ 0x28
 800303c:	af00      	add	r7, sp, #0
 800303e:	60f8      	str	r0, [r7, #12]
 8003040:	60b9      	str	r1, [r7, #8]
 8003042:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003044:	2327      	movs	r3, #39	@ 0x27
 8003046:	18fb      	adds	r3, r7, r3
 8003048:	2200      	movs	r2, #0
 800304a:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	699b      	ldr	r3, [r3, #24]
 8003052:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003054:	2300      	movs	r3, #0
 8003056:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800305c:	69bb      	ldr	r3, [r7, #24]
 800305e:	2210      	movs	r2, #16
 8003060:	4013      	ands	r3, r2
 8003062:	d100      	bne.n	8003066 <I2C_IsErrorOccurred+0x2e>
 8003064:	e079      	b.n	800315a <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	2210      	movs	r2, #16
 800306c:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800306e:	e057      	b.n	8003120 <I2C_IsErrorOccurred+0xe8>
 8003070:	2227      	movs	r2, #39	@ 0x27
 8003072:	18bb      	adds	r3, r7, r2
 8003074:	18ba      	adds	r2, r7, r2
 8003076:	7812      	ldrb	r2, [r2, #0]
 8003078:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	3301      	adds	r3, #1
 800307e:	d04f      	beq.n	8003120 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003080:	f7ff f88a 	bl	8002198 <HAL_GetTick>
 8003084:	0002      	movs	r2, r0
 8003086:	69fb      	ldr	r3, [r7, #28]
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	68ba      	ldr	r2, [r7, #8]
 800308c:	429a      	cmp	r2, r3
 800308e:	d302      	bcc.n	8003096 <I2C_IsErrorOccurred+0x5e>
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d144      	bne.n	8003120 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	685a      	ldr	r2, [r3, #4]
 800309c:	2380      	movs	r3, #128	@ 0x80
 800309e:	01db      	lsls	r3, r3, #7
 80030a0:	4013      	ands	r3, r2
 80030a2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80030a4:	2013      	movs	r0, #19
 80030a6:	183b      	adds	r3, r7, r0
 80030a8:	68fa      	ldr	r2, [r7, #12]
 80030aa:	2142      	movs	r1, #66	@ 0x42
 80030ac:	5c52      	ldrb	r2, [r2, r1]
 80030ae:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	699a      	ldr	r2, [r3, #24]
 80030b6:	2380      	movs	r3, #128	@ 0x80
 80030b8:	021b      	lsls	r3, r3, #8
 80030ba:	401a      	ands	r2, r3
 80030bc:	2380      	movs	r3, #128	@ 0x80
 80030be:	021b      	lsls	r3, r3, #8
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d126      	bne.n	8003112 <I2C_IsErrorOccurred+0xda>
 80030c4:	697a      	ldr	r2, [r7, #20]
 80030c6:	2380      	movs	r3, #128	@ 0x80
 80030c8:	01db      	lsls	r3, r3, #7
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d021      	beq.n	8003112 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80030ce:	183b      	adds	r3, r7, r0
 80030d0:	781b      	ldrb	r3, [r3, #0]
 80030d2:	2b20      	cmp	r3, #32
 80030d4:	d01d      	beq.n	8003112 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	685a      	ldr	r2, [r3, #4]
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	2180      	movs	r1, #128	@ 0x80
 80030e2:	01c9      	lsls	r1, r1, #7
 80030e4:	430a      	orrs	r2, r1
 80030e6:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80030e8:	f7ff f856 	bl	8002198 <HAL_GetTick>
 80030ec:	0003      	movs	r3, r0
 80030ee:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030f0:	e00f      	b.n	8003112 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80030f2:	f7ff f851 	bl	8002198 <HAL_GetTick>
 80030f6:	0002      	movs	r2, r0
 80030f8:	69fb      	ldr	r3, [r7, #28]
 80030fa:	1ad3      	subs	r3, r2, r3
 80030fc:	2b19      	cmp	r3, #25
 80030fe:	d908      	bls.n	8003112 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003100:	6a3b      	ldr	r3, [r7, #32]
 8003102:	2220      	movs	r2, #32
 8003104:	4313      	orrs	r3, r2
 8003106:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003108:	2327      	movs	r3, #39	@ 0x27
 800310a:	18fb      	adds	r3, r7, r3
 800310c:	2201      	movs	r2, #1
 800310e:	701a      	strb	r2, [r3, #0]

              break;
 8003110:	e006      	b.n	8003120 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	699b      	ldr	r3, [r3, #24]
 8003118:	2220      	movs	r2, #32
 800311a:	4013      	ands	r3, r2
 800311c:	2b20      	cmp	r3, #32
 800311e:	d1e8      	bne.n	80030f2 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	699b      	ldr	r3, [r3, #24]
 8003126:	2220      	movs	r2, #32
 8003128:	4013      	ands	r3, r2
 800312a:	2b20      	cmp	r3, #32
 800312c:	d004      	beq.n	8003138 <I2C_IsErrorOccurred+0x100>
 800312e:	2327      	movs	r3, #39	@ 0x27
 8003130:	18fb      	adds	r3, r7, r3
 8003132:	781b      	ldrb	r3, [r3, #0]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d09b      	beq.n	8003070 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003138:	2327      	movs	r3, #39	@ 0x27
 800313a:	18fb      	adds	r3, r7, r3
 800313c:	781b      	ldrb	r3, [r3, #0]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d103      	bne.n	800314a <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	2220      	movs	r2, #32
 8003148:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800314a:	6a3b      	ldr	r3, [r7, #32]
 800314c:	2204      	movs	r2, #4
 800314e:	4313      	orrs	r3, r2
 8003150:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003152:	2327      	movs	r3, #39	@ 0x27
 8003154:	18fb      	adds	r3, r7, r3
 8003156:	2201      	movs	r2, #1
 8003158:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	699b      	ldr	r3, [r3, #24]
 8003160:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003162:	69ba      	ldr	r2, [r7, #24]
 8003164:	2380      	movs	r3, #128	@ 0x80
 8003166:	005b      	lsls	r3, r3, #1
 8003168:	4013      	ands	r3, r2
 800316a:	d00c      	beq.n	8003186 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800316c:	6a3b      	ldr	r3, [r7, #32]
 800316e:	2201      	movs	r2, #1
 8003170:	4313      	orrs	r3, r2
 8003172:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	2280      	movs	r2, #128	@ 0x80
 800317a:	0052      	lsls	r2, r2, #1
 800317c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800317e:	2327      	movs	r3, #39	@ 0x27
 8003180:	18fb      	adds	r3, r7, r3
 8003182:	2201      	movs	r2, #1
 8003184:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003186:	69ba      	ldr	r2, [r7, #24]
 8003188:	2380      	movs	r3, #128	@ 0x80
 800318a:	00db      	lsls	r3, r3, #3
 800318c:	4013      	ands	r3, r2
 800318e:	d00c      	beq.n	80031aa <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003190:	6a3b      	ldr	r3, [r7, #32]
 8003192:	2208      	movs	r2, #8
 8003194:	4313      	orrs	r3, r2
 8003196:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2280      	movs	r2, #128	@ 0x80
 800319e:	00d2      	lsls	r2, r2, #3
 80031a0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80031a2:	2327      	movs	r3, #39	@ 0x27
 80031a4:	18fb      	adds	r3, r7, r3
 80031a6:	2201      	movs	r2, #1
 80031a8:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80031aa:	69ba      	ldr	r2, [r7, #24]
 80031ac:	2380      	movs	r3, #128	@ 0x80
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	4013      	ands	r3, r2
 80031b2:	d00c      	beq.n	80031ce <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80031b4:	6a3b      	ldr	r3, [r7, #32]
 80031b6:	2202      	movs	r2, #2
 80031b8:	4313      	orrs	r3, r2
 80031ba:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2280      	movs	r2, #128	@ 0x80
 80031c2:	0092      	lsls	r2, r2, #2
 80031c4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80031c6:	2327      	movs	r3, #39	@ 0x27
 80031c8:	18fb      	adds	r3, r7, r3
 80031ca:	2201      	movs	r2, #1
 80031cc:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80031ce:	2327      	movs	r3, #39	@ 0x27
 80031d0:	18fb      	adds	r3, r7, r3
 80031d2:	781b      	ldrb	r3, [r3, #0]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d01d      	beq.n	8003214 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	0018      	movs	r0, r3
 80031dc:	f7ff fd8a 	bl	8002cf4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	685a      	ldr	r2, [r3, #4]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	490e      	ldr	r1, [pc, #56]	@ (8003224 <I2C_IsErrorOccurred+0x1ec>)
 80031ec:	400a      	ands	r2, r1
 80031ee:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80031f4:	6a3b      	ldr	r3, [r7, #32]
 80031f6:	431a      	orrs	r2, r3
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2241      	movs	r2, #65	@ 0x41
 8003200:	2120      	movs	r1, #32
 8003202:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2242      	movs	r2, #66	@ 0x42
 8003208:	2100      	movs	r1, #0
 800320a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2240      	movs	r2, #64	@ 0x40
 8003210:	2100      	movs	r1, #0
 8003212:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8003214:	2327      	movs	r3, #39	@ 0x27
 8003216:	18fb      	adds	r3, r7, r3
 8003218:	781b      	ldrb	r3, [r3, #0]
}
 800321a:	0018      	movs	r0, r3
 800321c:	46bd      	mov	sp, r7
 800321e:	b00a      	add	sp, #40	@ 0x28
 8003220:	bd80      	pop	{r7, pc}
 8003222:	46c0      	nop			@ (mov r8, r8)
 8003224:	fe00e800 	.word	0xfe00e800

08003228 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003228:	b590      	push	{r4, r7, lr}
 800322a:	b087      	sub	sp, #28
 800322c:	af00      	add	r7, sp, #0
 800322e:	60f8      	str	r0, [r7, #12]
 8003230:	0008      	movs	r0, r1
 8003232:	0011      	movs	r1, r2
 8003234:	607b      	str	r3, [r7, #4]
 8003236:	240a      	movs	r4, #10
 8003238:	193b      	adds	r3, r7, r4
 800323a:	1c02      	adds	r2, r0, #0
 800323c:	801a      	strh	r2, [r3, #0]
 800323e:	2009      	movs	r0, #9
 8003240:	183b      	adds	r3, r7, r0
 8003242:	1c0a      	adds	r2, r1, #0
 8003244:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003246:	193b      	adds	r3, r7, r4
 8003248:	881b      	ldrh	r3, [r3, #0]
 800324a:	059b      	lsls	r3, r3, #22
 800324c:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800324e:	183b      	adds	r3, r7, r0
 8003250:	781b      	ldrb	r3, [r3, #0]
 8003252:	0419      	lsls	r1, r3, #16
 8003254:	23ff      	movs	r3, #255	@ 0xff
 8003256:	041b      	lsls	r3, r3, #16
 8003258:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800325a:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003262:	4313      	orrs	r3, r2
 8003264:	005b      	lsls	r3, r3, #1
 8003266:	085b      	lsrs	r3, r3, #1
 8003268:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003272:	0d51      	lsrs	r1, r2, #21
 8003274:	2280      	movs	r2, #128	@ 0x80
 8003276:	00d2      	lsls	r2, r2, #3
 8003278:	400a      	ands	r2, r1
 800327a:	4907      	ldr	r1, [pc, #28]	@ (8003298 <I2C_TransferConfig+0x70>)
 800327c:	430a      	orrs	r2, r1
 800327e:	43d2      	mvns	r2, r2
 8003280:	401a      	ands	r2, r3
 8003282:	0011      	movs	r1, r2
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	697a      	ldr	r2, [r7, #20]
 800328a:	430a      	orrs	r2, r1
 800328c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800328e:	46c0      	nop			@ (mov r8, r8)
 8003290:	46bd      	mov	sp, r7
 8003292:	b007      	add	sp, #28
 8003294:	bd90      	pop	{r4, r7, pc}
 8003296:	46c0      	nop			@ (mov r8, r8)
 8003298:	03ff63ff 	.word	0x03ff63ff

0800329c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b082      	sub	sp, #8
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
 80032a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2241      	movs	r2, #65	@ 0x41
 80032aa:	5c9b      	ldrb	r3, [r3, r2]
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	2b20      	cmp	r3, #32
 80032b0:	d138      	bne.n	8003324 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2240      	movs	r2, #64	@ 0x40
 80032b6:	5c9b      	ldrb	r3, [r3, r2]
 80032b8:	2b01      	cmp	r3, #1
 80032ba:	d101      	bne.n	80032c0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80032bc:	2302      	movs	r3, #2
 80032be:	e032      	b.n	8003326 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2240      	movs	r2, #64	@ 0x40
 80032c4:	2101      	movs	r1, #1
 80032c6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2241      	movs	r2, #65	@ 0x41
 80032cc:	2124      	movs	r1, #36	@ 0x24
 80032ce:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	2101      	movs	r1, #1
 80032dc:	438a      	bics	r2, r1
 80032de:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4911      	ldr	r1, [pc, #68]	@ (8003330 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80032ec:	400a      	ands	r2, r1
 80032ee:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	6819      	ldr	r1, [r3, #0]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	683a      	ldr	r2, [r7, #0]
 80032fc:	430a      	orrs	r2, r1
 80032fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	2101      	movs	r1, #1
 800330c:	430a      	orrs	r2, r1
 800330e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2241      	movs	r2, #65	@ 0x41
 8003314:	2120      	movs	r1, #32
 8003316:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2240      	movs	r2, #64	@ 0x40
 800331c:	2100      	movs	r1, #0
 800331e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003320:	2300      	movs	r3, #0
 8003322:	e000      	b.n	8003326 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003324:	2302      	movs	r3, #2
  }
}
 8003326:	0018      	movs	r0, r3
 8003328:	46bd      	mov	sp, r7
 800332a:	b002      	add	sp, #8
 800332c:	bd80      	pop	{r7, pc}
 800332e:	46c0      	nop			@ (mov r8, r8)
 8003330:	ffffefff 	.word	0xffffefff

08003334 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b084      	sub	sp, #16
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
 800333c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2241      	movs	r2, #65	@ 0x41
 8003342:	5c9b      	ldrb	r3, [r3, r2]
 8003344:	b2db      	uxtb	r3, r3
 8003346:	2b20      	cmp	r3, #32
 8003348:	d139      	bne.n	80033be <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2240      	movs	r2, #64	@ 0x40
 800334e:	5c9b      	ldrb	r3, [r3, r2]
 8003350:	2b01      	cmp	r3, #1
 8003352:	d101      	bne.n	8003358 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003354:	2302      	movs	r3, #2
 8003356:	e033      	b.n	80033c0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2240      	movs	r2, #64	@ 0x40
 800335c:	2101      	movs	r1, #1
 800335e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2241      	movs	r2, #65	@ 0x41
 8003364:	2124      	movs	r1, #36	@ 0x24
 8003366:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681a      	ldr	r2, [r3, #0]
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	2101      	movs	r1, #1
 8003374:	438a      	bics	r2, r1
 8003376:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	4a11      	ldr	r2, [pc, #68]	@ (80033c8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8003384:	4013      	ands	r3, r2
 8003386:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	021b      	lsls	r3, r3, #8
 800338c:	68fa      	ldr	r2, [r7, #12]
 800338e:	4313      	orrs	r3, r2
 8003390:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	68fa      	ldr	r2, [r7, #12]
 8003398:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	2101      	movs	r1, #1
 80033a6:	430a      	orrs	r2, r1
 80033a8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2241      	movs	r2, #65	@ 0x41
 80033ae:	2120      	movs	r1, #32
 80033b0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2240      	movs	r2, #64	@ 0x40
 80033b6:	2100      	movs	r1, #0
 80033b8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80033ba:	2300      	movs	r3, #0
 80033bc:	e000      	b.n	80033c0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80033be:	2302      	movs	r3, #2
  }
}
 80033c0:	0018      	movs	r0, r3
 80033c2:	46bd      	mov	sp, r7
 80033c4:	b004      	add	sp, #16
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	fffff0ff 	.word	0xfffff0ff

080033cc <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033d0:	4b04      	ldr	r3, [pc, #16]	@ (80033e4 <HAL_PWR_EnableBkUpAccess+0x18>)
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	4b03      	ldr	r3, [pc, #12]	@ (80033e4 <HAL_PWR_EnableBkUpAccess+0x18>)
 80033d6:	2180      	movs	r1, #128	@ 0x80
 80033d8:	0049      	lsls	r1, r1, #1
 80033da:	430a      	orrs	r2, r1
 80033dc:	601a      	str	r2, [r3, #0]
}
 80033de:	46c0      	nop			@ (mov r8, r8)
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	40007000 	.word	0x40007000

080033e8 <HAL_PWR_DisableBkUpAccess>:
/**
  * @brief  Disable access to the backup domain
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
 80033ec:	4b04      	ldr	r3, [pc, #16]	@ (8003400 <HAL_PWR_DisableBkUpAccess+0x18>)
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	4b03      	ldr	r3, [pc, #12]	@ (8003400 <HAL_PWR_DisableBkUpAccess+0x18>)
 80033f2:	4904      	ldr	r1, [pc, #16]	@ (8003404 <HAL_PWR_DisableBkUpAccess+0x1c>)
 80033f4:	400a      	ands	r2, r1
 80033f6:	601a      	str	r2, [r3, #0]
}
 80033f8:	46c0      	nop			@ (mov r8, r8)
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}
 80033fe:	46c0      	nop			@ (mov r8, r8)
 8003400:	40007000 	.word	0x40007000
 8003404:	fffffeff 	.word	0xfffffeff

08003408 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b084      	sub	sp, #16
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003410:	4b19      	ldr	r3, [pc, #100]	@ (8003478 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a19      	ldr	r2, [pc, #100]	@ (800347c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003416:	4013      	ands	r3, r2
 8003418:	0019      	movs	r1, r3
 800341a:	4b17      	ldr	r3, [pc, #92]	@ (8003478 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800341c:	687a      	ldr	r2, [r7, #4]
 800341e:	430a      	orrs	r2, r1
 8003420:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	2380      	movs	r3, #128	@ 0x80
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	429a      	cmp	r2, r3
 800342a:	d11f      	bne.n	800346c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800342c:	4b14      	ldr	r3, [pc, #80]	@ (8003480 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	0013      	movs	r3, r2
 8003432:	005b      	lsls	r3, r3, #1
 8003434:	189b      	adds	r3, r3, r2
 8003436:	005b      	lsls	r3, r3, #1
 8003438:	4912      	ldr	r1, [pc, #72]	@ (8003484 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800343a:	0018      	movs	r0, r3
 800343c:	f7fc fe62 	bl	8000104 <__udivsi3>
 8003440:	0003      	movs	r3, r0
 8003442:	3301      	adds	r3, #1
 8003444:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003446:	e008      	b.n	800345a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d003      	beq.n	8003456 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	3b01      	subs	r3, #1
 8003452:	60fb      	str	r3, [r7, #12]
 8003454:	e001      	b.n	800345a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8003456:	2303      	movs	r3, #3
 8003458:	e009      	b.n	800346e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800345a:	4b07      	ldr	r3, [pc, #28]	@ (8003478 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800345c:	695a      	ldr	r2, [r3, #20]
 800345e:	2380      	movs	r3, #128	@ 0x80
 8003460:	00db      	lsls	r3, r3, #3
 8003462:	401a      	ands	r2, r3
 8003464:	2380      	movs	r3, #128	@ 0x80
 8003466:	00db      	lsls	r3, r3, #3
 8003468:	429a      	cmp	r2, r3
 800346a:	d0ed      	beq.n	8003448 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800346c:	2300      	movs	r3, #0
}
 800346e:	0018      	movs	r0, r3
 8003470:	46bd      	mov	sp, r7
 8003472:	b004      	add	sp, #16
 8003474:	bd80      	pop	{r7, pc}
 8003476:	46c0      	nop			@ (mov r8, r8)
 8003478:	40007000 	.word	0x40007000
 800347c:	fffff9ff 	.word	0xfffff9ff
 8003480:	20000054 	.word	0x20000054
 8003484:	000f4240 	.word	0x000f4240

08003488 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b088      	sub	sp, #32
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d101      	bne.n	800349a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e2fe      	b.n	8003a98 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	2201      	movs	r2, #1
 80034a0:	4013      	ands	r3, r2
 80034a2:	d100      	bne.n	80034a6 <HAL_RCC_OscConfig+0x1e>
 80034a4:	e07c      	b.n	80035a0 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034a6:	4bc3      	ldr	r3, [pc, #780]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	2238      	movs	r2, #56	@ 0x38
 80034ac:	4013      	ands	r3, r2
 80034ae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034b0:	4bc0      	ldr	r3, [pc, #768]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	2203      	movs	r2, #3
 80034b6:	4013      	ands	r3, r2
 80034b8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80034ba:	69bb      	ldr	r3, [r7, #24]
 80034bc:	2b10      	cmp	r3, #16
 80034be:	d102      	bne.n	80034c6 <HAL_RCC_OscConfig+0x3e>
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	2b03      	cmp	r3, #3
 80034c4:	d002      	beq.n	80034cc <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80034c6:	69bb      	ldr	r3, [r7, #24]
 80034c8:	2b08      	cmp	r3, #8
 80034ca:	d10b      	bne.n	80034e4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034cc:	4bb9      	ldr	r3, [pc, #740]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	2380      	movs	r3, #128	@ 0x80
 80034d2:	029b      	lsls	r3, r3, #10
 80034d4:	4013      	ands	r3, r2
 80034d6:	d062      	beq.n	800359e <HAL_RCC_OscConfig+0x116>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d15e      	bne.n	800359e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e2d9      	b.n	8003a98 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	685a      	ldr	r2, [r3, #4]
 80034e8:	2380      	movs	r3, #128	@ 0x80
 80034ea:	025b      	lsls	r3, r3, #9
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d107      	bne.n	8003500 <HAL_RCC_OscConfig+0x78>
 80034f0:	4bb0      	ldr	r3, [pc, #704]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	4baf      	ldr	r3, [pc, #700]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 80034f6:	2180      	movs	r1, #128	@ 0x80
 80034f8:	0249      	lsls	r1, r1, #9
 80034fa:	430a      	orrs	r2, r1
 80034fc:	601a      	str	r2, [r3, #0]
 80034fe:	e020      	b.n	8003542 <HAL_RCC_OscConfig+0xba>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	685a      	ldr	r2, [r3, #4]
 8003504:	23a0      	movs	r3, #160	@ 0xa0
 8003506:	02db      	lsls	r3, r3, #11
 8003508:	429a      	cmp	r2, r3
 800350a:	d10e      	bne.n	800352a <HAL_RCC_OscConfig+0xa2>
 800350c:	4ba9      	ldr	r3, [pc, #676]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	4ba8      	ldr	r3, [pc, #672]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 8003512:	2180      	movs	r1, #128	@ 0x80
 8003514:	02c9      	lsls	r1, r1, #11
 8003516:	430a      	orrs	r2, r1
 8003518:	601a      	str	r2, [r3, #0]
 800351a:	4ba6      	ldr	r3, [pc, #664]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	4ba5      	ldr	r3, [pc, #660]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 8003520:	2180      	movs	r1, #128	@ 0x80
 8003522:	0249      	lsls	r1, r1, #9
 8003524:	430a      	orrs	r2, r1
 8003526:	601a      	str	r2, [r3, #0]
 8003528:	e00b      	b.n	8003542 <HAL_RCC_OscConfig+0xba>
 800352a:	4ba2      	ldr	r3, [pc, #648]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	4ba1      	ldr	r3, [pc, #644]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 8003530:	49a1      	ldr	r1, [pc, #644]	@ (80037b8 <HAL_RCC_OscConfig+0x330>)
 8003532:	400a      	ands	r2, r1
 8003534:	601a      	str	r2, [r3, #0]
 8003536:	4b9f      	ldr	r3, [pc, #636]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	4b9e      	ldr	r3, [pc, #632]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 800353c:	499f      	ldr	r1, [pc, #636]	@ (80037bc <HAL_RCC_OscConfig+0x334>)
 800353e:	400a      	ands	r2, r1
 8003540:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d014      	beq.n	8003574 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800354a:	f7fe fe25 	bl	8002198 <HAL_GetTick>
 800354e:	0003      	movs	r3, r0
 8003550:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003552:	e008      	b.n	8003566 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003554:	f7fe fe20 	bl	8002198 <HAL_GetTick>
 8003558:	0002      	movs	r2, r0
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	2b64      	cmp	r3, #100	@ 0x64
 8003560:	d901      	bls.n	8003566 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8003562:	2303      	movs	r3, #3
 8003564:	e298      	b.n	8003a98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003566:	4b93      	ldr	r3, [pc, #588]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	2380      	movs	r3, #128	@ 0x80
 800356c:	029b      	lsls	r3, r3, #10
 800356e:	4013      	ands	r3, r2
 8003570:	d0f0      	beq.n	8003554 <HAL_RCC_OscConfig+0xcc>
 8003572:	e015      	b.n	80035a0 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003574:	f7fe fe10 	bl	8002198 <HAL_GetTick>
 8003578:	0003      	movs	r3, r0
 800357a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800357c:	e008      	b.n	8003590 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800357e:	f7fe fe0b 	bl	8002198 <HAL_GetTick>
 8003582:	0002      	movs	r2, r0
 8003584:	693b      	ldr	r3, [r7, #16]
 8003586:	1ad3      	subs	r3, r2, r3
 8003588:	2b64      	cmp	r3, #100	@ 0x64
 800358a:	d901      	bls.n	8003590 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800358c:	2303      	movs	r3, #3
 800358e:	e283      	b.n	8003a98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003590:	4b88      	ldr	r3, [pc, #544]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	2380      	movs	r3, #128	@ 0x80
 8003596:	029b      	lsls	r3, r3, #10
 8003598:	4013      	ands	r3, r2
 800359a:	d1f0      	bne.n	800357e <HAL_RCC_OscConfig+0xf6>
 800359c:	e000      	b.n	80035a0 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800359e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	2202      	movs	r2, #2
 80035a6:	4013      	ands	r3, r2
 80035a8:	d100      	bne.n	80035ac <HAL_RCC_OscConfig+0x124>
 80035aa:	e099      	b.n	80036e0 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035ac:	4b81      	ldr	r3, [pc, #516]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	2238      	movs	r2, #56	@ 0x38
 80035b2:	4013      	ands	r3, r2
 80035b4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80035b6:	4b7f      	ldr	r3, [pc, #508]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 80035b8:	68db      	ldr	r3, [r3, #12]
 80035ba:	2203      	movs	r2, #3
 80035bc:	4013      	ands	r3, r2
 80035be:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80035c0:	69bb      	ldr	r3, [r7, #24]
 80035c2:	2b10      	cmp	r3, #16
 80035c4:	d102      	bne.n	80035cc <HAL_RCC_OscConfig+0x144>
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	2b02      	cmp	r3, #2
 80035ca:	d002      	beq.n	80035d2 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80035cc:	69bb      	ldr	r3, [r7, #24]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d135      	bne.n	800363e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035d2:	4b78      	ldr	r3, [pc, #480]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	2380      	movs	r3, #128	@ 0x80
 80035d8:	00db      	lsls	r3, r3, #3
 80035da:	4013      	ands	r3, r2
 80035dc:	d005      	beq.n	80035ea <HAL_RCC_OscConfig+0x162>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	68db      	ldr	r3, [r3, #12]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d101      	bne.n	80035ea <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80035e6:	2301      	movs	r3, #1
 80035e8:	e256      	b.n	8003a98 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035ea:	4b72      	ldr	r3, [pc, #456]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	4a74      	ldr	r2, [pc, #464]	@ (80037c0 <HAL_RCC_OscConfig+0x338>)
 80035f0:	4013      	ands	r3, r2
 80035f2:	0019      	movs	r1, r3
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	695b      	ldr	r3, [r3, #20]
 80035f8:	021a      	lsls	r2, r3, #8
 80035fa:	4b6e      	ldr	r3, [pc, #440]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 80035fc:	430a      	orrs	r2, r1
 80035fe:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003600:	69bb      	ldr	r3, [r7, #24]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d112      	bne.n	800362c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003606:	4b6b      	ldr	r3, [pc, #428]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a6e      	ldr	r2, [pc, #440]	@ (80037c4 <HAL_RCC_OscConfig+0x33c>)
 800360c:	4013      	ands	r3, r2
 800360e:	0019      	movs	r1, r3
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	691a      	ldr	r2, [r3, #16]
 8003614:	4b67      	ldr	r3, [pc, #412]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 8003616:	430a      	orrs	r2, r1
 8003618:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800361a:	4b66      	ldr	r3, [pc, #408]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	0adb      	lsrs	r3, r3, #11
 8003620:	2207      	movs	r2, #7
 8003622:	4013      	ands	r3, r2
 8003624:	4a68      	ldr	r2, [pc, #416]	@ (80037c8 <HAL_RCC_OscConfig+0x340>)
 8003626:	40da      	lsrs	r2, r3
 8003628:	4b68      	ldr	r3, [pc, #416]	@ (80037cc <HAL_RCC_OscConfig+0x344>)
 800362a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800362c:	4b68      	ldr	r3, [pc, #416]	@ (80037d0 <HAL_RCC_OscConfig+0x348>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	0018      	movs	r0, r3
 8003632:	f7fe fd55 	bl	80020e0 <HAL_InitTick>
 8003636:	1e03      	subs	r3, r0, #0
 8003638:	d051      	beq.n	80036de <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e22c      	b.n	8003a98 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	68db      	ldr	r3, [r3, #12]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d030      	beq.n	80036a8 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003646:	4b5b      	ldr	r3, [pc, #364]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a5e      	ldr	r2, [pc, #376]	@ (80037c4 <HAL_RCC_OscConfig+0x33c>)
 800364c:	4013      	ands	r3, r2
 800364e:	0019      	movs	r1, r3
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	691a      	ldr	r2, [r3, #16]
 8003654:	4b57      	ldr	r3, [pc, #348]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 8003656:	430a      	orrs	r2, r1
 8003658:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800365a:	4b56      	ldr	r3, [pc, #344]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 800365c:	681a      	ldr	r2, [r3, #0]
 800365e:	4b55      	ldr	r3, [pc, #340]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 8003660:	2180      	movs	r1, #128	@ 0x80
 8003662:	0049      	lsls	r1, r1, #1
 8003664:	430a      	orrs	r2, r1
 8003666:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003668:	f7fe fd96 	bl	8002198 <HAL_GetTick>
 800366c:	0003      	movs	r3, r0
 800366e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003670:	e008      	b.n	8003684 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003672:	f7fe fd91 	bl	8002198 <HAL_GetTick>
 8003676:	0002      	movs	r2, r0
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	1ad3      	subs	r3, r2, r3
 800367c:	2b02      	cmp	r3, #2
 800367e:	d901      	bls.n	8003684 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003680:	2303      	movs	r3, #3
 8003682:	e209      	b.n	8003a98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003684:	4b4b      	ldr	r3, [pc, #300]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	2380      	movs	r3, #128	@ 0x80
 800368a:	00db      	lsls	r3, r3, #3
 800368c:	4013      	ands	r3, r2
 800368e:	d0f0      	beq.n	8003672 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003690:	4b48      	ldr	r3, [pc, #288]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	4a4a      	ldr	r2, [pc, #296]	@ (80037c0 <HAL_RCC_OscConfig+0x338>)
 8003696:	4013      	ands	r3, r2
 8003698:	0019      	movs	r1, r3
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	695b      	ldr	r3, [r3, #20]
 800369e:	021a      	lsls	r2, r3, #8
 80036a0:	4b44      	ldr	r3, [pc, #272]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 80036a2:	430a      	orrs	r2, r1
 80036a4:	605a      	str	r2, [r3, #4]
 80036a6:	e01b      	b.n	80036e0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80036a8:	4b42      	ldr	r3, [pc, #264]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	4b41      	ldr	r3, [pc, #260]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 80036ae:	4949      	ldr	r1, [pc, #292]	@ (80037d4 <HAL_RCC_OscConfig+0x34c>)
 80036b0:	400a      	ands	r2, r1
 80036b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036b4:	f7fe fd70 	bl	8002198 <HAL_GetTick>
 80036b8:	0003      	movs	r3, r0
 80036ba:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80036bc:	e008      	b.n	80036d0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036be:	f7fe fd6b 	bl	8002198 <HAL_GetTick>
 80036c2:	0002      	movs	r2, r0
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	1ad3      	subs	r3, r2, r3
 80036c8:	2b02      	cmp	r3, #2
 80036ca:	d901      	bls.n	80036d0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80036cc:	2303      	movs	r3, #3
 80036ce:	e1e3      	b.n	8003a98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80036d0:	4b38      	ldr	r3, [pc, #224]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	2380      	movs	r3, #128	@ 0x80
 80036d6:	00db      	lsls	r3, r3, #3
 80036d8:	4013      	ands	r3, r2
 80036da:	d1f0      	bne.n	80036be <HAL_RCC_OscConfig+0x236>
 80036dc:	e000      	b.n	80036e0 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80036de:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	2208      	movs	r2, #8
 80036e6:	4013      	ands	r3, r2
 80036e8:	d047      	beq.n	800377a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80036ea:	4b32      	ldr	r3, [pc, #200]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	2238      	movs	r2, #56	@ 0x38
 80036f0:	4013      	ands	r3, r2
 80036f2:	2b18      	cmp	r3, #24
 80036f4:	d10a      	bne.n	800370c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80036f6:	4b2f      	ldr	r3, [pc, #188]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 80036f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036fa:	2202      	movs	r2, #2
 80036fc:	4013      	ands	r3, r2
 80036fe:	d03c      	beq.n	800377a <HAL_RCC_OscConfig+0x2f2>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	699b      	ldr	r3, [r3, #24]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d138      	bne.n	800377a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e1c5      	b.n	8003a98 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	699b      	ldr	r3, [r3, #24]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d019      	beq.n	8003748 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003714:	4b27      	ldr	r3, [pc, #156]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 8003716:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003718:	4b26      	ldr	r3, [pc, #152]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 800371a:	2101      	movs	r1, #1
 800371c:	430a      	orrs	r2, r1
 800371e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003720:	f7fe fd3a 	bl	8002198 <HAL_GetTick>
 8003724:	0003      	movs	r3, r0
 8003726:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003728:	e008      	b.n	800373c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800372a:	f7fe fd35 	bl	8002198 <HAL_GetTick>
 800372e:	0002      	movs	r2, r0
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	1ad3      	subs	r3, r2, r3
 8003734:	2b02      	cmp	r3, #2
 8003736:	d901      	bls.n	800373c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003738:	2303      	movs	r3, #3
 800373a:	e1ad      	b.n	8003a98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800373c:	4b1d      	ldr	r3, [pc, #116]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 800373e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003740:	2202      	movs	r2, #2
 8003742:	4013      	ands	r3, r2
 8003744:	d0f1      	beq.n	800372a <HAL_RCC_OscConfig+0x2a2>
 8003746:	e018      	b.n	800377a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003748:	4b1a      	ldr	r3, [pc, #104]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 800374a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800374c:	4b19      	ldr	r3, [pc, #100]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 800374e:	2101      	movs	r1, #1
 8003750:	438a      	bics	r2, r1
 8003752:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003754:	f7fe fd20 	bl	8002198 <HAL_GetTick>
 8003758:	0003      	movs	r3, r0
 800375a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800375c:	e008      	b.n	8003770 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800375e:	f7fe fd1b 	bl	8002198 <HAL_GetTick>
 8003762:	0002      	movs	r2, r0
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	1ad3      	subs	r3, r2, r3
 8003768:	2b02      	cmp	r3, #2
 800376a:	d901      	bls.n	8003770 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 800376c:	2303      	movs	r3, #3
 800376e:	e193      	b.n	8003a98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003770:	4b10      	ldr	r3, [pc, #64]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 8003772:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003774:	2202      	movs	r2, #2
 8003776:	4013      	ands	r3, r2
 8003778:	d1f1      	bne.n	800375e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	2204      	movs	r2, #4
 8003780:	4013      	ands	r3, r2
 8003782:	d100      	bne.n	8003786 <HAL_RCC_OscConfig+0x2fe>
 8003784:	e0c6      	b.n	8003914 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003786:	231f      	movs	r3, #31
 8003788:	18fb      	adds	r3, r7, r3
 800378a:	2200      	movs	r2, #0
 800378c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800378e:	4b09      	ldr	r3, [pc, #36]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	2238      	movs	r2, #56	@ 0x38
 8003794:	4013      	ands	r3, r2
 8003796:	2b20      	cmp	r3, #32
 8003798:	d11e      	bne.n	80037d8 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800379a:	4b06      	ldr	r3, [pc, #24]	@ (80037b4 <HAL_RCC_OscConfig+0x32c>)
 800379c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800379e:	2202      	movs	r2, #2
 80037a0:	4013      	ands	r3, r2
 80037a2:	d100      	bne.n	80037a6 <HAL_RCC_OscConfig+0x31e>
 80037a4:	e0b6      	b.n	8003914 <HAL_RCC_OscConfig+0x48c>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d000      	beq.n	80037b0 <HAL_RCC_OscConfig+0x328>
 80037ae:	e0b1      	b.n	8003914 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	e171      	b.n	8003a98 <HAL_RCC_OscConfig+0x610>
 80037b4:	40021000 	.word	0x40021000
 80037b8:	fffeffff 	.word	0xfffeffff
 80037bc:	fffbffff 	.word	0xfffbffff
 80037c0:	ffff80ff 	.word	0xffff80ff
 80037c4:	ffffc7ff 	.word	0xffffc7ff
 80037c8:	00f42400 	.word	0x00f42400
 80037cc:	20000054 	.word	0x20000054
 80037d0:	20000058 	.word	0x20000058
 80037d4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80037d8:	4bb1      	ldr	r3, [pc, #708]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 80037da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80037dc:	2380      	movs	r3, #128	@ 0x80
 80037de:	055b      	lsls	r3, r3, #21
 80037e0:	4013      	ands	r3, r2
 80037e2:	d101      	bne.n	80037e8 <HAL_RCC_OscConfig+0x360>
 80037e4:	2301      	movs	r3, #1
 80037e6:	e000      	b.n	80037ea <HAL_RCC_OscConfig+0x362>
 80037e8:	2300      	movs	r3, #0
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d011      	beq.n	8003812 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80037ee:	4bac      	ldr	r3, [pc, #688]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 80037f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80037f2:	4bab      	ldr	r3, [pc, #684]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 80037f4:	2180      	movs	r1, #128	@ 0x80
 80037f6:	0549      	lsls	r1, r1, #21
 80037f8:	430a      	orrs	r2, r1
 80037fa:	63da      	str	r2, [r3, #60]	@ 0x3c
 80037fc:	4ba8      	ldr	r3, [pc, #672]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 80037fe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003800:	2380      	movs	r3, #128	@ 0x80
 8003802:	055b      	lsls	r3, r3, #21
 8003804:	4013      	ands	r3, r2
 8003806:	60fb      	str	r3, [r7, #12]
 8003808:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800380a:	231f      	movs	r3, #31
 800380c:	18fb      	adds	r3, r7, r3
 800380e:	2201      	movs	r2, #1
 8003810:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003812:	4ba4      	ldr	r3, [pc, #656]	@ (8003aa4 <HAL_RCC_OscConfig+0x61c>)
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	2380      	movs	r3, #128	@ 0x80
 8003818:	005b      	lsls	r3, r3, #1
 800381a:	4013      	ands	r3, r2
 800381c:	d11a      	bne.n	8003854 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800381e:	4ba1      	ldr	r3, [pc, #644]	@ (8003aa4 <HAL_RCC_OscConfig+0x61c>)
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	4ba0      	ldr	r3, [pc, #640]	@ (8003aa4 <HAL_RCC_OscConfig+0x61c>)
 8003824:	2180      	movs	r1, #128	@ 0x80
 8003826:	0049      	lsls	r1, r1, #1
 8003828:	430a      	orrs	r2, r1
 800382a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800382c:	f7fe fcb4 	bl	8002198 <HAL_GetTick>
 8003830:	0003      	movs	r3, r0
 8003832:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003834:	e008      	b.n	8003848 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003836:	f7fe fcaf 	bl	8002198 <HAL_GetTick>
 800383a:	0002      	movs	r2, r0
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	1ad3      	subs	r3, r2, r3
 8003840:	2b02      	cmp	r3, #2
 8003842:	d901      	bls.n	8003848 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003844:	2303      	movs	r3, #3
 8003846:	e127      	b.n	8003a98 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003848:	4b96      	ldr	r3, [pc, #600]	@ (8003aa4 <HAL_RCC_OscConfig+0x61c>)
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	2380      	movs	r3, #128	@ 0x80
 800384e:	005b      	lsls	r3, r3, #1
 8003850:	4013      	ands	r3, r2
 8003852:	d0f0      	beq.n	8003836 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	2b01      	cmp	r3, #1
 800385a:	d106      	bne.n	800386a <HAL_RCC_OscConfig+0x3e2>
 800385c:	4b90      	ldr	r3, [pc, #576]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 800385e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003860:	4b8f      	ldr	r3, [pc, #572]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 8003862:	2101      	movs	r1, #1
 8003864:	430a      	orrs	r2, r1
 8003866:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003868:	e01c      	b.n	80038a4 <HAL_RCC_OscConfig+0x41c>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	2b05      	cmp	r3, #5
 8003870:	d10c      	bne.n	800388c <HAL_RCC_OscConfig+0x404>
 8003872:	4b8b      	ldr	r3, [pc, #556]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 8003874:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003876:	4b8a      	ldr	r3, [pc, #552]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 8003878:	2104      	movs	r1, #4
 800387a:	430a      	orrs	r2, r1
 800387c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800387e:	4b88      	ldr	r3, [pc, #544]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 8003880:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003882:	4b87      	ldr	r3, [pc, #540]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 8003884:	2101      	movs	r1, #1
 8003886:	430a      	orrs	r2, r1
 8003888:	65da      	str	r2, [r3, #92]	@ 0x5c
 800388a:	e00b      	b.n	80038a4 <HAL_RCC_OscConfig+0x41c>
 800388c:	4b84      	ldr	r3, [pc, #528]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 800388e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003890:	4b83      	ldr	r3, [pc, #524]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 8003892:	2101      	movs	r1, #1
 8003894:	438a      	bics	r2, r1
 8003896:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003898:	4b81      	ldr	r3, [pc, #516]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 800389a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800389c:	4b80      	ldr	r3, [pc, #512]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 800389e:	2104      	movs	r1, #4
 80038a0:	438a      	bics	r2, r1
 80038a2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d014      	beq.n	80038d6 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038ac:	f7fe fc74 	bl	8002198 <HAL_GetTick>
 80038b0:	0003      	movs	r3, r0
 80038b2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038b4:	e009      	b.n	80038ca <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038b6:	f7fe fc6f 	bl	8002198 <HAL_GetTick>
 80038ba:	0002      	movs	r2, r0
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	1ad3      	subs	r3, r2, r3
 80038c0:	4a79      	ldr	r2, [pc, #484]	@ (8003aa8 <HAL_RCC_OscConfig+0x620>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d901      	bls.n	80038ca <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e0e6      	b.n	8003a98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038ca:	4b75      	ldr	r3, [pc, #468]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 80038cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038ce:	2202      	movs	r2, #2
 80038d0:	4013      	ands	r3, r2
 80038d2:	d0f0      	beq.n	80038b6 <HAL_RCC_OscConfig+0x42e>
 80038d4:	e013      	b.n	80038fe <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038d6:	f7fe fc5f 	bl	8002198 <HAL_GetTick>
 80038da:	0003      	movs	r3, r0
 80038dc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80038de:	e009      	b.n	80038f4 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038e0:	f7fe fc5a 	bl	8002198 <HAL_GetTick>
 80038e4:	0002      	movs	r2, r0
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	4a6f      	ldr	r2, [pc, #444]	@ (8003aa8 <HAL_RCC_OscConfig+0x620>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d901      	bls.n	80038f4 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80038f0:	2303      	movs	r3, #3
 80038f2:	e0d1      	b.n	8003a98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80038f4:	4b6a      	ldr	r3, [pc, #424]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 80038f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038f8:	2202      	movs	r2, #2
 80038fa:	4013      	ands	r3, r2
 80038fc:	d1f0      	bne.n	80038e0 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80038fe:	231f      	movs	r3, #31
 8003900:	18fb      	adds	r3, r7, r3
 8003902:	781b      	ldrb	r3, [r3, #0]
 8003904:	2b01      	cmp	r3, #1
 8003906:	d105      	bne.n	8003914 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003908:	4b65      	ldr	r3, [pc, #404]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 800390a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800390c:	4b64      	ldr	r3, [pc, #400]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 800390e:	4967      	ldr	r1, [pc, #412]	@ (8003aac <HAL_RCC_OscConfig+0x624>)
 8003910:	400a      	ands	r2, r1
 8003912:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	69db      	ldr	r3, [r3, #28]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d100      	bne.n	800391e <HAL_RCC_OscConfig+0x496>
 800391c:	e0bb      	b.n	8003a96 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800391e:	4b60      	ldr	r3, [pc, #384]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 8003920:	689b      	ldr	r3, [r3, #8]
 8003922:	2238      	movs	r2, #56	@ 0x38
 8003924:	4013      	ands	r3, r2
 8003926:	2b10      	cmp	r3, #16
 8003928:	d100      	bne.n	800392c <HAL_RCC_OscConfig+0x4a4>
 800392a:	e07b      	b.n	8003a24 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	69db      	ldr	r3, [r3, #28]
 8003930:	2b02      	cmp	r3, #2
 8003932:	d156      	bne.n	80039e2 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003934:	4b5a      	ldr	r3, [pc, #360]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	4b59      	ldr	r3, [pc, #356]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 800393a:	495d      	ldr	r1, [pc, #372]	@ (8003ab0 <HAL_RCC_OscConfig+0x628>)
 800393c:	400a      	ands	r2, r1
 800393e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003940:	f7fe fc2a 	bl	8002198 <HAL_GetTick>
 8003944:	0003      	movs	r3, r0
 8003946:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003948:	e008      	b.n	800395c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800394a:	f7fe fc25 	bl	8002198 <HAL_GetTick>
 800394e:	0002      	movs	r2, r0
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	1ad3      	subs	r3, r2, r3
 8003954:	2b02      	cmp	r3, #2
 8003956:	d901      	bls.n	800395c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003958:	2303      	movs	r3, #3
 800395a:	e09d      	b.n	8003a98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800395c:	4b50      	ldr	r3, [pc, #320]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	2380      	movs	r3, #128	@ 0x80
 8003962:	049b      	lsls	r3, r3, #18
 8003964:	4013      	ands	r3, r2
 8003966:	d1f0      	bne.n	800394a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003968:	4b4d      	ldr	r3, [pc, #308]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	4a51      	ldr	r2, [pc, #324]	@ (8003ab4 <HAL_RCC_OscConfig+0x62c>)
 800396e:	4013      	ands	r3, r2
 8003970:	0019      	movs	r1, r3
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6a1a      	ldr	r2, [r3, #32]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800397a:	431a      	orrs	r2, r3
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003980:	021b      	lsls	r3, r3, #8
 8003982:	431a      	orrs	r2, r3
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003988:	431a      	orrs	r2, r3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800398e:	431a      	orrs	r2, r3
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003994:	431a      	orrs	r2, r3
 8003996:	4b42      	ldr	r3, [pc, #264]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 8003998:	430a      	orrs	r2, r1
 800399a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800399c:	4b40      	ldr	r3, [pc, #256]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	4b3f      	ldr	r3, [pc, #252]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 80039a2:	2180      	movs	r1, #128	@ 0x80
 80039a4:	0449      	lsls	r1, r1, #17
 80039a6:	430a      	orrs	r2, r1
 80039a8:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80039aa:	4b3d      	ldr	r3, [pc, #244]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 80039ac:	68da      	ldr	r2, [r3, #12]
 80039ae:	4b3c      	ldr	r3, [pc, #240]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 80039b0:	2180      	movs	r1, #128	@ 0x80
 80039b2:	0549      	lsls	r1, r1, #21
 80039b4:	430a      	orrs	r2, r1
 80039b6:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039b8:	f7fe fbee 	bl	8002198 <HAL_GetTick>
 80039bc:	0003      	movs	r3, r0
 80039be:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039c0:	e008      	b.n	80039d4 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039c2:	f7fe fbe9 	bl	8002198 <HAL_GetTick>
 80039c6:	0002      	movs	r2, r0
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	1ad3      	subs	r3, r2, r3
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	d901      	bls.n	80039d4 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80039d0:	2303      	movs	r3, #3
 80039d2:	e061      	b.n	8003a98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039d4:	4b32      	ldr	r3, [pc, #200]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	2380      	movs	r3, #128	@ 0x80
 80039da:	049b      	lsls	r3, r3, #18
 80039dc:	4013      	ands	r3, r2
 80039de:	d0f0      	beq.n	80039c2 <HAL_RCC_OscConfig+0x53a>
 80039e0:	e059      	b.n	8003a96 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039e2:	4b2f      	ldr	r3, [pc, #188]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	4b2e      	ldr	r3, [pc, #184]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 80039e8:	4931      	ldr	r1, [pc, #196]	@ (8003ab0 <HAL_RCC_OscConfig+0x628>)
 80039ea:	400a      	ands	r2, r1
 80039ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039ee:	f7fe fbd3 	bl	8002198 <HAL_GetTick>
 80039f2:	0003      	movs	r3, r0
 80039f4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039f6:	e008      	b.n	8003a0a <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039f8:	f7fe fbce 	bl	8002198 <HAL_GetTick>
 80039fc:	0002      	movs	r2, r0
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	2b02      	cmp	r3, #2
 8003a04:	d901      	bls.n	8003a0a <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8003a06:	2303      	movs	r3, #3
 8003a08:	e046      	b.n	8003a98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a0a:	4b25      	ldr	r3, [pc, #148]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	2380      	movs	r3, #128	@ 0x80
 8003a10:	049b      	lsls	r3, r3, #18
 8003a12:	4013      	ands	r3, r2
 8003a14:	d1f0      	bne.n	80039f8 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8003a16:	4b22      	ldr	r3, [pc, #136]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 8003a18:	68da      	ldr	r2, [r3, #12]
 8003a1a:	4b21      	ldr	r3, [pc, #132]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 8003a1c:	4926      	ldr	r1, [pc, #152]	@ (8003ab8 <HAL_RCC_OscConfig+0x630>)
 8003a1e:	400a      	ands	r2, r1
 8003a20:	60da      	str	r2, [r3, #12]
 8003a22:	e038      	b.n	8003a96 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	69db      	ldr	r3, [r3, #28]
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d101      	bne.n	8003a30 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e033      	b.n	8003a98 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003a30:	4b1b      	ldr	r3, [pc, #108]	@ (8003aa0 <HAL_RCC_OscConfig+0x618>)
 8003a32:	68db      	ldr	r3, [r3, #12]
 8003a34:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	2203      	movs	r2, #3
 8003a3a:	401a      	ands	r2, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6a1b      	ldr	r3, [r3, #32]
 8003a40:	429a      	cmp	r2, r3
 8003a42:	d126      	bne.n	8003a92 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	2270      	movs	r2, #112	@ 0x70
 8003a48:	401a      	ands	r2, r3
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d11f      	bne.n	8003a92 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a52:	697a      	ldr	r2, [r7, #20]
 8003a54:	23fe      	movs	r3, #254	@ 0xfe
 8003a56:	01db      	lsls	r3, r3, #7
 8003a58:	401a      	ands	r2, r3
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a5e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003a60:	429a      	cmp	r2, r3
 8003a62:	d116      	bne.n	8003a92 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003a64:	697a      	ldr	r2, [r7, #20]
 8003a66:	23f8      	movs	r3, #248	@ 0xf8
 8003a68:	039b      	lsls	r3, r3, #14
 8003a6a:	401a      	ands	r2, r3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a70:	429a      	cmp	r2, r3
 8003a72:	d10e      	bne.n	8003a92 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003a74:	697a      	ldr	r2, [r7, #20]
 8003a76:	23e0      	movs	r3, #224	@ 0xe0
 8003a78:	051b      	lsls	r3, r3, #20
 8003a7a:	401a      	ands	r2, r3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003a80:	429a      	cmp	r2, r3
 8003a82:	d106      	bne.n	8003a92 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	0f5b      	lsrs	r3, r3, #29
 8003a88:	075a      	lsls	r2, r3, #29
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d001      	beq.n	8003a96 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	e000      	b.n	8003a98 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8003a96:	2300      	movs	r3, #0
}
 8003a98:	0018      	movs	r0, r3
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	b008      	add	sp, #32
 8003a9e:	bd80      	pop	{r7, pc}
 8003aa0:	40021000 	.word	0x40021000
 8003aa4:	40007000 	.word	0x40007000
 8003aa8:	00001388 	.word	0x00001388
 8003aac:	efffffff 	.word	0xefffffff
 8003ab0:	feffffff 	.word	0xfeffffff
 8003ab4:	11c1808c 	.word	0x11c1808c
 8003ab8:	eefefffc 	.word	0xeefefffc

08003abc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b084      	sub	sp, #16
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
 8003ac4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d101      	bne.n	8003ad0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e0e9      	b.n	8003ca4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ad0:	4b76      	ldr	r3, [pc, #472]	@ (8003cac <HAL_RCC_ClockConfig+0x1f0>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	2207      	movs	r2, #7
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	683a      	ldr	r2, [r7, #0]
 8003ada:	429a      	cmp	r2, r3
 8003adc:	d91e      	bls.n	8003b1c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ade:	4b73      	ldr	r3, [pc, #460]	@ (8003cac <HAL_RCC_ClockConfig+0x1f0>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	2207      	movs	r2, #7
 8003ae4:	4393      	bics	r3, r2
 8003ae6:	0019      	movs	r1, r3
 8003ae8:	4b70      	ldr	r3, [pc, #448]	@ (8003cac <HAL_RCC_ClockConfig+0x1f0>)
 8003aea:	683a      	ldr	r2, [r7, #0]
 8003aec:	430a      	orrs	r2, r1
 8003aee:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003af0:	f7fe fb52 	bl	8002198 <HAL_GetTick>
 8003af4:	0003      	movs	r3, r0
 8003af6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003af8:	e009      	b.n	8003b0e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003afa:	f7fe fb4d 	bl	8002198 <HAL_GetTick>
 8003afe:	0002      	movs	r2, r0
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	4a6a      	ldr	r2, [pc, #424]	@ (8003cb0 <HAL_RCC_ClockConfig+0x1f4>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d901      	bls.n	8003b0e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003b0a:	2303      	movs	r3, #3
 8003b0c:	e0ca      	b.n	8003ca4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003b0e:	4b67      	ldr	r3, [pc, #412]	@ (8003cac <HAL_RCC_ClockConfig+0x1f0>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	2207      	movs	r2, #7
 8003b14:	4013      	ands	r3, r2
 8003b16:	683a      	ldr	r2, [r7, #0]
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	d1ee      	bne.n	8003afa <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	2202      	movs	r2, #2
 8003b22:	4013      	ands	r3, r2
 8003b24:	d015      	beq.n	8003b52 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	2204      	movs	r2, #4
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	d006      	beq.n	8003b3e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003b30:	4b60      	ldr	r3, [pc, #384]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1f8>)
 8003b32:	689a      	ldr	r2, [r3, #8]
 8003b34:	4b5f      	ldr	r3, [pc, #380]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1f8>)
 8003b36:	21e0      	movs	r1, #224	@ 0xe0
 8003b38:	01c9      	lsls	r1, r1, #7
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b3e:	4b5d      	ldr	r3, [pc, #372]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1f8>)
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	4a5d      	ldr	r2, [pc, #372]	@ (8003cb8 <HAL_RCC_ClockConfig+0x1fc>)
 8003b44:	4013      	ands	r3, r2
 8003b46:	0019      	movs	r1, r3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	689a      	ldr	r2, [r3, #8]
 8003b4c:	4b59      	ldr	r3, [pc, #356]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1f8>)
 8003b4e:	430a      	orrs	r2, r1
 8003b50:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	2201      	movs	r2, #1
 8003b58:	4013      	ands	r3, r2
 8003b5a:	d057      	beq.n	8003c0c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d107      	bne.n	8003b74 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b64:	4b53      	ldr	r3, [pc, #332]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1f8>)
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	2380      	movs	r3, #128	@ 0x80
 8003b6a:	029b      	lsls	r3, r3, #10
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	d12b      	bne.n	8003bc8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	e097      	b.n	8003ca4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	2b02      	cmp	r3, #2
 8003b7a:	d107      	bne.n	8003b8c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b7c:	4b4d      	ldr	r3, [pc, #308]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1f8>)
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	2380      	movs	r3, #128	@ 0x80
 8003b82:	049b      	lsls	r3, r3, #18
 8003b84:	4013      	ands	r3, r2
 8003b86:	d11f      	bne.n	8003bc8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	e08b      	b.n	8003ca4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d107      	bne.n	8003ba4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b94:	4b47      	ldr	r3, [pc, #284]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1f8>)
 8003b96:	681a      	ldr	r2, [r3, #0]
 8003b98:	2380      	movs	r3, #128	@ 0x80
 8003b9a:	00db      	lsls	r3, r3, #3
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	d113      	bne.n	8003bc8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e07f      	b.n	8003ca4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	2b03      	cmp	r3, #3
 8003baa:	d106      	bne.n	8003bba <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003bac:	4b41      	ldr	r3, [pc, #260]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1f8>)
 8003bae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bb0:	2202      	movs	r2, #2
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	d108      	bne.n	8003bc8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e074      	b.n	8003ca4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bba:	4b3e      	ldr	r3, [pc, #248]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1f8>)
 8003bbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bbe:	2202      	movs	r2, #2
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	d101      	bne.n	8003bc8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e06d      	b.n	8003ca4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003bc8:	4b3a      	ldr	r3, [pc, #232]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1f8>)
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	2207      	movs	r2, #7
 8003bce:	4393      	bics	r3, r2
 8003bd0:	0019      	movs	r1, r3
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	685a      	ldr	r2, [r3, #4]
 8003bd6:	4b37      	ldr	r3, [pc, #220]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1f8>)
 8003bd8:	430a      	orrs	r2, r1
 8003bda:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bdc:	f7fe fadc 	bl	8002198 <HAL_GetTick>
 8003be0:	0003      	movs	r3, r0
 8003be2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003be4:	e009      	b.n	8003bfa <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003be6:	f7fe fad7 	bl	8002198 <HAL_GetTick>
 8003bea:	0002      	movs	r2, r0
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	4a2f      	ldr	r2, [pc, #188]	@ (8003cb0 <HAL_RCC_ClockConfig+0x1f4>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d901      	bls.n	8003bfa <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	e054      	b.n	8003ca4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bfa:	4b2e      	ldr	r3, [pc, #184]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1f8>)
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	2238      	movs	r2, #56	@ 0x38
 8003c00:	401a      	ands	r2, r3
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	00db      	lsls	r3, r3, #3
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	d1ec      	bne.n	8003be6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c0c:	4b27      	ldr	r3, [pc, #156]	@ (8003cac <HAL_RCC_ClockConfig+0x1f0>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	2207      	movs	r2, #7
 8003c12:	4013      	ands	r3, r2
 8003c14:	683a      	ldr	r2, [r7, #0]
 8003c16:	429a      	cmp	r2, r3
 8003c18:	d21e      	bcs.n	8003c58 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c1a:	4b24      	ldr	r3, [pc, #144]	@ (8003cac <HAL_RCC_ClockConfig+0x1f0>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	2207      	movs	r2, #7
 8003c20:	4393      	bics	r3, r2
 8003c22:	0019      	movs	r1, r3
 8003c24:	4b21      	ldr	r3, [pc, #132]	@ (8003cac <HAL_RCC_ClockConfig+0x1f0>)
 8003c26:	683a      	ldr	r2, [r7, #0]
 8003c28:	430a      	orrs	r2, r1
 8003c2a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003c2c:	f7fe fab4 	bl	8002198 <HAL_GetTick>
 8003c30:	0003      	movs	r3, r0
 8003c32:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003c34:	e009      	b.n	8003c4a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c36:	f7fe faaf 	bl	8002198 <HAL_GetTick>
 8003c3a:	0002      	movs	r2, r0
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	4a1b      	ldr	r2, [pc, #108]	@ (8003cb0 <HAL_RCC_ClockConfig+0x1f4>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d901      	bls.n	8003c4a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e02c      	b.n	8003ca4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003c4a:	4b18      	ldr	r3, [pc, #96]	@ (8003cac <HAL_RCC_ClockConfig+0x1f0>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	2207      	movs	r2, #7
 8003c50:	4013      	ands	r3, r2
 8003c52:	683a      	ldr	r2, [r7, #0]
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d1ee      	bne.n	8003c36 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	2204      	movs	r2, #4
 8003c5e:	4013      	ands	r3, r2
 8003c60:	d009      	beq.n	8003c76 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003c62:	4b14      	ldr	r3, [pc, #80]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1f8>)
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	4a15      	ldr	r2, [pc, #84]	@ (8003cbc <HAL_RCC_ClockConfig+0x200>)
 8003c68:	4013      	ands	r3, r2
 8003c6a:	0019      	movs	r1, r3
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	68da      	ldr	r2, [r3, #12]
 8003c70:	4b10      	ldr	r3, [pc, #64]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1f8>)
 8003c72:	430a      	orrs	r2, r1
 8003c74:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003c76:	f000 f829 	bl	8003ccc <HAL_RCC_GetSysClockFreq>
 8003c7a:	0001      	movs	r1, r0
 8003c7c:	4b0d      	ldr	r3, [pc, #52]	@ (8003cb4 <HAL_RCC_ClockConfig+0x1f8>)
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	0a1b      	lsrs	r3, r3, #8
 8003c82:	220f      	movs	r2, #15
 8003c84:	401a      	ands	r2, r3
 8003c86:	4b0e      	ldr	r3, [pc, #56]	@ (8003cc0 <HAL_RCC_ClockConfig+0x204>)
 8003c88:	0092      	lsls	r2, r2, #2
 8003c8a:	58d3      	ldr	r3, [r2, r3]
 8003c8c:	221f      	movs	r2, #31
 8003c8e:	4013      	ands	r3, r2
 8003c90:	000a      	movs	r2, r1
 8003c92:	40da      	lsrs	r2, r3
 8003c94:	4b0b      	ldr	r3, [pc, #44]	@ (8003cc4 <HAL_RCC_ClockConfig+0x208>)
 8003c96:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003c98:	4b0b      	ldr	r3, [pc, #44]	@ (8003cc8 <HAL_RCC_ClockConfig+0x20c>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	0018      	movs	r0, r3
 8003c9e:	f7fe fa1f 	bl	80020e0 <HAL_InitTick>
 8003ca2:	0003      	movs	r3, r0
}
 8003ca4:	0018      	movs	r0, r3
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	b004      	add	sp, #16
 8003caa:	bd80      	pop	{r7, pc}
 8003cac:	40022000 	.word	0x40022000
 8003cb0:	00001388 	.word	0x00001388
 8003cb4:	40021000 	.word	0x40021000
 8003cb8:	fffff0ff 	.word	0xfffff0ff
 8003cbc:	ffff8fff 	.word	0xffff8fff
 8003cc0:	08005ca4 	.word	0x08005ca4
 8003cc4:	20000054 	.word	0x20000054
 8003cc8:	20000058 	.word	0x20000058

08003ccc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b086      	sub	sp, #24
 8003cd0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003cd2:	4b3c      	ldr	r3, [pc, #240]	@ (8003dc4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	2238      	movs	r2, #56	@ 0x38
 8003cd8:	4013      	ands	r3, r2
 8003cda:	d10f      	bne.n	8003cfc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003cdc:	4b39      	ldr	r3, [pc, #228]	@ (8003dc4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	0adb      	lsrs	r3, r3, #11
 8003ce2:	2207      	movs	r2, #7
 8003ce4:	4013      	ands	r3, r2
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	409a      	lsls	r2, r3
 8003cea:	0013      	movs	r3, r2
 8003cec:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003cee:	6839      	ldr	r1, [r7, #0]
 8003cf0:	4835      	ldr	r0, [pc, #212]	@ (8003dc8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003cf2:	f7fc fa07 	bl	8000104 <__udivsi3>
 8003cf6:	0003      	movs	r3, r0
 8003cf8:	613b      	str	r3, [r7, #16]
 8003cfa:	e05d      	b.n	8003db8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003cfc:	4b31      	ldr	r3, [pc, #196]	@ (8003dc4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	2238      	movs	r2, #56	@ 0x38
 8003d02:	4013      	ands	r3, r2
 8003d04:	2b08      	cmp	r3, #8
 8003d06:	d102      	bne.n	8003d0e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003d08:	4b30      	ldr	r3, [pc, #192]	@ (8003dcc <HAL_RCC_GetSysClockFreq+0x100>)
 8003d0a:	613b      	str	r3, [r7, #16]
 8003d0c:	e054      	b.n	8003db8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d0e:	4b2d      	ldr	r3, [pc, #180]	@ (8003dc4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	2238      	movs	r2, #56	@ 0x38
 8003d14:	4013      	ands	r3, r2
 8003d16:	2b10      	cmp	r3, #16
 8003d18:	d138      	bne.n	8003d8c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003d1a:	4b2a      	ldr	r3, [pc, #168]	@ (8003dc4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003d1c:	68db      	ldr	r3, [r3, #12]
 8003d1e:	2203      	movs	r2, #3
 8003d20:	4013      	ands	r3, r2
 8003d22:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d24:	4b27      	ldr	r3, [pc, #156]	@ (8003dc4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	091b      	lsrs	r3, r3, #4
 8003d2a:	2207      	movs	r2, #7
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	3301      	adds	r3, #1
 8003d30:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2b03      	cmp	r3, #3
 8003d36:	d10d      	bne.n	8003d54 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003d38:	68b9      	ldr	r1, [r7, #8]
 8003d3a:	4824      	ldr	r0, [pc, #144]	@ (8003dcc <HAL_RCC_GetSysClockFreq+0x100>)
 8003d3c:	f7fc f9e2 	bl	8000104 <__udivsi3>
 8003d40:	0003      	movs	r3, r0
 8003d42:	0019      	movs	r1, r3
 8003d44:	4b1f      	ldr	r3, [pc, #124]	@ (8003dc4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	0a1b      	lsrs	r3, r3, #8
 8003d4a:	227f      	movs	r2, #127	@ 0x7f
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	434b      	muls	r3, r1
 8003d50:	617b      	str	r3, [r7, #20]
        break;
 8003d52:	e00d      	b.n	8003d70 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003d54:	68b9      	ldr	r1, [r7, #8]
 8003d56:	481c      	ldr	r0, [pc, #112]	@ (8003dc8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003d58:	f7fc f9d4 	bl	8000104 <__udivsi3>
 8003d5c:	0003      	movs	r3, r0
 8003d5e:	0019      	movs	r1, r3
 8003d60:	4b18      	ldr	r3, [pc, #96]	@ (8003dc4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	0a1b      	lsrs	r3, r3, #8
 8003d66:	227f      	movs	r2, #127	@ 0x7f
 8003d68:	4013      	ands	r3, r2
 8003d6a:	434b      	muls	r3, r1
 8003d6c:	617b      	str	r3, [r7, #20]
        break;
 8003d6e:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003d70:	4b14      	ldr	r3, [pc, #80]	@ (8003dc4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003d72:	68db      	ldr	r3, [r3, #12]
 8003d74:	0f5b      	lsrs	r3, r3, #29
 8003d76:	2207      	movs	r2, #7
 8003d78:	4013      	ands	r3, r2
 8003d7a:	3301      	adds	r3, #1
 8003d7c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8003d7e:	6879      	ldr	r1, [r7, #4]
 8003d80:	6978      	ldr	r0, [r7, #20]
 8003d82:	f7fc f9bf 	bl	8000104 <__udivsi3>
 8003d86:	0003      	movs	r3, r0
 8003d88:	613b      	str	r3, [r7, #16]
 8003d8a:	e015      	b.n	8003db8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003d8c:	4b0d      	ldr	r3, [pc, #52]	@ (8003dc4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	2238      	movs	r2, #56	@ 0x38
 8003d92:	4013      	ands	r3, r2
 8003d94:	2b20      	cmp	r3, #32
 8003d96:	d103      	bne.n	8003da0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003d98:	2380      	movs	r3, #128	@ 0x80
 8003d9a:	021b      	lsls	r3, r3, #8
 8003d9c:	613b      	str	r3, [r7, #16]
 8003d9e:	e00b      	b.n	8003db8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003da0:	4b08      	ldr	r3, [pc, #32]	@ (8003dc4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	2238      	movs	r2, #56	@ 0x38
 8003da6:	4013      	ands	r3, r2
 8003da8:	2b18      	cmp	r3, #24
 8003daa:	d103      	bne.n	8003db4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003dac:	23fa      	movs	r3, #250	@ 0xfa
 8003dae:	01db      	lsls	r3, r3, #7
 8003db0:	613b      	str	r3, [r7, #16]
 8003db2:	e001      	b.n	8003db8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003db4:	2300      	movs	r3, #0
 8003db6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003db8:	693b      	ldr	r3, [r7, #16]
}
 8003dba:	0018      	movs	r0, r3
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	b006      	add	sp, #24
 8003dc0:	bd80      	pop	{r7, pc}
 8003dc2:	46c0      	nop			@ (mov r8, r8)
 8003dc4:	40021000 	.word	0x40021000
 8003dc8:	00f42400 	.word	0x00f42400
 8003dcc:	007a1200 	.word	0x007a1200

08003dd0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b086      	sub	sp, #24
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003dd8:	2313      	movs	r3, #19
 8003dda:	18fb      	adds	r3, r7, r3
 8003ddc:	2200      	movs	r2, #0
 8003dde:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003de0:	2312      	movs	r3, #18
 8003de2:	18fb      	adds	r3, r7, r3
 8003de4:	2200      	movs	r2, #0
 8003de6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	2380      	movs	r3, #128	@ 0x80
 8003dee:	029b      	lsls	r3, r3, #10
 8003df0:	4013      	ands	r3, r2
 8003df2:	d100      	bne.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003df4:	e0a3      	b.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003df6:	2011      	movs	r0, #17
 8003df8:	183b      	adds	r3, r7, r0
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dfe:	4ba5      	ldr	r3, [pc, #660]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003e00:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003e02:	2380      	movs	r3, #128	@ 0x80
 8003e04:	055b      	lsls	r3, r3, #21
 8003e06:	4013      	ands	r3, r2
 8003e08:	d110      	bne.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e0a:	4ba2      	ldr	r3, [pc, #648]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003e0c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003e0e:	4ba1      	ldr	r3, [pc, #644]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003e10:	2180      	movs	r1, #128	@ 0x80
 8003e12:	0549      	lsls	r1, r1, #21
 8003e14:	430a      	orrs	r2, r1
 8003e16:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003e18:	4b9e      	ldr	r3, [pc, #632]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003e1a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003e1c:	2380      	movs	r3, #128	@ 0x80
 8003e1e:	055b      	lsls	r3, r3, #21
 8003e20:	4013      	ands	r3, r2
 8003e22:	60bb      	str	r3, [r7, #8]
 8003e24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e26:	183b      	adds	r3, r7, r0
 8003e28:	2201      	movs	r2, #1
 8003e2a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e2c:	4b9a      	ldr	r3, [pc, #616]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003e2e:	681a      	ldr	r2, [r3, #0]
 8003e30:	4b99      	ldr	r3, [pc, #612]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003e32:	2180      	movs	r1, #128	@ 0x80
 8003e34:	0049      	lsls	r1, r1, #1
 8003e36:	430a      	orrs	r2, r1
 8003e38:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e3a:	f7fe f9ad 	bl	8002198 <HAL_GetTick>
 8003e3e:	0003      	movs	r3, r0
 8003e40:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003e42:	e00b      	b.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e44:	f7fe f9a8 	bl	8002198 <HAL_GetTick>
 8003e48:	0002      	movs	r2, r0
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	2b02      	cmp	r3, #2
 8003e50:	d904      	bls.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8003e52:	2313      	movs	r3, #19
 8003e54:	18fb      	adds	r3, r7, r3
 8003e56:	2203      	movs	r2, #3
 8003e58:	701a      	strb	r2, [r3, #0]
        break;
 8003e5a:	e005      	b.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003e5c:	4b8e      	ldr	r3, [pc, #568]	@ (8004098 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	2380      	movs	r3, #128	@ 0x80
 8003e62:	005b      	lsls	r3, r3, #1
 8003e64:	4013      	ands	r3, r2
 8003e66:	d0ed      	beq.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8003e68:	2313      	movs	r3, #19
 8003e6a:	18fb      	adds	r3, r7, r3
 8003e6c:	781b      	ldrb	r3, [r3, #0]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d154      	bne.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003e72:	4b88      	ldr	r3, [pc, #544]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003e74:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003e76:	23c0      	movs	r3, #192	@ 0xc0
 8003e78:	009b      	lsls	r3, r3, #2
 8003e7a:	4013      	ands	r3, r2
 8003e7c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d019      	beq.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e88:	697a      	ldr	r2, [r7, #20]
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d014      	beq.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003e8e:	4b81      	ldr	r3, [pc, #516]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003e90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e92:	4a82      	ldr	r2, [pc, #520]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003e94:	4013      	ands	r3, r2
 8003e96:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003e98:	4b7e      	ldr	r3, [pc, #504]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003e9a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003e9c:	4b7d      	ldr	r3, [pc, #500]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003e9e:	2180      	movs	r1, #128	@ 0x80
 8003ea0:	0249      	lsls	r1, r1, #9
 8003ea2:	430a      	orrs	r2, r1
 8003ea4:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ea6:	4b7b      	ldr	r3, [pc, #492]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003ea8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003eaa:	4b7a      	ldr	r3, [pc, #488]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003eac:	497c      	ldr	r1, [pc, #496]	@ (80040a0 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8003eae:	400a      	ands	r2, r1
 8003eb0:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003eb2:	4b78      	ldr	r3, [pc, #480]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003eb4:	697a      	ldr	r2, [r7, #20]
 8003eb6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	2201      	movs	r2, #1
 8003ebc:	4013      	ands	r3, r2
 8003ebe:	d016      	beq.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ec0:	f7fe f96a 	bl	8002198 <HAL_GetTick>
 8003ec4:	0003      	movs	r3, r0
 8003ec6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ec8:	e00c      	b.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003eca:	f7fe f965 	bl	8002198 <HAL_GetTick>
 8003ece:	0002      	movs	r2, r0
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	1ad3      	subs	r3, r2, r3
 8003ed4:	4a73      	ldr	r2, [pc, #460]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d904      	bls.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8003eda:	2313      	movs	r3, #19
 8003edc:	18fb      	adds	r3, r7, r3
 8003ede:	2203      	movs	r2, #3
 8003ee0:	701a      	strb	r2, [r3, #0]
            break;
 8003ee2:	e004      	b.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ee4:	4b6b      	ldr	r3, [pc, #428]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003ee6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ee8:	2202      	movs	r2, #2
 8003eea:	4013      	ands	r3, r2
 8003eec:	d0ed      	beq.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8003eee:	2313      	movs	r3, #19
 8003ef0:	18fb      	adds	r3, r7, r3
 8003ef2:	781b      	ldrb	r3, [r3, #0]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d10a      	bne.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ef8:	4b66      	ldr	r3, [pc, #408]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003efa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003efc:	4a67      	ldr	r2, [pc, #412]	@ (800409c <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003efe:	4013      	ands	r3, r2
 8003f00:	0019      	movs	r1, r3
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f06:	4b63      	ldr	r3, [pc, #396]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003f08:	430a      	orrs	r2, r1
 8003f0a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003f0c:	e00c      	b.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f0e:	2312      	movs	r3, #18
 8003f10:	18fb      	adds	r3, r7, r3
 8003f12:	2213      	movs	r2, #19
 8003f14:	18ba      	adds	r2, r7, r2
 8003f16:	7812      	ldrb	r2, [r2, #0]
 8003f18:	701a      	strb	r2, [r3, #0]
 8003f1a:	e005      	b.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f1c:	2312      	movs	r3, #18
 8003f1e:	18fb      	adds	r3, r7, r3
 8003f20:	2213      	movs	r2, #19
 8003f22:	18ba      	adds	r2, r7, r2
 8003f24:	7812      	ldrb	r2, [r2, #0]
 8003f26:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003f28:	2311      	movs	r3, #17
 8003f2a:	18fb      	adds	r3, r7, r3
 8003f2c:	781b      	ldrb	r3, [r3, #0]
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	d105      	bne.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f32:	4b58      	ldr	r3, [pc, #352]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003f34:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003f36:	4b57      	ldr	r3, [pc, #348]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003f38:	495b      	ldr	r1, [pc, #364]	@ (80040a8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8003f3a:	400a      	ands	r2, r1
 8003f3c:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	2201      	movs	r2, #1
 8003f44:	4013      	ands	r3, r2
 8003f46:	d009      	beq.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f48:	4b52      	ldr	r3, [pc, #328]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003f4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f4c:	2203      	movs	r2, #3
 8003f4e:	4393      	bics	r3, r2
 8003f50:	0019      	movs	r1, r3
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	685a      	ldr	r2, [r3, #4]
 8003f56:	4b4f      	ldr	r3, [pc, #316]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003f58:	430a      	orrs	r2, r1
 8003f5a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2210      	movs	r2, #16
 8003f62:	4013      	ands	r3, r2
 8003f64:	d009      	beq.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003f66:	4b4b      	ldr	r3, [pc, #300]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003f68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f6a:	4a50      	ldr	r2, [pc, #320]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	0019      	movs	r1, r3
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	689a      	ldr	r2, [r3, #8]
 8003f74:	4b47      	ldr	r3, [pc, #284]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003f76:	430a      	orrs	r2, r1
 8003f78:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	2380      	movs	r3, #128	@ 0x80
 8003f80:	009b      	lsls	r3, r3, #2
 8003f82:	4013      	ands	r3, r2
 8003f84:	d009      	beq.n	8003f9a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f86:	4b43      	ldr	r3, [pc, #268]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003f88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f8a:	4a49      	ldr	r2, [pc, #292]	@ (80040b0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	0019      	movs	r1, r3
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	695a      	ldr	r2, [r3, #20]
 8003f94:	4b3f      	ldr	r3, [pc, #252]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003f96:	430a      	orrs	r2, r1
 8003f98:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	2380      	movs	r3, #128	@ 0x80
 8003fa0:	00db      	lsls	r3, r3, #3
 8003fa2:	4013      	ands	r3, r2
 8003fa4:	d009      	beq.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003fa6:	4b3b      	ldr	r3, [pc, #236]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003fa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003faa:	4a42      	ldr	r2, [pc, #264]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003fac:	4013      	ands	r3, r2
 8003fae:	0019      	movs	r1, r3
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	699a      	ldr	r2, [r3, #24]
 8003fb4:	4b37      	ldr	r3, [pc, #220]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003fb6:	430a      	orrs	r2, r1
 8003fb8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	2220      	movs	r2, #32
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	d009      	beq.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003fc4:	4b33      	ldr	r3, [pc, #204]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003fc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fc8:	4a3b      	ldr	r2, [pc, #236]	@ (80040b8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8003fca:	4013      	ands	r3, r2
 8003fcc:	0019      	movs	r1, r3
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	68da      	ldr	r2, [r3, #12]
 8003fd2:	4b30      	ldr	r3, [pc, #192]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003fd4:	430a      	orrs	r2, r1
 8003fd6:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	2380      	movs	r3, #128	@ 0x80
 8003fde:	01db      	lsls	r3, r3, #7
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	d015      	beq.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003fe4:	4b2b      	ldr	r3, [pc, #172]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003fe6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fe8:	009b      	lsls	r3, r3, #2
 8003fea:	0899      	lsrs	r1, r3, #2
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	69da      	ldr	r2, [r3, #28]
 8003ff0:	4b28      	ldr	r3, [pc, #160]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003ff2:	430a      	orrs	r2, r1
 8003ff4:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	69da      	ldr	r2, [r3, #28]
 8003ffa:	2380      	movs	r3, #128	@ 0x80
 8003ffc:	05db      	lsls	r3, r3, #23
 8003ffe:	429a      	cmp	r2, r3
 8004000:	d106      	bne.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004002:	4b24      	ldr	r3, [pc, #144]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004004:	68da      	ldr	r2, [r3, #12]
 8004006:	4b23      	ldr	r3, [pc, #140]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004008:	2180      	movs	r1, #128	@ 0x80
 800400a:	0249      	lsls	r1, r1, #9
 800400c:	430a      	orrs	r2, r1
 800400e:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	2380      	movs	r3, #128	@ 0x80
 8004016:	039b      	lsls	r3, r3, #14
 8004018:	4013      	ands	r3, r2
 800401a:	d016      	beq.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800401c:	4b1d      	ldr	r3, [pc, #116]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800401e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004020:	4a26      	ldr	r2, [pc, #152]	@ (80040bc <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8004022:	4013      	ands	r3, r2
 8004024:	0019      	movs	r1, r3
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6a1a      	ldr	r2, [r3, #32]
 800402a:	4b1a      	ldr	r3, [pc, #104]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800402c:	430a      	orrs	r2, r1
 800402e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6a1a      	ldr	r2, [r3, #32]
 8004034:	2380      	movs	r3, #128	@ 0x80
 8004036:	03db      	lsls	r3, r3, #15
 8004038:	429a      	cmp	r2, r3
 800403a:	d106      	bne.n	800404a <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800403c:	4b15      	ldr	r3, [pc, #84]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800403e:	68da      	ldr	r2, [r3, #12]
 8004040:	4b14      	ldr	r3, [pc, #80]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004042:	2180      	movs	r1, #128	@ 0x80
 8004044:	0449      	lsls	r1, r1, #17
 8004046:	430a      	orrs	r2, r1
 8004048:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	2380      	movs	r3, #128	@ 0x80
 8004050:	011b      	lsls	r3, r3, #4
 8004052:	4013      	ands	r3, r2
 8004054:	d016      	beq.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004056:	4b0f      	ldr	r3, [pc, #60]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004058:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800405a:	4a19      	ldr	r2, [pc, #100]	@ (80040c0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800405c:	4013      	ands	r3, r2
 800405e:	0019      	movs	r1, r3
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	691a      	ldr	r2, [r3, #16]
 8004064:	4b0b      	ldr	r3, [pc, #44]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004066:	430a      	orrs	r2, r1
 8004068:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	691a      	ldr	r2, [r3, #16]
 800406e:	2380      	movs	r3, #128	@ 0x80
 8004070:	01db      	lsls	r3, r3, #7
 8004072:	429a      	cmp	r2, r3
 8004074:	d106      	bne.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004076:	4b07      	ldr	r3, [pc, #28]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004078:	68da      	ldr	r2, [r3, #12]
 800407a:	4b06      	ldr	r3, [pc, #24]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800407c:	2180      	movs	r1, #128	@ 0x80
 800407e:	0249      	lsls	r1, r1, #9
 8004080:	430a      	orrs	r2, r1
 8004082:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8004084:	2312      	movs	r3, #18
 8004086:	18fb      	adds	r3, r7, r3
 8004088:	781b      	ldrb	r3, [r3, #0]
}
 800408a:	0018      	movs	r0, r3
 800408c:	46bd      	mov	sp, r7
 800408e:	b006      	add	sp, #24
 8004090:	bd80      	pop	{r7, pc}
 8004092:	46c0      	nop			@ (mov r8, r8)
 8004094:	40021000 	.word	0x40021000
 8004098:	40007000 	.word	0x40007000
 800409c:	fffffcff 	.word	0xfffffcff
 80040a0:	fffeffff 	.word	0xfffeffff
 80040a4:	00001388 	.word	0x00001388
 80040a8:	efffffff 	.word	0xefffffff
 80040ac:	fffff3ff 	.word	0xfffff3ff
 80040b0:	fff3ffff 	.word	0xfff3ffff
 80040b4:	ffcfffff 	.word	0xffcfffff
 80040b8:	ffffcfff 	.word	0xffffcfff
 80040bc:	ffbfffff 	.word	0xffbfffff
 80040c0:	ffff3fff 	.word	0xffff3fff

080040c4 <HAL_RCCEx_EnableLSCO>:
  *            @arg @ref RCC_LSCOSOURCE_LSI  LSI clock selected as LSCO source
  *            @arg @ref RCC_LSCOSOURCE_LSE  LSE clock selected as LSCO source
  * @retval None
  */
void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource)
{
 80040c4:	b590      	push	{r4, r7, lr}
 80040c6:	b08b      	sub	sp, #44	@ 0x2c
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  FlagStatus       pwrclkchanged = RESET;
 80040cc:	2427      	movs	r4, #39	@ 0x27
 80040ce:	193b      	adds	r3, r7, r4
 80040d0:	2200      	movs	r2, #0
 80040d2:	701a      	strb	r2, [r3, #0]
  FlagStatus       backupchanged = RESET;
 80040d4:	2326      	movs	r3, #38	@ 0x26
 80040d6:	18fb      	adds	r3, r7, r3
 80040d8:	2200      	movs	r2, #0
 80040da:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_LSCOSOURCE(LSCOSource));

  /* LSCO Pin Clock Enable */
  LSCO_CLK_ENABLE();
 80040dc:	4b31      	ldr	r3, [pc, #196]	@ (80041a4 <HAL_RCCEx_EnableLSCO+0xe0>)
 80040de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80040e0:	4b30      	ldr	r3, [pc, #192]	@ (80041a4 <HAL_RCCEx_EnableLSCO+0xe0>)
 80040e2:	2101      	movs	r1, #1
 80040e4:	430a      	orrs	r2, r1
 80040e6:	635a      	str	r2, [r3, #52]	@ 0x34
 80040e8:	4b2e      	ldr	r3, [pc, #184]	@ (80041a4 <HAL_RCCEx_EnableLSCO+0xe0>)
 80040ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040ec:	2201      	movs	r2, #1
 80040ee:	4013      	ands	r3, r2
 80040f0:	60fb      	str	r3, [r7, #12]
 80040f2:	68fb      	ldr	r3, [r7, #12]

  /* Configure the LSCO pin in analog mode */
  GPIO_InitStruct.Pin = LSCO_PIN;
 80040f4:	2110      	movs	r1, #16
 80040f6:	187b      	adds	r3, r7, r1
 80040f8:	2204      	movs	r2, #4
 80040fa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80040fc:	187b      	adds	r3, r7, r1
 80040fe:	2203      	movs	r2, #3
 8004100:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004102:	187b      	adds	r3, r7, r1
 8004104:	2203      	movs	r2, #3
 8004106:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004108:	187b      	adds	r3, r7, r1
 800410a:	2200      	movs	r2, #0
 800410c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);
 800410e:	187a      	adds	r2, r7, r1
 8004110:	23a0      	movs	r3, #160	@ 0xa0
 8004112:	05db      	lsls	r3, r3, #23
 8004114:	0011      	movs	r1, r2
 8004116:	0018      	movs	r0, r3
 8004118:	f7fe f926 	bl	8002368 <HAL_GPIO_Init>

  /* Update LSCOSEL clock source in Backup Domain control register */
  if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800411c:	4b21      	ldr	r3, [pc, #132]	@ (80041a4 <HAL_RCCEx_EnableLSCO+0xe0>)
 800411e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004120:	2380      	movs	r3, #128	@ 0x80
 8004122:	055b      	lsls	r3, r3, #21
 8004124:	4013      	ands	r3, r2
 8004126:	d110      	bne.n	800414a <HAL_RCCEx_EnableLSCO+0x86>
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004128:	4b1e      	ldr	r3, [pc, #120]	@ (80041a4 <HAL_RCCEx_EnableLSCO+0xe0>)
 800412a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800412c:	4b1d      	ldr	r3, [pc, #116]	@ (80041a4 <HAL_RCCEx_EnableLSCO+0xe0>)
 800412e:	2180      	movs	r1, #128	@ 0x80
 8004130:	0549      	lsls	r1, r1, #21
 8004132:	430a      	orrs	r2, r1
 8004134:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004136:	4b1b      	ldr	r3, [pc, #108]	@ (80041a4 <HAL_RCCEx_EnableLSCO+0xe0>)
 8004138:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800413a:	2380      	movs	r3, #128	@ 0x80
 800413c:	055b      	lsls	r3, r3, #21
 800413e:	4013      	ands	r3, r2
 8004140:	60bb      	str	r3, [r7, #8]
 8004142:	68bb      	ldr	r3, [r7, #8]
    pwrclkchanged = SET;
 8004144:	193b      	adds	r3, r7, r4
 8004146:	2201      	movs	r2, #1
 8004148:	701a      	strb	r2, [r3, #0]
  }
  if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800414a:	4b17      	ldr	r3, [pc, #92]	@ (80041a8 <HAL_RCCEx_EnableLSCO+0xe4>)
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	2380      	movs	r3, #128	@ 0x80
 8004150:	005b      	lsls	r3, r3, #1
 8004152:	4013      	ands	r3, r2
 8004154:	d105      	bne.n	8004162 <HAL_RCCEx_EnableLSCO+0x9e>
  {
    HAL_PWR_EnableBkUpAccess();
 8004156:	f7ff f939 	bl	80033cc <HAL_PWR_EnableBkUpAccess>
    backupchanged = SET;
 800415a:	2326      	movs	r3, #38	@ 0x26
 800415c:	18fb      	adds	r3, r7, r3
 800415e:	2201      	movs	r2, #1
 8004160:	701a      	strb	r2, [r3, #0]
  }

  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN);
 8004162:	4b10      	ldr	r3, [pc, #64]	@ (80041a4 <HAL_RCCEx_EnableLSCO+0xe0>)
 8004164:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004166:	4a11      	ldr	r2, [pc, #68]	@ (80041ac <HAL_RCCEx_EnableLSCO+0xe8>)
 8004168:	401a      	ands	r2, r3
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	431a      	orrs	r2, r3
 800416e:	4b0d      	ldr	r3, [pc, #52]	@ (80041a4 <HAL_RCCEx_EnableLSCO+0xe0>)
 8004170:	2180      	movs	r1, #128	@ 0x80
 8004172:	0449      	lsls	r1, r1, #17
 8004174:	430a      	orrs	r2, r1
 8004176:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (backupchanged == SET)
 8004178:	2326      	movs	r3, #38	@ 0x26
 800417a:	18fb      	adds	r3, r7, r3
 800417c:	781b      	ldrb	r3, [r3, #0]
 800417e:	2b01      	cmp	r3, #1
 8004180:	d101      	bne.n	8004186 <HAL_RCCEx_EnableLSCO+0xc2>
  {
    HAL_PWR_DisableBkUpAccess();
 8004182:	f7ff f931 	bl	80033e8 <HAL_PWR_DisableBkUpAccess>
  }
  if (pwrclkchanged == SET)
 8004186:	2327      	movs	r3, #39	@ 0x27
 8004188:	18fb      	adds	r3, r7, r3
 800418a:	781b      	ldrb	r3, [r3, #0]
 800418c:	2b01      	cmp	r3, #1
 800418e:	d105      	bne.n	800419c <HAL_RCCEx_EnableLSCO+0xd8>
  {
    __HAL_RCC_PWR_CLK_DISABLE();
 8004190:	4b04      	ldr	r3, [pc, #16]	@ (80041a4 <HAL_RCCEx_EnableLSCO+0xe0>)
 8004192:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004194:	4b03      	ldr	r3, [pc, #12]	@ (80041a4 <HAL_RCCEx_EnableLSCO+0xe0>)
 8004196:	4906      	ldr	r1, [pc, #24]	@ (80041b0 <HAL_RCCEx_EnableLSCO+0xec>)
 8004198:	400a      	ands	r2, r1
 800419a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
}
 800419c:	46c0      	nop			@ (mov r8, r8)
 800419e:	46bd      	mov	sp, r7
 80041a0:	b00b      	add	sp, #44	@ 0x2c
 80041a2:	bd90      	pop	{r4, r7, pc}
 80041a4:	40021000 	.word	0x40021000
 80041a8:	40007000 	.word	0x40007000
 80041ac:	fcffffff 	.word	0xfcffffff
 80041b0:	efffffff 	.word	0xefffffff

080041b4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80041b4:	b5b0      	push	{r4, r5, r7, lr}
 80041b6:	b084      	sub	sp, #16
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80041bc:	230f      	movs	r3, #15
 80041be:	18fb      	adds	r3, r7, r3
 80041c0:	2201      	movs	r2, #1
 80041c2:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d100      	bne.n	80041cc <HAL_RTC_Init+0x18>
 80041ca:	e08c      	b.n	80042e6 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2229      	movs	r2, #41	@ 0x29
 80041d0:	5c9b      	ldrb	r3, [r3, r2]
 80041d2:	b2db      	uxtb	r3, r3
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d10b      	bne.n	80041f0 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2228      	movs	r2, #40	@ 0x28
 80041dc:	2100      	movs	r1, #0
 80041de:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2288      	movs	r2, #136	@ 0x88
 80041e4:	0212      	lsls	r2, r2, #8
 80041e6:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	0018      	movs	r0, r3
 80041ec:	f7fd fe20 	bl	8001e30 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2229      	movs	r2, #41	@ 0x29
 80041f4:	2102      	movs	r1, #2
 80041f6:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	68db      	ldr	r3, [r3, #12]
 80041fe:	2210      	movs	r2, #16
 8004200:	4013      	ands	r3, r2
 8004202:	2b10      	cmp	r3, #16
 8004204:	d062      	beq.n	80042cc <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	22ca      	movs	r2, #202	@ 0xca
 800420c:	625a      	str	r2, [r3, #36]	@ 0x24
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	2253      	movs	r2, #83	@ 0x53
 8004214:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8004216:	250f      	movs	r5, #15
 8004218:	197c      	adds	r4, r7, r5
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	0018      	movs	r0, r3
 800421e:	f000 fcb9 	bl	8004b94 <RTC_EnterInitMode>
 8004222:	0003      	movs	r3, r0
 8004224:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8004226:	0028      	movs	r0, r5
 8004228:	183b      	adds	r3, r7, r0
 800422a:	781b      	ldrb	r3, [r3, #0]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d12c      	bne.n	800428a <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	699a      	ldr	r2, [r3, #24]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	492e      	ldr	r1, [pc, #184]	@ (80042f4 <HAL_RTC_Init+0x140>)
 800423c:	400a      	ands	r2, r1
 800423e:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	6999      	ldr	r1, [r3, #24]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	689a      	ldr	r2, [r3, #8]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	695b      	ldr	r3, [r3, #20]
 800424e:	431a      	orrs	r2, r3
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	69db      	ldr	r3, [r3, #28]
 8004254:	431a      	orrs	r2, r3
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	430a      	orrs	r2, r1
 800425c:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	6912      	ldr	r2, [r2, #16]
 8004266:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	6919      	ldr	r1, [r3, #16]
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	68db      	ldr	r3, [r3, #12]
 8004272:	041a      	lsls	r2, r3, #16
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	430a      	orrs	r2, r1
 800427a:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800427c:	183c      	adds	r4, r7, r0
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	0018      	movs	r0, r3
 8004282:	f000 fcc9 	bl	8004c18 <RTC_ExitInitMode>
 8004286:	0003      	movs	r3, r0
 8004288:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 800428a:	230f      	movs	r3, #15
 800428c:	18fb      	adds	r3, r7, r3
 800428e:	781b      	ldrb	r3, [r3, #0]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d116      	bne.n	80042c2 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	699a      	ldr	r2, [r3, #24]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	00d2      	lsls	r2, r2, #3
 80042a0:	08d2      	lsrs	r2, r2, #3
 80042a2:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	6999      	ldr	r1, [r3, #24]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6a1b      	ldr	r3, [r3, #32]
 80042b2:	431a      	orrs	r2, r3
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	699b      	ldr	r3, [r3, #24]
 80042b8:	431a      	orrs	r2, r3
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	430a      	orrs	r2, r1
 80042c0:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	22ff      	movs	r2, #255	@ 0xff
 80042c8:	625a      	str	r2, [r3, #36]	@ 0x24
 80042ca:	e003      	b.n	80042d4 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80042cc:	230f      	movs	r3, #15
 80042ce:	18fb      	adds	r3, r7, r3
 80042d0:	2200      	movs	r2, #0
 80042d2:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 80042d4:	230f      	movs	r3, #15
 80042d6:	18fb      	adds	r3, r7, r3
 80042d8:	781b      	ldrb	r3, [r3, #0]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d103      	bne.n	80042e6 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2229      	movs	r2, #41	@ 0x29
 80042e2:	2101      	movs	r1, #1
 80042e4:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80042e6:	230f      	movs	r3, #15
 80042e8:	18fb      	adds	r3, r7, r3
 80042ea:	781b      	ldrb	r3, [r3, #0]
}
 80042ec:	0018      	movs	r0, r3
 80042ee:	46bd      	mov	sp, r7
 80042f0:	b004      	add	sp, #16
 80042f2:	bdb0      	pop	{r4, r5, r7, pc}
 80042f4:	fb8fffbf 	.word	0xfb8fffbf

080042f8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80042f8:	b5b0      	push	{r4, r5, r7, lr}
 80042fa:	b086      	sub	sp, #24
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	60f8      	str	r0, [r7, #12]
 8004300:	60b9      	str	r1, [r7, #8]
 8004302:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	2228      	movs	r2, #40	@ 0x28
 8004308:	5c9b      	ldrb	r3, [r3, r2]
 800430a:	2b01      	cmp	r3, #1
 800430c:	d101      	bne.n	8004312 <HAL_RTC_SetTime+0x1a>
 800430e:	2302      	movs	r3, #2
 8004310:	e092      	b.n	8004438 <HAL_RTC_SetTime+0x140>
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	2228      	movs	r2, #40	@ 0x28
 8004316:	2101      	movs	r1, #1
 8004318:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2229      	movs	r2, #41	@ 0x29
 800431e:	2102      	movs	r1, #2
 8004320:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	22ca      	movs	r2, #202	@ 0xca
 8004328:	625a      	str	r2, [r3, #36]	@ 0x24
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	2253      	movs	r2, #83	@ 0x53
 8004330:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004332:	2513      	movs	r5, #19
 8004334:	197c      	adds	r4, r7, r5
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	0018      	movs	r0, r3
 800433a:	f000 fc2b 	bl	8004b94 <RTC_EnterInitMode>
 800433e:	0003      	movs	r3, r0
 8004340:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8004342:	197b      	adds	r3, r7, r5
 8004344:	781b      	ldrb	r3, [r3, #0]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d162      	bne.n	8004410 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d125      	bne.n	800439c <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	699b      	ldr	r3, [r3, #24]
 8004356:	2240      	movs	r2, #64	@ 0x40
 8004358:	4013      	ands	r3, r2
 800435a:	d102      	bne.n	8004362 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	2200      	movs	r2, #0
 8004360:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004362:	68bb      	ldr	r3, [r7, #8]
 8004364:	781b      	ldrb	r3, [r3, #0]
 8004366:	0018      	movs	r0, r3
 8004368:	f000 fc9a 	bl	8004ca0 <RTC_ByteToBcd2>
 800436c:	0003      	movs	r3, r0
 800436e:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	785b      	ldrb	r3, [r3, #1]
 8004374:	0018      	movs	r0, r3
 8004376:	f000 fc93 	bl	8004ca0 <RTC_ByteToBcd2>
 800437a:	0003      	movs	r3, r0
 800437c:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800437e:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	789b      	ldrb	r3, [r3, #2]
 8004384:	0018      	movs	r0, r3
 8004386:	f000 fc8b 	bl	8004ca0 <RTC_ByteToBcd2>
 800438a:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800438c:	0022      	movs	r2, r4
 800438e:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	78db      	ldrb	r3, [r3, #3]
 8004394:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004396:	4313      	orrs	r3, r2
 8004398:	617b      	str	r3, [r7, #20]
 800439a:	e017      	b.n	80043cc <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	699b      	ldr	r3, [r3, #24]
 80043a2:	2240      	movs	r2, #64	@ 0x40
 80043a4:	4013      	ands	r3, r2
 80043a6:	d102      	bne.n	80043ae <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	2200      	movs	r2, #0
 80043ac:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	781b      	ldrb	r3, [r3, #0]
 80043b2:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	785b      	ldrb	r3, [r3, #1]
 80043b8:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80043ba:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80043bc:	68ba      	ldr	r2, [r7, #8]
 80043be:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80043c0:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	78db      	ldrb	r3, [r3, #3]
 80043c6:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80043c8:	4313      	orrs	r3, r2
 80043ca:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	697a      	ldr	r2, [r7, #20]
 80043d2:	491b      	ldr	r1, [pc, #108]	@ (8004440 <HAL_RTC_SetTime+0x148>)
 80043d4:	400a      	ands	r2, r1
 80043d6:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	699a      	ldr	r2, [r3, #24]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4918      	ldr	r1, [pc, #96]	@ (8004444 <HAL_RTC_SetTime+0x14c>)
 80043e4:	400a      	ands	r2, r1
 80043e6:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	6999      	ldr	r1, [r3, #24]
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	68da      	ldr	r2, [r3, #12]
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	691b      	ldr	r3, [r3, #16]
 80043f6:	431a      	orrs	r2, r3
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	430a      	orrs	r2, r1
 80043fe:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004400:	2313      	movs	r3, #19
 8004402:	18fc      	adds	r4, r7, r3
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	0018      	movs	r0, r3
 8004408:	f000 fc06 	bl	8004c18 <RTC_ExitInitMode>
 800440c:	0003      	movs	r3, r0
 800440e:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	22ff      	movs	r2, #255	@ 0xff
 8004416:	625a      	str	r2, [r3, #36]	@ 0x24
  
  if (status == HAL_OK)
 8004418:	2313      	movs	r3, #19
 800441a:	18fb      	adds	r3, r7, r3
 800441c:	781b      	ldrb	r3, [r3, #0]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d103      	bne.n	800442a <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2229      	movs	r2, #41	@ 0x29
 8004426:	2101      	movs	r1, #1
 8004428:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2228      	movs	r2, #40	@ 0x28
 800442e:	2100      	movs	r1, #0
 8004430:	5499      	strb	r1, [r3, r2]

  return status;
 8004432:	2313      	movs	r3, #19
 8004434:	18fb      	adds	r3, r7, r3
 8004436:	781b      	ldrb	r3, [r3, #0]
}
 8004438:	0018      	movs	r0, r3
 800443a:	46bd      	mov	sp, r7
 800443c:	b006      	add	sp, #24
 800443e:	bdb0      	pop	{r4, r5, r7, pc}
 8004440:	007f7f7f 	.word	0x007f7f7f
 8004444:	fffbffff 	.word	0xfffbffff

08004448 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b086      	sub	sp, #24
 800444c:	af00      	add	r7, sp, #0
 800444e:	60f8      	str	r0, [r7, #12]
 8004450:	60b9      	str	r1, [r7, #8]
 8004452:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	689a      	ldr	r2, [r3, #8]
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	691b      	ldr	r3, [r3, #16]
 8004464:	045b      	lsls	r3, r3, #17
 8004466:	0c5a      	lsrs	r2, r3, #17
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a22      	ldr	r2, [pc, #136]	@ (80044fc <HAL_RTC_GetTime+0xb4>)
 8004474:	4013      	ands	r3, r2
 8004476:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	0c1b      	lsrs	r3, r3, #16
 800447c:	b2db      	uxtb	r3, r3
 800447e:	223f      	movs	r2, #63	@ 0x3f
 8004480:	4013      	ands	r3, r2
 8004482:	b2da      	uxtb	r2, r3
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	0a1b      	lsrs	r3, r3, #8
 800448c:	b2db      	uxtb	r3, r3
 800448e:	227f      	movs	r2, #127	@ 0x7f
 8004490:	4013      	ands	r3, r2
 8004492:	b2da      	uxtb	r2, r3
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	b2db      	uxtb	r3, r3
 800449c:	227f      	movs	r2, #127	@ 0x7f
 800449e:	4013      	ands	r3, r2
 80044a0:	b2da      	uxtb	r2, r3
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	0d9b      	lsrs	r3, r3, #22
 80044aa:	b2db      	uxtb	r3, r3
 80044ac:	2201      	movs	r2, #1
 80044ae:	4013      	ands	r3, r2
 80044b0:	b2da      	uxtb	r2, r3
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d11a      	bne.n	80044f2 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	781b      	ldrb	r3, [r3, #0]
 80044c0:	0018      	movs	r0, r3
 80044c2:	f000 fc15 	bl	8004cf0 <RTC_Bcd2ToByte>
 80044c6:	0003      	movs	r3, r0
 80044c8:	001a      	movs	r2, r3
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80044ce:	68bb      	ldr	r3, [r7, #8]
 80044d0:	785b      	ldrb	r3, [r3, #1]
 80044d2:	0018      	movs	r0, r3
 80044d4:	f000 fc0c 	bl	8004cf0 <RTC_Bcd2ToByte>
 80044d8:	0003      	movs	r3, r0
 80044da:	001a      	movs	r2, r3
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	789b      	ldrb	r3, [r3, #2]
 80044e4:	0018      	movs	r0, r3
 80044e6:	f000 fc03 	bl	8004cf0 <RTC_Bcd2ToByte>
 80044ea:	0003      	movs	r3, r0
 80044ec:	001a      	movs	r2, r3
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80044f2:	2300      	movs	r3, #0
}
 80044f4:	0018      	movs	r0, r3
 80044f6:	46bd      	mov	sp, r7
 80044f8:	b006      	add	sp, #24
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	007f7f7f 	.word	0x007f7f7f

08004500 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004500:	b5b0      	push	{r4, r5, r7, lr}
 8004502:	b086      	sub	sp, #24
 8004504:	af00      	add	r7, sp, #0
 8004506:	60f8      	str	r0, [r7, #12]
 8004508:	60b9      	str	r1, [r7, #8]
 800450a:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2228      	movs	r2, #40	@ 0x28
 8004510:	5c9b      	ldrb	r3, [r3, r2]
 8004512:	2b01      	cmp	r3, #1
 8004514:	d101      	bne.n	800451a <HAL_RTC_SetDate+0x1a>
 8004516:	2302      	movs	r3, #2
 8004518:	e07e      	b.n	8004618 <HAL_RTC_SetDate+0x118>
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2228      	movs	r2, #40	@ 0x28
 800451e:	2101      	movs	r1, #1
 8004520:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2229      	movs	r2, #41	@ 0x29
 8004526:	2102      	movs	r1, #2
 8004528:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d10e      	bne.n	800454e <HAL_RTC_SetDate+0x4e>
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	785b      	ldrb	r3, [r3, #1]
 8004534:	001a      	movs	r2, r3
 8004536:	2310      	movs	r3, #16
 8004538:	4013      	ands	r3, r2
 800453a:	d008      	beq.n	800454e <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	785b      	ldrb	r3, [r3, #1]
 8004540:	2210      	movs	r2, #16
 8004542:	4393      	bics	r3, r2
 8004544:	b2db      	uxtb	r3, r3
 8004546:	330a      	adds	r3, #10
 8004548:	b2da      	uxtb	r2, r3
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d11c      	bne.n	800458e <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	78db      	ldrb	r3, [r3, #3]
 8004558:	0018      	movs	r0, r3
 800455a:	f000 fba1 	bl	8004ca0 <RTC_ByteToBcd2>
 800455e:	0003      	movs	r3, r0
 8004560:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	785b      	ldrb	r3, [r3, #1]
 8004566:	0018      	movs	r0, r3
 8004568:	f000 fb9a 	bl	8004ca0 <RTC_ByteToBcd2>
 800456c:	0003      	movs	r3, r0
 800456e:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004570:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	789b      	ldrb	r3, [r3, #2]
 8004576:	0018      	movs	r0, r3
 8004578:	f000 fb92 	bl	8004ca0 <RTC_ByteToBcd2>
 800457c:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800457e:	0022      	movs	r2, r4
 8004580:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	781b      	ldrb	r3, [r3, #0]
 8004586:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004588:	4313      	orrs	r3, r2
 800458a:	617b      	str	r3, [r7, #20]
 800458c:	e00e      	b.n	80045ac <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	78db      	ldrb	r3, [r3, #3]
 8004592:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	785b      	ldrb	r3, [r3, #1]
 8004598:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800459a:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 800459c:	68ba      	ldr	r2, [r7, #8]
 800459e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80045a0:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	781b      	ldrb	r3, [r3, #0]
 80045a6:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80045a8:	4313      	orrs	r3, r2
 80045aa:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	22ca      	movs	r2, #202	@ 0xca
 80045b2:	625a      	str	r2, [r3, #36]	@ 0x24
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	2253      	movs	r2, #83	@ 0x53
 80045ba:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80045bc:	2513      	movs	r5, #19
 80045be:	197c      	adds	r4, r7, r5
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	0018      	movs	r0, r3
 80045c4:	f000 fae6 	bl	8004b94 <RTC_EnterInitMode>
 80045c8:	0003      	movs	r3, r0
 80045ca:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80045cc:	0028      	movs	r0, r5
 80045ce:	183b      	adds	r3, r7, r0
 80045d0:	781b      	ldrb	r3, [r3, #0]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d10c      	bne.n	80045f0 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	697a      	ldr	r2, [r7, #20]
 80045dc:	4910      	ldr	r1, [pc, #64]	@ (8004620 <HAL_RTC_SetDate+0x120>)
 80045de:	400a      	ands	r2, r1
 80045e0:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80045e2:	183c      	adds	r4, r7, r0
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	0018      	movs	r0, r3
 80045e8:	f000 fb16 	bl	8004c18 <RTC_ExitInitMode>
 80045ec:	0003      	movs	r3, r0
 80045ee:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	22ff      	movs	r2, #255	@ 0xff
 80045f6:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 80045f8:	2313      	movs	r3, #19
 80045fa:	18fb      	adds	r3, r7, r3
 80045fc:	781b      	ldrb	r3, [r3, #0]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d103      	bne.n	800460a <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2229      	movs	r2, #41	@ 0x29
 8004606:	2101      	movs	r1, #1
 8004608:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2228      	movs	r2, #40	@ 0x28
 800460e:	2100      	movs	r1, #0
 8004610:	5499      	strb	r1, [r3, r2]

  return status;
 8004612:	2313      	movs	r3, #19
 8004614:	18fb      	adds	r3, r7, r3
 8004616:	781b      	ldrb	r3, [r3, #0]
}
 8004618:	0018      	movs	r0, r3
 800461a:	46bd      	mov	sp, r7
 800461c:	b006      	add	sp, #24
 800461e:	bdb0      	pop	{r4, r5, r7, pc}
 8004620:	00ffff3f 	.word	0x00ffff3f

08004624 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b086      	sub	sp, #24
 8004628:	af00      	add	r7, sp, #0
 800462a:	60f8      	str	r0, [r7, #12]
 800462c:	60b9      	str	r1, [r7, #8]
 800462e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	4a21      	ldr	r2, [pc, #132]	@ (80046bc <HAL_RTC_GetDate+0x98>)
 8004638:	4013      	ands	r3, r2
 800463a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	0c1b      	lsrs	r3, r3, #16
 8004640:	b2da      	uxtb	r2, r3
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	0a1b      	lsrs	r3, r3, #8
 800464a:	b2db      	uxtb	r3, r3
 800464c:	221f      	movs	r2, #31
 800464e:	4013      	ands	r3, r2
 8004650:	b2da      	uxtb	r2, r3
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	b2db      	uxtb	r3, r3
 800465a:	223f      	movs	r2, #63	@ 0x3f
 800465c:	4013      	ands	r3, r2
 800465e:	b2da      	uxtb	r2, r3
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	0b5b      	lsrs	r3, r3, #13
 8004668:	b2db      	uxtb	r3, r3
 800466a:	2207      	movs	r2, #7
 800466c:	4013      	ands	r3, r2
 800466e:	b2da      	uxtb	r2, r3
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d11a      	bne.n	80046b0 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	78db      	ldrb	r3, [r3, #3]
 800467e:	0018      	movs	r0, r3
 8004680:	f000 fb36 	bl	8004cf0 <RTC_Bcd2ToByte>
 8004684:	0003      	movs	r3, r0
 8004686:	001a      	movs	r2, r3
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	785b      	ldrb	r3, [r3, #1]
 8004690:	0018      	movs	r0, r3
 8004692:	f000 fb2d 	bl	8004cf0 <RTC_Bcd2ToByte>
 8004696:	0003      	movs	r3, r0
 8004698:	001a      	movs	r2, r3
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	789b      	ldrb	r3, [r3, #2]
 80046a2:	0018      	movs	r0, r3
 80046a4:	f000 fb24 	bl	8004cf0 <RTC_Bcd2ToByte>
 80046a8:	0003      	movs	r3, r0
 80046aa:	001a      	movs	r2, r3
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80046b0:	2300      	movs	r3, #0
}
 80046b2:	0018      	movs	r0, r3
 80046b4:	46bd      	mov	sp, r7
 80046b6:	b006      	add	sp, #24
 80046b8:	bd80      	pop	{r7, pc}
 80046ba:	46c0      	nop			@ (mov r8, r8)
 80046bc:	00ffff3f 	.word	0x00ffff3f

080046c0 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80046c0:	b590      	push	{r4, r7, lr}
 80046c2:	b089      	sub	sp, #36	@ 0x24
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	60f8      	str	r0, [r7, #12]
 80046c8:	60b9      	str	r1, [r7, #8]
 80046ca:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2228      	movs	r2, #40	@ 0x28
 80046d0:	5c9b      	ldrb	r3, [r3, r2]
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	d101      	bne.n	80046da <HAL_RTC_SetAlarm_IT+0x1a>
 80046d6:	2302      	movs	r3, #2
 80046d8:	e127      	b.n	800492a <HAL_RTC_SetAlarm_IT+0x26a>
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	2228      	movs	r2, #40	@ 0x28
 80046de:	2101      	movs	r1, #1
 80046e0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	2229      	movs	r2, #41	@ 0x29
 80046e6:	2102      	movs	r1, #2
 80046e8:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d136      	bne.n	800475e <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	699b      	ldr	r3, [r3, #24]
 80046f6:	2240      	movs	r2, #64	@ 0x40
 80046f8:	4013      	ands	r3, r2
 80046fa:	d102      	bne.n	8004702 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	2200      	movs	r2, #0
 8004700:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	781b      	ldrb	r3, [r3, #0]
 8004706:	0018      	movs	r0, r3
 8004708:	f000 faca 	bl	8004ca0 <RTC_ByteToBcd2>
 800470c:	0003      	movs	r3, r0
 800470e:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	785b      	ldrb	r3, [r3, #1]
 8004714:	0018      	movs	r0, r3
 8004716:	f000 fac3 	bl	8004ca0 <RTC_ByteToBcd2>
 800471a:	0003      	movs	r3, r0
 800471c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800471e:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	789b      	ldrb	r3, [r3, #2]
 8004724:	0018      	movs	r0, r3
 8004726:	f000 fabb 	bl	8004ca0 <RTC_ByteToBcd2>
 800472a:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800472c:	0022      	movs	r2, r4
 800472e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	78db      	ldrb	r3, [r3, #3]
 8004734:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004736:	431a      	orrs	r2, r3
 8004738:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	2220      	movs	r2, #32
 800473e:	5c9b      	ldrb	r3, [r3, r2]
 8004740:	0018      	movs	r0, r3
 8004742:	f000 faad 	bl	8004ca0 <RTC_ByteToBcd2>
 8004746:	0003      	movs	r3, r0
 8004748:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800474a:	0022      	movs	r2, r4
 800474c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004752:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004758:	4313      	orrs	r3, r2
 800475a:	61fb      	str	r3, [r7, #28]
 800475c:	e022      	b.n	80047a4 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	699b      	ldr	r3, [r3, #24]
 8004764:	2240      	movs	r2, #64	@ 0x40
 8004766:	4013      	ands	r3, r2
 8004768:	d102      	bne.n	8004770 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	2200      	movs	r2, #0
 800476e:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	781b      	ldrb	r3, [r3, #0]
 8004774:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	785b      	ldrb	r3, [r3, #1]
 800477a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800477c:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800477e:	68ba      	ldr	r2, [r7, #8]
 8004780:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004782:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	78db      	ldrb	r3, [r3, #3]
 8004788:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800478a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	2120      	movs	r1, #32
 8004790:	5c5b      	ldrb	r3, [r3, r1]
 8004792:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004794:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800479a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80047a0:	4313      	orrs	r3, r2
 80047a2:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	685a      	ldr	r2, [r3, #4]
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	699b      	ldr	r3, [r3, #24]
 80047ac:	4313      	orrs	r3, r2
 80047ae:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	22ca      	movs	r2, #202	@ 0xca
 80047b6:	625a      	str	r2, [r3, #36]	@ 0x24
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	2253      	movs	r2, #83	@ 0x53
 80047be:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80047c4:	2380      	movs	r3, #128	@ 0x80
 80047c6:	005b      	lsls	r3, r3, #1
 80047c8:	429a      	cmp	r2, r3
 80047ca:	d14c      	bne.n	8004866 <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	699a      	ldr	r2, [r3, #24]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4957      	ldr	r1, [pc, #348]	@ (8004934 <HAL_RTC_SetAlarm_IT+0x274>)
 80047d8:	400a      	ands	r2, r1
 80047da:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2101      	movs	r1, #1
 80047e8:	430a      	orrs	r2, r1
 80047ea:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 80047ec:	f7fd fcd4 	bl	8002198 <HAL_GetTick>
 80047f0:	0003      	movs	r3, r0
 80047f2:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80047f4:	e016      	b.n	8004824 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80047f6:	f7fd fccf 	bl	8002198 <HAL_GetTick>
 80047fa:	0002      	movs	r2, r0
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	1ad2      	subs	r2, r2, r3
 8004800:	23fa      	movs	r3, #250	@ 0xfa
 8004802:	009b      	lsls	r3, r3, #2
 8004804:	429a      	cmp	r2, r3
 8004806:	d90d      	bls.n	8004824 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	22ff      	movs	r2, #255	@ 0xff
 800480e:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2229      	movs	r2, #41	@ 0x29
 8004814:	2103      	movs	r1, #3
 8004816:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2228      	movs	r2, #40	@ 0x28
 800481c:	2100      	movs	r1, #0
 800481e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004820:	2303      	movs	r3, #3
 8004822:	e082      	b.n	800492a <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	68db      	ldr	r3, [r3, #12]
 800482a:	2201      	movs	r2, #1
 800482c:	4013      	ands	r3, r2
 800482e:	d0e2      	beq.n	80047f6 <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	69fa      	ldr	r2, [r7, #28]
 8004836:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	69ba      	ldr	r2, [r7, #24]
 800483e:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	699a      	ldr	r2, [r3, #24]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	2180      	movs	r1, #128	@ 0x80
 800484c:	0049      	lsls	r1, r1, #1
 800484e:	430a      	orrs	r2, r1
 8004850:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	699a      	ldr	r2, [r3, #24]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	2180      	movs	r1, #128	@ 0x80
 800485e:	0149      	lsls	r1, r1, #5
 8004860:	430a      	orrs	r2, r1
 8004862:	619a      	str	r2, [r3, #24]
 8004864:	e04b      	b.n	80048fe <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	699a      	ldr	r2, [r3, #24]
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4931      	ldr	r1, [pc, #196]	@ (8004938 <HAL_RTC_SetAlarm_IT+0x278>)
 8004872:	400a      	ands	r2, r1
 8004874:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	2102      	movs	r1, #2
 8004882:	430a      	orrs	r2, r1
 8004884:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 8004886:	f7fd fc87 	bl	8002198 <HAL_GetTick>
 800488a:	0003      	movs	r3, r0
 800488c:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800488e:	e016      	b.n	80048be <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004890:	f7fd fc82 	bl	8002198 <HAL_GetTick>
 8004894:	0002      	movs	r2, r0
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	1ad2      	subs	r2, r2, r3
 800489a:	23fa      	movs	r3, #250	@ 0xfa
 800489c:	009b      	lsls	r3, r3, #2
 800489e:	429a      	cmp	r2, r3
 80048a0:	d90d      	bls.n	80048be <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	22ff      	movs	r2, #255	@ 0xff
 80048a8:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2229      	movs	r2, #41	@ 0x29
 80048ae:	2103      	movs	r1, #3
 80048b0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	2228      	movs	r2, #40	@ 0x28
 80048b6:	2100      	movs	r1, #0
 80048b8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	e035      	b.n	800492a <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	68db      	ldr	r3, [r3, #12]
 80048c4:	2202      	movs	r2, #2
 80048c6:	4013      	ands	r3, r2
 80048c8:	d0e2      	beq.n	8004890 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	69fa      	ldr	r2, [r7, #28]
 80048d0:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	69ba      	ldr	r2, [r7, #24]
 80048d8:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	699a      	ldr	r2, [r3, #24]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	2180      	movs	r1, #128	@ 0x80
 80048e6:	0089      	lsls	r1, r1, #2
 80048e8:	430a      	orrs	r2, r1
 80048ea:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	699a      	ldr	r2, [r3, #24]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	2180      	movs	r1, #128	@ 0x80
 80048f8:	0189      	lsls	r1, r1, #6
 80048fa:	430a      	orrs	r2, r1
 80048fc:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80048fe:	4a0f      	ldr	r2, [pc, #60]	@ (800493c <HAL_RTC_SetAlarm_IT+0x27c>)
 8004900:	2380      	movs	r3, #128	@ 0x80
 8004902:	58d3      	ldr	r3, [r2, r3]
 8004904:	490d      	ldr	r1, [pc, #52]	@ (800493c <HAL_RTC_SetAlarm_IT+0x27c>)
 8004906:	2280      	movs	r2, #128	@ 0x80
 8004908:	0312      	lsls	r2, r2, #12
 800490a:	4313      	orrs	r3, r2
 800490c:	2280      	movs	r2, #128	@ 0x80
 800490e:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	22ff      	movs	r2, #255	@ 0xff
 8004916:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	2229      	movs	r2, #41	@ 0x29
 800491c:	2101      	movs	r1, #1
 800491e:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	2228      	movs	r2, #40	@ 0x28
 8004924:	2100      	movs	r1, #0
 8004926:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004928:	2300      	movs	r3, #0
}
 800492a:	0018      	movs	r0, r3
 800492c:	46bd      	mov	sp, r7
 800492e:	b009      	add	sp, #36	@ 0x24
 8004930:	bd90      	pop	{r4, r7, pc}
 8004932:	46c0      	nop			@ (mov r8, r8)
 8004934:	fffffeff 	.word	0xfffffeff
 8004938:	fffffdff 	.word	0xfffffdff
 800493c:	40021800 	.word	0x40021800

08004940 <HAL_RTC_GetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b086      	sub	sp, #24
 8004944:	af00      	add	r7, sp, #0
 8004946:	60f8      	str	r0, [r7, #12]
 8004948:	60b9      	str	r1, [r7, #8]
 800494a:	607a      	str	r2, [r7, #4]
 800494c:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(Alarm));

  if(Alarm == RTC_ALARM_A)
 800494e:	687a      	ldr	r2, [r7, #4]
 8004950:	2380      	movs	r3, #128	@ 0x80
 8004952:	005b      	lsls	r3, r3, #1
 8004954:	429a      	cmp	r2, r3
 8004956:	d144      	bne.n	80049e2 <HAL_RTC_GetAlarm+0xa2>
  {
    /* AlarmA */
    sAlarm->Alarm = RTC_ALARM_A;
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	2280      	movs	r2, #128	@ 0x80
 800495c:	0052      	lsls	r2, r2, #1
 800495e:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMAR);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004966:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR ) & RTC_ALRMASSR_SS);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800496e:	045b      	lsls	r3, r3, #17
 8004970:	0c5b      	lsrs	r3, r3, #17
 8004972:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> RTC_ALRMAR_HU_Pos);
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	0c1b      	lsrs	r3, r3, #16
 8004978:	b2db      	uxtb	r3, r3
 800497a:	223f      	movs	r2, #63	@ 0x3f
 800497c:	4013      	ands	r3, r2
 800497e:	b2da      	uxtb	r2, r3
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> RTC_ALRMAR_MNU_Pos);
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	0a1b      	lsrs	r3, r3, #8
 8004988:	b2db      	uxtb	r3, r3
 800498a:	227f      	movs	r2, #127	@ 0x7f
 800498c:	4013      	ands	r3, r2
 800498e:	b2da      	uxtb	r2, r3
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU)) >> RTC_ALRMAR_SU_Pos);
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	b2db      	uxtb	r3, r3
 8004998:	227f      	movs	r2, #127	@ 0x7f
 800499a:	4013      	ands	r3, r2
 800499c:	b2da      	uxtb	r2, r3
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMAR_PM) >> RTC_ALRMAR_PM_Pos);
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	0d9b      	lsrs	r3, r3, #22
 80049a6:	b2db      	uxtb	r3, r3
 80049a8:	2201      	movs	r2, #1
 80049aa:	4013      	ands	r3, r2
 80049ac:	b2da      	uxtb	r2, r3
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	693a      	ldr	r2, [r7, #16]
 80049b6:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> RTC_ALRMAR_DU_Pos);
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	0e1b      	lsrs	r3, r3, #24
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	223f      	movs	r2, #63	@ 0x3f
 80049c0:	4013      	ands	r3, r2
 80049c2:	b2d9      	uxtb	r1, r3
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	2220      	movs	r2, #32
 80049c8:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 80049ca:	697a      	ldr	r2, [r7, #20]
 80049cc:	2380      	movs	r3, #128	@ 0x80
 80049ce:	05db      	lsls	r3, r3, #23
 80049d0:	401a      	ands	r2, r3
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	4a3b      	ldr	r2, [pc, #236]	@ (8004ac8 <HAL_RTC_GetAlarm+0x188>)
 80049da:	401a      	ands	r2, r3
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	615a      	str	r2, [r3, #20]
 80049e0:	e043      	b.n	8004a6a <HAL_RTC_GetAlarm+0x12a>
  }
  else
  {
    sAlarm->Alarm = RTC_ALARM_B;
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	2280      	movs	r2, #128	@ 0x80
 80049e6:	0092      	lsls	r2, r2, #2
 80049e8:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMBR);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049f0:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049f8:	045b      	lsls	r3, r3, #17
 80049fa:	0c5b      	lsrs	r3, r3, #17
 80049fc:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMBR_HT | RTC_ALRMBR_HU)) >> RTC_ALRMBR_HU_Pos);
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	0c1b      	lsrs	r3, r3, #16
 8004a02:	b2db      	uxtb	r3, r3
 8004a04:	223f      	movs	r2, #63	@ 0x3f
 8004a06:	4013      	ands	r3, r2
 8004a08:	b2da      	uxtb	r2, r3
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU)) >> RTC_ALRMBR_MNU_Pos);
 8004a0e:	697b      	ldr	r3, [r7, #20]
 8004a10:	0a1b      	lsrs	r3, r3, #8
 8004a12:	b2db      	uxtb	r3, r3
 8004a14:	227f      	movs	r2, #127	@ 0x7f
 8004a16:	4013      	ands	r3, r2
 8004a18:	b2da      	uxtb	r2, r3
 8004a1a:	68bb      	ldr	r3, [r7, #8]
 8004a1c:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMBR_ST | RTC_ALRMBR_SU)) >> RTC_ALRMBR_SU_Pos);
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	227f      	movs	r2, #127	@ 0x7f
 8004a24:	4013      	ands	r3, r2
 8004a26:	b2da      	uxtb	r2, r3
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMBR_PM) >> RTC_ALRMBR_PM_Pos);
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	0d9b      	lsrs	r3, r3, #22
 8004a30:	b2db      	uxtb	r3, r3
 8004a32:	2201      	movs	r2, #1
 8004a34:	4013      	ands	r3, r2
 8004a36:	b2da      	uxtb	r2, r3
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	693a      	ldr	r2, [r7, #16]
 8004a40:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMBR_DT | RTC_ALRMBR_DU)) >> RTC_ALRMBR_DU_Pos);
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	0e1b      	lsrs	r3, r3, #24
 8004a46:	b2db      	uxtb	r3, r3
 8004a48:	223f      	movs	r2, #63	@ 0x3f
 8004a4a:	4013      	ands	r3, r2
 8004a4c:	b2d9      	uxtb	r1, r3
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	2220      	movs	r2, #32
 8004a52:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMBR_WDSEL);
 8004a54:	697a      	ldr	r2, [r7, #20]
 8004a56:	2380      	movs	r3, #128	@ 0x80
 8004a58:	05db      	lsls	r3, r3, #23
 8004a5a:	401a      	ands	r2, r3
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	4a19      	ldr	r2, [pc, #100]	@ (8004ac8 <HAL_RTC_GetAlarm+0x188>)
 8004a64:	401a      	ands	r2, r3
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	615a      	str	r2, [r3, #20]
  }

  if(Format == RTC_FORMAT_BIN)
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d125      	bne.n	8004abc <HAL_RTC_GetAlarm+0x17c>
  {
    sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	781b      	ldrb	r3, [r3, #0]
 8004a74:	0018      	movs	r0, r3
 8004a76:	f000 f93b 	bl	8004cf0 <RTC_Bcd2ToByte>
 8004a7a:	0003      	movs	r3, r0
 8004a7c:	001a      	movs	r2, r3
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes);
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	785b      	ldrb	r3, [r3, #1]
 8004a86:	0018      	movs	r0, r3
 8004a88:	f000 f932 	bl	8004cf0 <RTC_Bcd2ToByte>
 8004a8c:	0003      	movs	r3, r0
 8004a8e:	001a      	movs	r2, r3
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds);
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	789b      	ldrb	r3, [r3, #2]
 8004a98:	0018      	movs	r0, r3
 8004a9a:	f000 f929 	bl	8004cf0 <RTC_Bcd2ToByte>
 8004a9e:	0003      	movs	r3, r0
 8004aa0:	001a      	movs	r2, r3
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	2220      	movs	r2, #32
 8004aaa:	5c9b      	ldrb	r3, [r3, r2]
 8004aac:	0018      	movs	r0, r3
 8004aae:	f000 f91f 	bl	8004cf0 <RTC_Bcd2ToByte>
 8004ab2:	0003      	movs	r3, r0
 8004ab4:	0019      	movs	r1, r3
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	2220      	movs	r2, #32
 8004aba:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8004abc:	2300      	movs	r3, #0
}
 8004abe:	0018      	movs	r0, r3
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	b006      	add	sp, #24
 8004ac4:	bd80      	pop	{r7, pc}
 8004ac6:	46c0      	nop			@ (mov r8, r8)
 8004ac8:	80808080 	.word	0x80808080

08004acc <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b082      	sub	sp, #8
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	699a      	ldr	r2, [r3, #24]
 8004ada:	2380      	movs	r3, #128	@ 0x80
 8004adc:	015b      	lsls	r3, r3, #5
 8004ade:	4013      	ands	r3, r2
 8004ae0:	d011      	beq.n	8004b06 <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ae8:	2201      	movs	r2, #1
 8004aea:	4013      	ands	r3, r2
 8004aec:	d00b      	beq.n	8004b06 <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	2101      	movs	r1, #1
 8004afa:	430a      	orrs	r2, r1
 8004afc:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	0018      	movs	r0, r3
 8004b02:	f7fc fb13 	bl	800112c <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	699a      	ldr	r2, [r3, #24]
 8004b0c:	2380      	movs	r3, #128	@ 0x80
 8004b0e:	019b      	lsls	r3, r3, #6
 8004b10:	4013      	ands	r3, r2
 8004b12:	d011      	beq.n	8004b38 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b1a:	2202      	movs	r2, #2
 8004b1c:	4013      	ands	r3, r2
 8004b1e:	d00b      	beq.n	8004b38 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	2102      	movs	r1, #2
 8004b2c:	430a      	orrs	r2, r1
 8004b2e:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	0018      	movs	r0, r3
 8004b34:	f000 f9a4 	bl	8004e80 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2229      	movs	r2, #41	@ 0x29
 8004b3c:	2101      	movs	r1, #1
 8004b3e:	5499      	strb	r1, [r3, r2]
}
 8004b40:	46c0      	nop			@ (mov r8, r8)
 8004b42:	46bd      	mov	sp, r7
 8004b44:	b002      	add	sp, #8
 8004b46:	bd80      	pop	{r7, pc}

08004b48 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b084      	sub	sp, #16
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a0e      	ldr	r2, [pc, #56]	@ (8004b90 <HAL_RTC_WaitForSynchro+0x48>)
 8004b56:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8004b58:	f7fd fb1e 	bl	8002198 <HAL_GetTick>
 8004b5c:	0003      	movs	r3, r0
 8004b5e:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8004b60:	e00a      	b.n	8004b78 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004b62:	f7fd fb19 	bl	8002198 <HAL_GetTick>
 8004b66:	0002      	movs	r2, r0
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	1ad2      	subs	r2, r2, r3
 8004b6c:	23fa      	movs	r3, #250	@ 0xfa
 8004b6e:	009b      	lsls	r3, r3, #2
 8004b70:	429a      	cmp	r2, r3
 8004b72:	d901      	bls.n	8004b78 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8004b74:	2303      	movs	r3, #3
 8004b76:	e006      	b.n	8004b86 <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	2220      	movs	r2, #32
 8004b80:	4013      	ands	r3, r2
 8004b82:	d0ee      	beq.n	8004b62 <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 8004b84:	2300      	movs	r3, #0
}
 8004b86:	0018      	movs	r0, r3
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	b004      	add	sp, #16
 8004b8c:	bd80      	pop	{r7, pc}
 8004b8e:	46c0      	nop			@ (mov r8, r8)
 8004b90:	0001005f 	.word	0x0001005f

08004b94 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b084      	sub	sp, #16
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8004b9c:	230f      	movs	r3, #15
 8004b9e:	18fb      	adds	r3, r7, r3
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	68db      	ldr	r3, [r3, #12]
 8004baa:	2240      	movs	r2, #64	@ 0x40
 8004bac:	4013      	ands	r3, r2
 8004bae:	d12c      	bne.n	8004c0a <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	68da      	ldr	r2, [r3, #12]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	2180      	movs	r1, #128	@ 0x80
 8004bbc:	430a      	orrs	r2, r1
 8004bbe:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004bc0:	f7fd faea 	bl	8002198 <HAL_GetTick>
 8004bc4:	0003      	movs	r3, r0
 8004bc6:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004bc8:	e014      	b.n	8004bf4 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8004bca:	f7fd fae5 	bl	8002198 <HAL_GetTick>
 8004bce:	0002      	movs	r2, r0
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	1ad2      	subs	r2, r2, r3
 8004bd4:	200f      	movs	r0, #15
 8004bd6:	183b      	adds	r3, r7, r0
 8004bd8:	1839      	adds	r1, r7, r0
 8004bda:	7809      	ldrb	r1, [r1, #0]
 8004bdc:	7019      	strb	r1, [r3, #0]
 8004bde:	23fa      	movs	r3, #250	@ 0xfa
 8004be0:	009b      	lsls	r3, r3, #2
 8004be2:	429a      	cmp	r2, r3
 8004be4:	d906      	bls.n	8004bf4 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8004be6:	183b      	adds	r3, r7, r0
 8004be8:	2203      	movs	r2, #3
 8004bea:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2229      	movs	r2, #41	@ 0x29
 8004bf0:	2103      	movs	r1, #3
 8004bf2:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	68db      	ldr	r3, [r3, #12]
 8004bfa:	2240      	movs	r2, #64	@ 0x40
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	d104      	bne.n	8004c0a <RTC_EnterInitMode+0x76>
 8004c00:	230f      	movs	r3, #15
 8004c02:	18fb      	adds	r3, r7, r3
 8004c04:	781b      	ldrb	r3, [r3, #0]
 8004c06:	2b03      	cmp	r3, #3
 8004c08:	d1df      	bne.n	8004bca <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8004c0a:	230f      	movs	r3, #15
 8004c0c:	18fb      	adds	r3, r7, r3
 8004c0e:	781b      	ldrb	r3, [r3, #0]
}
 8004c10:	0018      	movs	r0, r3
 8004c12:	46bd      	mov	sp, r7
 8004c14:	b004      	add	sp, #16
 8004c16:	bd80      	pop	{r7, pc}

08004c18 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004c18:	b590      	push	{r4, r7, lr}
 8004c1a:	b085      	sub	sp, #20
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c20:	240f      	movs	r4, #15
 8004c22:	193b      	adds	r3, r7, r4
 8004c24:	2200      	movs	r2, #0
 8004c26:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8004c28:	4b1c      	ldr	r3, [pc, #112]	@ (8004c9c <RTC_ExitInitMode+0x84>)
 8004c2a:	68da      	ldr	r2, [r3, #12]
 8004c2c:	4b1b      	ldr	r3, [pc, #108]	@ (8004c9c <RTC_ExitInitMode+0x84>)
 8004c2e:	2180      	movs	r1, #128	@ 0x80
 8004c30:	438a      	bics	r2, r1
 8004c32:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8004c34:	4b19      	ldr	r3, [pc, #100]	@ (8004c9c <RTC_ExitInitMode+0x84>)
 8004c36:	699b      	ldr	r3, [r3, #24]
 8004c38:	2220      	movs	r2, #32
 8004c3a:	4013      	ands	r3, r2
 8004c3c:	d10d      	bne.n	8004c5a <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	0018      	movs	r0, r3
 8004c42:	f7ff ff81 	bl	8004b48 <HAL_RTC_WaitForSynchro>
 8004c46:	1e03      	subs	r3, r0, #0
 8004c48:	d021      	beq.n	8004c8e <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2229      	movs	r2, #41	@ 0x29
 8004c4e:	2103      	movs	r1, #3
 8004c50:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8004c52:	193b      	adds	r3, r7, r4
 8004c54:	2203      	movs	r2, #3
 8004c56:	701a      	strb	r2, [r3, #0]
 8004c58:	e019      	b.n	8004c8e <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004c5a:	4b10      	ldr	r3, [pc, #64]	@ (8004c9c <RTC_ExitInitMode+0x84>)
 8004c5c:	699a      	ldr	r2, [r3, #24]
 8004c5e:	4b0f      	ldr	r3, [pc, #60]	@ (8004c9c <RTC_ExitInitMode+0x84>)
 8004c60:	2120      	movs	r1, #32
 8004c62:	438a      	bics	r2, r1
 8004c64:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	0018      	movs	r0, r3
 8004c6a:	f7ff ff6d 	bl	8004b48 <HAL_RTC_WaitForSynchro>
 8004c6e:	1e03      	subs	r3, r0, #0
 8004c70:	d007      	beq.n	8004c82 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2229      	movs	r2, #41	@ 0x29
 8004c76:	2103      	movs	r1, #3
 8004c78:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8004c7a:	230f      	movs	r3, #15
 8004c7c:	18fb      	adds	r3, r7, r3
 8004c7e:	2203      	movs	r2, #3
 8004c80:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004c82:	4b06      	ldr	r3, [pc, #24]	@ (8004c9c <RTC_ExitInitMode+0x84>)
 8004c84:	699a      	ldr	r2, [r3, #24]
 8004c86:	4b05      	ldr	r3, [pc, #20]	@ (8004c9c <RTC_ExitInitMode+0x84>)
 8004c88:	2120      	movs	r1, #32
 8004c8a:	430a      	orrs	r2, r1
 8004c8c:	619a      	str	r2, [r3, #24]
  }

  return status;
 8004c8e:	230f      	movs	r3, #15
 8004c90:	18fb      	adds	r3, r7, r3
 8004c92:	781b      	ldrb	r3, [r3, #0]
}
 8004c94:	0018      	movs	r0, r3
 8004c96:	46bd      	mov	sp, r7
 8004c98:	b005      	add	sp, #20
 8004c9a:	bd90      	pop	{r4, r7, pc}
 8004c9c:	40002800 	.word	0x40002800

08004ca0 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b084      	sub	sp, #16
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	0002      	movs	r2, r0
 8004ca8:	1dfb      	adds	r3, r7, #7
 8004caa:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8004cac:	2300      	movs	r3, #0
 8004cae:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8004cb0:	230b      	movs	r3, #11
 8004cb2:	18fb      	adds	r3, r7, r3
 8004cb4:	1dfa      	adds	r2, r7, #7
 8004cb6:	7812      	ldrb	r2, [r2, #0]
 8004cb8:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8004cba:	e008      	b.n	8004cce <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8004cc2:	220b      	movs	r2, #11
 8004cc4:	18bb      	adds	r3, r7, r2
 8004cc6:	18ba      	adds	r2, r7, r2
 8004cc8:	7812      	ldrb	r2, [r2, #0]
 8004cca:	3a0a      	subs	r2, #10
 8004ccc:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8004cce:	210b      	movs	r1, #11
 8004cd0:	187b      	adds	r3, r7, r1
 8004cd2:	781b      	ldrb	r3, [r3, #0]
 8004cd4:	2b09      	cmp	r3, #9
 8004cd6:	d8f1      	bhi.n	8004cbc <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	b2db      	uxtb	r3, r3
 8004cdc:	011b      	lsls	r3, r3, #4
 8004cde:	b2da      	uxtb	r2, r3
 8004ce0:	187b      	adds	r3, r7, r1
 8004ce2:	781b      	ldrb	r3, [r3, #0]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	b2db      	uxtb	r3, r3
}
 8004ce8:	0018      	movs	r0, r3
 8004cea:	46bd      	mov	sp, r7
 8004cec:	b004      	add	sp, #16
 8004cee:	bd80      	pop	{r7, pc}

08004cf0 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b084      	sub	sp, #16
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	0002      	movs	r2, r0
 8004cf8:	1dfb      	adds	r3, r7, #7
 8004cfa:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8004cfc:	1dfb      	adds	r3, r7, #7
 8004cfe:	781b      	ldrb	r3, [r3, #0]
 8004d00:	091b      	lsrs	r3, r3, #4
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	001a      	movs	r2, r3
 8004d06:	0013      	movs	r3, r2
 8004d08:	009b      	lsls	r3, r3, #2
 8004d0a:	189b      	adds	r3, r3, r2
 8004d0c:	005b      	lsls	r3, r3, #1
 8004d0e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	b2da      	uxtb	r2, r3
 8004d14:	1dfb      	adds	r3, r7, #7
 8004d16:	781b      	ldrb	r3, [r3, #0]
 8004d18:	210f      	movs	r1, #15
 8004d1a:	400b      	ands	r3, r1
 8004d1c:	b2db      	uxtb	r3, r3
 8004d1e:	18d3      	adds	r3, r2, r3
 8004d20:	b2db      	uxtb	r3, r3
}
 8004d22:	0018      	movs	r0, r3
 8004d24:	46bd      	mov	sp, r7
 8004d26:	b004      	add	sp, #16
 8004d28:	bd80      	pop	{r7, pc}

08004d2a <HAL_RTCEx_SetSmoothCalib>:
  * @param  SmoothCalibMinusPulsesValue Select the value of CALM[8:0] bits.
  *          This parameter can be one any value from 0 to 0x000001FF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSmoothCalib(RTC_HandleTypeDef* hrtc, uint32_t SmoothCalibPeriod, uint32_t SmoothCalibPlusPulses, uint32_t SmoothCalibMinusPulsesValue)
{
 8004d2a:	b580      	push	{r7, lr}
 8004d2c:	b086      	sub	sp, #24
 8004d2e:	af00      	add	r7, sp, #0
 8004d30:	60f8      	str	r0, [r7, #12]
 8004d32:	60b9      	str	r1, [r7, #8]
 8004d34:	607a      	str	r2, [r7, #4]
 8004d36:	603b      	str	r3, [r7, #0]
  assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(SmoothCalibPeriod));
  assert_param(IS_RTC_SMOOTH_CALIB_PLUS(SmoothCalibPlusPulses));
  assert_param(IS_RTC_SMOOTH_CALIB_MINUS(SmoothCalibMinusPulsesValue));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2228      	movs	r2, #40	@ 0x28
 8004d3c:	5c9b      	ldrb	r3, [r3, r2]
 8004d3e:	2b01      	cmp	r3, #1
 8004d40:	d101      	bne.n	8004d46 <HAL_RTCEx_SetSmoothCalib+0x1c>
 8004d42:	2302      	movs	r3, #2
 8004d44:	e04f      	b.n	8004de6 <HAL_RTCEx_SetSmoothCalib+0xbc>
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	2228      	movs	r2, #40	@ 0x28
 8004d4a:	2101      	movs	r1, #1
 8004d4c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2229      	movs	r2, #41	@ 0x29
 8004d52:	2102      	movs	r1, #2
 8004d54:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	22ca      	movs	r2, #202	@ 0xca
 8004d5c:	625a      	str	r2, [r3, #36]	@ 0x24
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	2253      	movs	r2, #83	@ 0x53
 8004d64:	625a      	str	r2, [r3, #36]	@ 0x24

  /* check if a calibration is pending*/
  if((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	68da      	ldr	r2, [r3, #12]
 8004d6c:	2380      	movs	r3, #128	@ 0x80
 8004d6e:	025b      	lsls	r3, r3, #9
 8004d70:	4013      	ands	r3, r2
 8004d72:	d022      	beq.n	8004dba <HAL_RTCEx_SetSmoothCalib+0x90>
  {
    tickstart = HAL_GetTick();
 8004d74:	f7fd fa10 	bl	8002198 <HAL_GetTick>
 8004d78:	0003      	movs	r3, r0
 8004d7a:	617b      	str	r3, [r7, #20]

    /* check if a calibration is pending*/
    while((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
 8004d7c:	e016      	b.n	8004dac <HAL_RTCEx_SetSmoothCalib+0x82>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004d7e:	f7fd fa0b 	bl	8002198 <HAL_GetTick>
 8004d82:	0002      	movs	r2, r0
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	1ad2      	subs	r2, r2, r3
 8004d88:	23fa      	movs	r3, #250	@ 0xfa
 8004d8a:	009b      	lsls	r3, r3, #2
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	d90d      	bls.n	8004dac <HAL_RTCEx_SetSmoothCalib+0x82>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	22ff      	movs	r2, #255	@ 0xff
 8004d96:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2229      	movs	r2, #41	@ 0x29
 8004d9c:	2103      	movs	r1, #3
 8004d9e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2228      	movs	r2, #40	@ 0x28
 8004da4:	2100      	movs	r1, #0
 8004da6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004da8:	2303      	movs	r3, #3
 8004daa:	e01c      	b.n	8004de6 <HAL_RTCEx_SetSmoothCalib+0xbc>
    while((hrtc->Instance->ICSR & RTC_ICSR_RECALPF) != 0U)
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	68da      	ldr	r2, [r3, #12]
 8004db2:	2380      	movs	r3, #128	@ 0x80
 8004db4:	025b      	lsls	r3, r3, #9
 8004db6:	4013      	ands	r3, r2
 8004db8:	d1e1      	bne.n	8004d7e <HAL_RTCEx_SetSmoothCalib+0x54>
      }
    }
  }

  /* Configure the Smooth calibration settings */
  hrtc->Instance->CALR = (uint32_t)((uint32_t)SmoothCalibPeriod | (uint32_t)SmoothCalibPlusPulses | (uint32_t)SmoothCalibMinusPulsesValue);
 8004dba:	68ba      	ldr	r2, [r7, #8]
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	431a      	orrs	r2, r3
 8004dc0:	0011      	movs	r1, r2
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	683a      	ldr	r2, [r7, #0]
 8004dc8:	430a      	orrs	r2, r1
 8004dca:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	22ff      	movs	r2, #255	@ 0xff
 8004dd2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2229      	movs	r2, #41	@ 0x29
 8004dd8:	2101      	movs	r1, #1
 8004dda:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	2228      	movs	r2, #40	@ 0x28
 8004de0:	2100      	movs	r1, #0
 8004de2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004de4:	2300      	movs	r3, #0
}
 8004de6:	0018      	movs	r0, r3
 8004de8:	46bd      	mov	sp, r7
 8004dea:	b006      	add	sp, #24
 8004dec:	bd80      	pop	{r7, pc}
	...

08004df0 <HAL_RTCEx_SetCalibrationOutPut>:
  *             @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz.
  *             @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef* hrtc, uint32_t CalibOutput)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b082      	sub	sp, #8
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
 8004df8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2228      	movs	r2, #40	@ 0x28
 8004dfe:	5c9b      	ldrb	r3, [r3, r2]
 8004e00:	2b01      	cmp	r3, #1
 8004e02:	d101      	bne.n	8004e08 <HAL_RTCEx_SetCalibrationOutPut+0x18>
 8004e04:	2302      	movs	r3, #2
 8004e06:	e035      	b.n	8004e74 <HAL_RTCEx_SetCalibrationOutPut+0x84>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2228      	movs	r2, #40	@ 0x28
 8004e0c:	2101      	movs	r1, #1
 8004e0e:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2229      	movs	r2, #41	@ 0x29
 8004e14:	2102      	movs	r1, #2
 8004e16:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	22ca      	movs	r2, #202	@ 0xca
 8004e1e:	625a      	str	r2, [r3, #36]	@ 0x24
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	2253      	movs	r2, #83	@ 0x53
 8004e26:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	699a      	ldr	r2, [r3, #24]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4912      	ldr	r1, [pc, #72]	@ (8004e7c <HAL_RTCEx_SetCalibrationOutPut+0x8c>)
 8004e34:	400a      	ands	r2, r1
 8004e36:	619a      	str	r2, [r3, #24]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	6999      	ldr	r1, [r3, #24]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	683a      	ldr	r2, [r7, #0]
 8004e44:	430a      	orrs	r2, r1
 8004e46:	619a      	str	r2, [r3, #24]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	699a      	ldr	r2, [r3, #24]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	2180      	movs	r1, #128	@ 0x80
 8004e54:	0409      	lsls	r1, r1, #16
 8004e56:	430a      	orrs	r2, r1
 8004e58:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	22ff      	movs	r2, #255	@ 0xff
 8004e60:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2229      	movs	r2, #41	@ 0x29
 8004e66:	2101      	movs	r1, #1
 8004e68:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2228      	movs	r2, #40	@ 0x28
 8004e6e:	2100      	movs	r1, #0
 8004e70:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004e72:	2300      	movs	r3, #0
}
 8004e74:	0018      	movs	r0, r3
 8004e76:	46bd      	mov	sp, r7
 8004e78:	b002      	add	sp, #8
 8004e7a:	bd80      	pop	{r7, pc}
 8004e7c:	fff7ffff 	.word	0xfff7ffff

08004e80 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b082      	sub	sp, #8
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8004e88:	46c0      	nop			@ (mov r8, r8)
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	b002      	add	sp, #8
 8004e8e:	bd80      	pop	{r7, pc}

08004e90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b082      	sub	sp, #8
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d101      	bne.n	8004ea2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e04a      	b.n	8004f38 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	223d      	movs	r2, #61	@ 0x3d
 8004ea6:	5c9b      	ldrb	r3, [r3, r2]
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d107      	bne.n	8004ebe <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	223c      	movs	r2, #60	@ 0x3c
 8004eb2:	2100      	movs	r1, #0
 8004eb4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	0018      	movs	r0, r3
 8004eba:	f7fd f81b 	bl	8001ef4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	223d      	movs	r2, #61	@ 0x3d
 8004ec2:	2102      	movs	r1, #2
 8004ec4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681a      	ldr	r2, [r3, #0]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	3304      	adds	r3, #4
 8004ece:	0019      	movs	r1, r3
 8004ed0:	0010      	movs	r0, r2
 8004ed2:	f000 fadd 	bl	8005490 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2248      	movs	r2, #72	@ 0x48
 8004eda:	2101      	movs	r1, #1
 8004edc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	223e      	movs	r2, #62	@ 0x3e
 8004ee2:	2101      	movs	r1, #1
 8004ee4:	5499      	strb	r1, [r3, r2]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	223f      	movs	r2, #63	@ 0x3f
 8004eea:	2101      	movs	r1, #1
 8004eec:	5499      	strb	r1, [r3, r2]
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2240      	movs	r2, #64	@ 0x40
 8004ef2:	2101      	movs	r1, #1
 8004ef4:	5499      	strb	r1, [r3, r2]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2241      	movs	r2, #65	@ 0x41
 8004efa:	2101      	movs	r1, #1
 8004efc:	5499      	strb	r1, [r3, r2]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2242      	movs	r2, #66	@ 0x42
 8004f02:	2101      	movs	r1, #1
 8004f04:	5499      	strb	r1, [r3, r2]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2243      	movs	r2, #67	@ 0x43
 8004f0a:	2101      	movs	r1, #1
 8004f0c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2244      	movs	r2, #68	@ 0x44
 8004f12:	2101      	movs	r1, #1
 8004f14:	5499      	strb	r1, [r3, r2]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2245      	movs	r2, #69	@ 0x45
 8004f1a:	2101      	movs	r1, #1
 8004f1c:	5499      	strb	r1, [r3, r2]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2246      	movs	r2, #70	@ 0x46
 8004f22:	2101      	movs	r1, #1
 8004f24:	5499      	strb	r1, [r3, r2]
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2247      	movs	r2, #71	@ 0x47
 8004f2a:	2101      	movs	r1, #1
 8004f2c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	223d      	movs	r2, #61	@ 0x3d
 8004f32:	2101      	movs	r1, #1
 8004f34:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004f36:	2300      	movs	r3, #0
}
 8004f38:	0018      	movs	r0, r3
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	b002      	add	sp, #8
 8004f3e:	bd80      	pop	{r7, pc}

08004f40 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b084      	sub	sp, #16
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	223d      	movs	r2, #61	@ 0x3d
 8004f4c:	5c9b      	ldrb	r3, [r3, r2]
 8004f4e:	b2db      	uxtb	r3, r3
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	d001      	beq.n	8004f58 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	e035      	b.n	8004fc4 <HAL_TIM_Base_Start+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	223d      	movs	r2, #61	@ 0x3d
 8004f5c:	2102      	movs	r1, #2
 8004f5e:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a19      	ldr	r2, [pc, #100]	@ (8004fcc <HAL_TIM_Base_Start+0x8c>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d00a      	beq.n	8004f80 <HAL_TIM_Base_Start+0x40>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	2380      	movs	r3, #128	@ 0x80
 8004f70:	05db      	lsls	r3, r3, #23
 8004f72:	429a      	cmp	r2, r3
 8004f74:	d004      	beq.n	8004f80 <HAL_TIM_Base_Start+0x40>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4a15      	ldr	r2, [pc, #84]	@ (8004fd0 <HAL_TIM_Base_Start+0x90>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d116      	bne.n	8004fae <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	689b      	ldr	r3, [r3, #8]
 8004f86:	4a13      	ldr	r2, [pc, #76]	@ (8004fd4 <HAL_TIM_Base_Start+0x94>)
 8004f88:	4013      	ands	r3, r2
 8004f8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2b06      	cmp	r3, #6
 8004f90:	d016      	beq.n	8004fc0 <HAL_TIM_Base_Start+0x80>
 8004f92:	68fa      	ldr	r2, [r7, #12]
 8004f94:	2380      	movs	r3, #128	@ 0x80
 8004f96:	025b      	lsls	r3, r3, #9
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d011      	beq.n	8004fc0 <HAL_TIM_Base_Start+0x80>
    {
      __HAL_TIM_ENABLE(htim);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	2101      	movs	r1, #1
 8004fa8:	430a      	orrs	r2, r1
 8004faa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fac:	e008      	b.n	8004fc0 <HAL_TIM_Base_Start+0x80>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	2101      	movs	r1, #1
 8004fba:	430a      	orrs	r2, r1
 8004fbc:	601a      	str	r2, [r3, #0]
 8004fbe:	e000      	b.n	8004fc2 <HAL_TIM_Base_Start+0x82>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fc0:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8004fc2:	2300      	movs	r3, #0
}
 8004fc4:	0018      	movs	r0, r3
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	b004      	add	sp, #16
 8004fca:	bd80      	pop	{r7, pc}
 8004fcc:	40012c00 	.word	0x40012c00
 8004fd0:	40000400 	.word	0x40000400
 8004fd4:	00010007 	.word	0x00010007

08004fd8 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b082      	sub	sp, #8
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	6a1b      	ldr	r3, [r3, #32]
 8004fe6:	4a0d      	ldr	r2, [pc, #52]	@ (800501c <HAL_TIM_Base_Stop+0x44>)
 8004fe8:	4013      	ands	r3, r2
 8004fea:	d10d      	bne.n	8005008 <HAL_TIM_Base_Stop+0x30>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	6a1b      	ldr	r3, [r3, #32]
 8004ff2:	4a0b      	ldr	r2, [pc, #44]	@ (8005020 <HAL_TIM_Base_Stop+0x48>)
 8004ff4:	4013      	ands	r3, r2
 8004ff6:	d107      	bne.n	8005008 <HAL_TIM_Base_Stop+0x30>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	2101      	movs	r1, #1
 8005004:	438a      	bics	r2, r1
 8005006:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	223d      	movs	r2, #61	@ 0x3d
 800500c:	2101      	movs	r1, #1
 800500e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005010:	2300      	movs	r3, #0
}
 8005012:	0018      	movs	r0, r3
 8005014:	46bd      	mov	sp, r7
 8005016:	b002      	add	sp, #8
 8005018:	bd80      	pop	{r7, pc}
 800501a:	46c0      	nop			@ (mov r8, r8)
 800501c:	00001111 	.word	0x00001111
 8005020:	00000444 	.word	0x00000444

08005024 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b082      	sub	sp, #8
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d101      	bne.n	8005036 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	e04a      	b.n	80050cc <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	223d      	movs	r2, #61	@ 0x3d
 800503a:	5c9b      	ldrb	r3, [r3, r2]
 800503c:	b2db      	uxtb	r3, r3
 800503e:	2b00      	cmp	r3, #0
 8005040:	d107      	bne.n	8005052 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	223c      	movs	r2, #60	@ 0x3c
 8005046:	2100      	movs	r1, #0
 8005048:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	0018      	movs	r0, r3
 800504e:	f7fc ff35 	bl	8001ebc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	223d      	movs	r2, #61	@ 0x3d
 8005056:	2102      	movs	r1, #2
 8005058:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	3304      	adds	r3, #4
 8005062:	0019      	movs	r1, r3
 8005064:	0010      	movs	r0, r2
 8005066:	f000 fa13 	bl	8005490 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2248      	movs	r2, #72	@ 0x48
 800506e:	2101      	movs	r1, #1
 8005070:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	223e      	movs	r2, #62	@ 0x3e
 8005076:	2101      	movs	r1, #1
 8005078:	5499      	strb	r1, [r3, r2]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	223f      	movs	r2, #63	@ 0x3f
 800507e:	2101      	movs	r1, #1
 8005080:	5499      	strb	r1, [r3, r2]
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2240      	movs	r2, #64	@ 0x40
 8005086:	2101      	movs	r1, #1
 8005088:	5499      	strb	r1, [r3, r2]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2241      	movs	r2, #65	@ 0x41
 800508e:	2101      	movs	r1, #1
 8005090:	5499      	strb	r1, [r3, r2]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2242      	movs	r2, #66	@ 0x42
 8005096:	2101      	movs	r1, #1
 8005098:	5499      	strb	r1, [r3, r2]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2243      	movs	r2, #67	@ 0x43
 800509e:	2101      	movs	r1, #1
 80050a0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2244      	movs	r2, #68	@ 0x44
 80050a6:	2101      	movs	r1, #1
 80050a8:	5499      	strb	r1, [r3, r2]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2245      	movs	r2, #69	@ 0x45
 80050ae:	2101      	movs	r1, #1
 80050b0:	5499      	strb	r1, [r3, r2]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2246      	movs	r2, #70	@ 0x46
 80050b6:	2101      	movs	r1, #1
 80050b8:	5499      	strb	r1, [r3, r2]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2247      	movs	r2, #71	@ 0x47
 80050be:	2101      	movs	r1, #1
 80050c0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	223d      	movs	r2, #61	@ 0x3d
 80050c6:	2101      	movs	r1, #1
 80050c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80050ca:	2300      	movs	r3, #0
}
 80050cc:	0018      	movs	r0, r3
 80050ce:	46bd      	mov	sp, r7
 80050d0:	b002      	add	sp, #8
 80050d2:	bd80      	pop	{r7, pc}

080050d4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b084      	sub	sp, #16
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
 80050dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d108      	bne.n	80050f6 <HAL_TIM_PWM_Start+0x22>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	223e      	movs	r2, #62	@ 0x3e
 80050e8:	5c9b      	ldrb	r3, [r3, r2]
 80050ea:	b2db      	uxtb	r3, r3
 80050ec:	3b01      	subs	r3, #1
 80050ee:	1e5a      	subs	r2, r3, #1
 80050f0:	4193      	sbcs	r3, r2
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	e037      	b.n	8005166 <HAL_TIM_PWM_Start+0x92>
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	2b04      	cmp	r3, #4
 80050fa:	d108      	bne.n	800510e <HAL_TIM_PWM_Start+0x3a>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	223f      	movs	r2, #63	@ 0x3f
 8005100:	5c9b      	ldrb	r3, [r3, r2]
 8005102:	b2db      	uxtb	r3, r3
 8005104:	3b01      	subs	r3, #1
 8005106:	1e5a      	subs	r2, r3, #1
 8005108:	4193      	sbcs	r3, r2
 800510a:	b2db      	uxtb	r3, r3
 800510c:	e02b      	b.n	8005166 <HAL_TIM_PWM_Start+0x92>
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	2b08      	cmp	r3, #8
 8005112:	d108      	bne.n	8005126 <HAL_TIM_PWM_Start+0x52>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2240      	movs	r2, #64	@ 0x40
 8005118:	5c9b      	ldrb	r3, [r3, r2]
 800511a:	b2db      	uxtb	r3, r3
 800511c:	3b01      	subs	r3, #1
 800511e:	1e5a      	subs	r2, r3, #1
 8005120:	4193      	sbcs	r3, r2
 8005122:	b2db      	uxtb	r3, r3
 8005124:	e01f      	b.n	8005166 <HAL_TIM_PWM_Start+0x92>
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	2b0c      	cmp	r3, #12
 800512a:	d108      	bne.n	800513e <HAL_TIM_PWM_Start+0x6a>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2241      	movs	r2, #65	@ 0x41
 8005130:	5c9b      	ldrb	r3, [r3, r2]
 8005132:	b2db      	uxtb	r3, r3
 8005134:	3b01      	subs	r3, #1
 8005136:	1e5a      	subs	r2, r3, #1
 8005138:	4193      	sbcs	r3, r2
 800513a:	b2db      	uxtb	r3, r3
 800513c:	e013      	b.n	8005166 <HAL_TIM_PWM_Start+0x92>
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	2b10      	cmp	r3, #16
 8005142:	d108      	bne.n	8005156 <HAL_TIM_PWM_Start+0x82>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2242      	movs	r2, #66	@ 0x42
 8005148:	5c9b      	ldrb	r3, [r3, r2]
 800514a:	b2db      	uxtb	r3, r3
 800514c:	3b01      	subs	r3, #1
 800514e:	1e5a      	subs	r2, r3, #1
 8005150:	4193      	sbcs	r3, r2
 8005152:	b2db      	uxtb	r3, r3
 8005154:	e007      	b.n	8005166 <HAL_TIM_PWM_Start+0x92>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2243      	movs	r2, #67	@ 0x43
 800515a:	5c9b      	ldrb	r3, [r3, r2]
 800515c:	b2db      	uxtb	r3, r3
 800515e:	3b01      	subs	r3, #1
 8005160:	1e5a      	subs	r2, r3, #1
 8005162:	4193      	sbcs	r3, r2
 8005164:	b2db      	uxtb	r3, r3
 8005166:	2b00      	cmp	r3, #0
 8005168:	d001      	beq.n	800516e <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e081      	b.n	8005272 <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d104      	bne.n	800517e <HAL_TIM_PWM_Start+0xaa>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	223e      	movs	r2, #62	@ 0x3e
 8005178:	2102      	movs	r1, #2
 800517a:	5499      	strb	r1, [r3, r2]
 800517c:	e023      	b.n	80051c6 <HAL_TIM_PWM_Start+0xf2>
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	2b04      	cmp	r3, #4
 8005182:	d104      	bne.n	800518e <HAL_TIM_PWM_Start+0xba>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	223f      	movs	r2, #63	@ 0x3f
 8005188:	2102      	movs	r1, #2
 800518a:	5499      	strb	r1, [r3, r2]
 800518c:	e01b      	b.n	80051c6 <HAL_TIM_PWM_Start+0xf2>
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	2b08      	cmp	r3, #8
 8005192:	d104      	bne.n	800519e <HAL_TIM_PWM_Start+0xca>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2240      	movs	r2, #64	@ 0x40
 8005198:	2102      	movs	r1, #2
 800519a:	5499      	strb	r1, [r3, r2]
 800519c:	e013      	b.n	80051c6 <HAL_TIM_PWM_Start+0xf2>
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	2b0c      	cmp	r3, #12
 80051a2:	d104      	bne.n	80051ae <HAL_TIM_PWM_Start+0xda>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2241      	movs	r2, #65	@ 0x41
 80051a8:	2102      	movs	r1, #2
 80051aa:	5499      	strb	r1, [r3, r2]
 80051ac:	e00b      	b.n	80051c6 <HAL_TIM_PWM_Start+0xf2>
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	2b10      	cmp	r3, #16
 80051b2:	d104      	bne.n	80051be <HAL_TIM_PWM_Start+0xea>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2242      	movs	r2, #66	@ 0x42
 80051b8:	2102      	movs	r1, #2
 80051ba:	5499      	strb	r1, [r3, r2]
 80051bc:	e003      	b.n	80051c6 <HAL_TIM_PWM_Start+0xf2>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2243      	movs	r2, #67	@ 0x43
 80051c2:	2102      	movs	r1, #2
 80051c4:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	6839      	ldr	r1, [r7, #0]
 80051cc:	2201      	movs	r2, #1
 80051ce:	0018      	movs	r0, r3
 80051d0:	f000 fc7e 	bl	8005ad0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a28      	ldr	r2, [pc, #160]	@ (800527c <HAL_TIM_PWM_Start+0x1a8>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d009      	beq.n	80051f2 <HAL_TIM_PWM_Start+0x11e>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a27      	ldr	r2, [pc, #156]	@ (8005280 <HAL_TIM_PWM_Start+0x1ac>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d004      	beq.n	80051f2 <HAL_TIM_PWM_Start+0x11e>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a25      	ldr	r2, [pc, #148]	@ (8005284 <HAL_TIM_PWM_Start+0x1b0>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d101      	bne.n	80051f6 <HAL_TIM_PWM_Start+0x122>
 80051f2:	2301      	movs	r3, #1
 80051f4:	e000      	b.n	80051f8 <HAL_TIM_PWM_Start+0x124>
 80051f6:	2300      	movs	r3, #0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d008      	beq.n	800520e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	2180      	movs	r1, #128	@ 0x80
 8005208:	0209      	lsls	r1, r1, #8
 800520a:	430a      	orrs	r2, r1
 800520c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4a1a      	ldr	r2, [pc, #104]	@ (800527c <HAL_TIM_PWM_Start+0x1a8>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d00a      	beq.n	800522e <HAL_TIM_PWM_Start+0x15a>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681a      	ldr	r2, [r3, #0]
 800521c:	2380      	movs	r3, #128	@ 0x80
 800521e:	05db      	lsls	r3, r3, #23
 8005220:	429a      	cmp	r2, r3
 8005222:	d004      	beq.n	800522e <HAL_TIM_PWM_Start+0x15a>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a17      	ldr	r2, [pc, #92]	@ (8005288 <HAL_TIM_PWM_Start+0x1b4>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d116      	bne.n	800525c <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	4a15      	ldr	r2, [pc, #84]	@ (800528c <HAL_TIM_PWM_Start+0x1b8>)
 8005236:	4013      	ands	r3, r2
 8005238:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	2b06      	cmp	r3, #6
 800523e:	d016      	beq.n	800526e <HAL_TIM_PWM_Start+0x19a>
 8005240:	68fa      	ldr	r2, [r7, #12]
 8005242:	2380      	movs	r3, #128	@ 0x80
 8005244:	025b      	lsls	r3, r3, #9
 8005246:	429a      	cmp	r2, r3
 8005248:	d011      	beq.n	800526e <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	681a      	ldr	r2, [r3, #0]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	2101      	movs	r1, #1
 8005256:	430a      	orrs	r2, r1
 8005258:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800525a:	e008      	b.n	800526e <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	2101      	movs	r1, #1
 8005268:	430a      	orrs	r2, r1
 800526a:	601a      	str	r2, [r3, #0]
 800526c:	e000      	b.n	8005270 <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800526e:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005270:	2300      	movs	r3, #0
}
 8005272:	0018      	movs	r0, r3
 8005274:	46bd      	mov	sp, r7
 8005276:	b004      	add	sp, #16
 8005278:	bd80      	pop	{r7, pc}
 800527a:	46c0      	nop			@ (mov r8, r8)
 800527c:	40012c00 	.word	0x40012c00
 8005280:	40014400 	.word	0x40014400
 8005284:	40014800 	.word	0x40014800
 8005288:	40000400 	.word	0x40000400
 800528c:	00010007 	.word	0x00010007

08005290 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b086      	sub	sp, #24
 8005294:	af00      	add	r7, sp, #0
 8005296:	60f8      	str	r0, [r7, #12]
 8005298:	60b9      	str	r1, [r7, #8]
 800529a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800529c:	2317      	movs	r3, #23
 800529e:	18fb      	adds	r3, r7, r3
 80052a0:	2200      	movs	r2, #0
 80052a2:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	223c      	movs	r2, #60	@ 0x3c
 80052a8:	5c9b      	ldrb	r3, [r3, r2]
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d101      	bne.n	80052b2 <HAL_TIM_PWM_ConfigChannel+0x22>
 80052ae:	2302      	movs	r3, #2
 80052b0:	e0e5      	b.n	800547e <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	223c      	movs	r2, #60	@ 0x3c
 80052b6:	2101      	movs	r1, #1
 80052b8:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2b14      	cmp	r3, #20
 80052be:	d900      	bls.n	80052c2 <HAL_TIM_PWM_ConfigChannel+0x32>
 80052c0:	e0d1      	b.n	8005466 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	009a      	lsls	r2, r3, #2
 80052c6:	4b70      	ldr	r3, [pc, #448]	@ (8005488 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80052c8:	18d3      	adds	r3, r2, r3
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	68ba      	ldr	r2, [r7, #8]
 80052d4:	0011      	movs	r1, r2
 80052d6:	0018      	movs	r0, r3
 80052d8:	f000 f95e 	bl	8005598 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	699a      	ldr	r2, [r3, #24]
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	2108      	movs	r1, #8
 80052e8:	430a      	orrs	r2, r1
 80052ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	699a      	ldr	r2, [r3, #24]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	2104      	movs	r1, #4
 80052f8:	438a      	bics	r2, r1
 80052fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	6999      	ldr	r1, [r3, #24]
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	691a      	ldr	r2, [r3, #16]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	430a      	orrs	r2, r1
 800530c:	619a      	str	r2, [r3, #24]
      break;
 800530e:	e0af      	b.n	8005470 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	68ba      	ldr	r2, [r7, #8]
 8005316:	0011      	movs	r1, r2
 8005318:	0018      	movs	r0, r3
 800531a:	f000 f9bd 	bl	8005698 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	699a      	ldr	r2, [r3, #24]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	2180      	movs	r1, #128	@ 0x80
 800532a:	0109      	lsls	r1, r1, #4
 800532c:	430a      	orrs	r2, r1
 800532e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	699a      	ldr	r2, [r3, #24]
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4954      	ldr	r1, [pc, #336]	@ (800548c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800533c:	400a      	ands	r2, r1
 800533e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	6999      	ldr	r1, [r3, #24]
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	691b      	ldr	r3, [r3, #16]
 800534a:	021a      	lsls	r2, r3, #8
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	430a      	orrs	r2, r1
 8005352:	619a      	str	r2, [r3, #24]
      break;
 8005354:	e08c      	b.n	8005470 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	68ba      	ldr	r2, [r7, #8]
 800535c:	0011      	movs	r1, r2
 800535e:	0018      	movs	r0, r3
 8005360:	f000 fa18 	bl	8005794 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	69da      	ldr	r2, [r3, #28]
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	2108      	movs	r1, #8
 8005370:	430a      	orrs	r2, r1
 8005372:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	69da      	ldr	r2, [r3, #28]
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	2104      	movs	r1, #4
 8005380:	438a      	bics	r2, r1
 8005382:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	69d9      	ldr	r1, [r3, #28]
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	691a      	ldr	r2, [r3, #16]
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	430a      	orrs	r2, r1
 8005394:	61da      	str	r2, [r3, #28]
      break;
 8005396:	e06b      	b.n	8005470 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	68ba      	ldr	r2, [r7, #8]
 800539e:	0011      	movs	r1, r2
 80053a0:	0018      	movs	r0, r3
 80053a2:	f000 fa79 	bl	8005898 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	69da      	ldr	r2, [r3, #28]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	2180      	movs	r1, #128	@ 0x80
 80053b2:	0109      	lsls	r1, r1, #4
 80053b4:	430a      	orrs	r2, r1
 80053b6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	69da      	ldr	r2, [r3, #28]
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4932      	ldr	r1, [pc, #200]	@ (800548c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80053c4:	400a      	ands	r2, r1
 80053c6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	69d9      	ldr	r1, [r3, #28]
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	691b      	ldr	r3, [r3, #16]
 80053d2:	021a      	lsls	r2, r3, #8
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	430a      	orrs	r2, r1
 80053da:	61da      	str	r2, [r3, #28]
      break;
 80053dc:	e048      	b.n	8005470 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	68ba      	ldr	r2, [r7, #8]
 80053e4:	0011      	movs	r1, r2
 80053e6:	0018      	movs	r0, r3
 80053e8:	f000 faba 	bl	8005960 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	2108      	movs	r1, #8
 80053f8:	430a      	orrs	r2, r1
 80053fa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	2104      	movs	r1, #4
 8005408:	438a      	bics	r2, r1
 800540a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	691a      	ldr	r2, [r3, #16]
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	430a      	orrs	r2, r1
 800541c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800541e:	e027      	b.n	8005470 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	68ba      	ldr	r2, [r7, #8]
 8005426:	0011      	movs	r1, r2
 8005428:	0018      	movs	r0, r3
 800542a:	f000 faf3 	bl	8005a14 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	2180      	movs	r1, #128	@ 0x80
 800543a:	0109      	lsls	r1, r1, #4
 800543c:	430a      	orrs	r2, r1
 800543e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4910      	ldr	r1, [pc, #64]	@ (800548c <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800544c:	400a      	ands	r2, r1
 800544e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	691b      	ldr	r3, [r3, #16]
 800545a:	021a      	lsls	r2, r3, #8
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	430a      	orrs	r2, r1
 8005462:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005464:	e004      	b.n	8005470 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8005466:	2317      	movs	r3, #23
 8005468:	18fb      	adds	r3, r7, r3
 800546a:	2201      	movs	r2, #1
 800546c:	701a      	strb	r2, [r3, #0]
      break;
 800546e:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	223c      	movs	r2, #60	@ 0x3c
 8005474:	2100      	movs	r1, #0
 8005476:	5499      	strb	r1, [r3, r2]

  return status;
 8005478:	2317      	movs	r3, #23
 800547a:	18fb      	adds	r3, r7, r3
 800547c:	781b      	ldrb	r3, [r3, #0]
}
 800547e:	0018      	movs	r0, r3
 8005480:	46bd      	mov	sp, r7
 8005482:	b006      	add	sp, #24
 8005484:	bd80      	pop	{r7, pc}
 8005486:	46c0      	nop			@ (mov r8, r8)
 8005488:	08005ce4 	.word	0x08005ce4
 800548c:	fffffbff 	.word	0xfffffbff

08005490 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b084      	sub	sp, #16
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
 8005498:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	4a37      	ldr	r2, [pc, #220]	@ (8005580 <TIM_Base_SetConfig+0xf0>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d008      	beq.n	80054ba <TIM_Base_SetConfig+0x2a>
 80054a8:	687a      	ldr	r2, [r7, #4]
 80054aa:	2380      	movs	r3, #128	@ 0x80
 80054ac:	05db      	lsls	r3, r3, #23
 80054ae:	429a      	cmp	r2, r3
 80054b0:	d003      	beq.n	80054ba <TIM_Base_SetConfig+0x2a>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	4a33      	ldr	r2, [pc, #204]	@ (8005584 <TIM_Base_SetConfig+0xf4>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d108      	bne.n	80054cc <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2270      	movs	r2, #112	@ 0x70
 80054be:	4393      	bics	r3, r2
 80054c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	68fa      	ldr	r2, [r7, #12]
 80054c8:	4313      	orrs	r3, r2
 80054ca:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	4a2c      	ldr	r2, [pc, #176]	@ (8005580 <TIM_Base_SetConfig+0xf0>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d014      	beq.n	80054fe <TIM_Base_SetConfig+0x6e>
 80054d4:	687a      	ldr	r2, [r7, #4]
 80054d6:	2380      	movs	r3, #128	@ 0x80
 80054d8:	05db      	lsls	r3, r3, #23
 80054da:	429a      	cmp	r2, r3
 80054dc:	d00f      	beq.n	80054fe <TIM_Base_SetConfig+0x6e>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	4a28      	ldr	r2, [pc, #160]	@ (8005584 <TIM_Base_SetConfig+0xf4>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d00b      	beq.n	80054fe <TIM_Base_SetConfig+0x6e>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	4a27      	ldr	r2, [pc, #156]	@ (8005588 <TIM_Base_SetConfig+0xf8>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d007      	beq.n	80054fe <TIM_Base_SetConfig+0x6e>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	4a26      	ldr	r2, [pc, #152]	@ (800558c <TIM_Base_SetConfig+0xfc>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d003      	beq.n	80054fe <TIM_Base_SetConfig+0x6e>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	4a25      	ldr	r2, [pc, #148]	@ (8005590 <TIM_Base_SetConfig+0x100>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d108      	bne.n	8005510 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	4a24      	ldr	r2, [pc, #144]	@ (8005594 <TIM_Base_SetConfig+0x104>)
 8005502:	4013      	ands	r3, r2
 8005504:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	68db      	ldr	r3, [r3, #12]
 800550a:	68fa      	ldr	r2, [r7, #12]
 800550c:	4313      	orrs	r3, r2
 800550e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2280      	movs	r2, #128	@ 0x80
 8005514:	4393      	bics	r3, r2
 8005516:	001a      	movs	r2, r3
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	695b      	ldr	r3, [r3, #20]
 800551c:	4313      	orrs	r3, r2
 800551e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	68fa      	ldr	r2, [r7, #12]
 8005524:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	689a      	ldr	r2, [r3, #8]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	4a11      	ldr	r2, [pc, #68]	@ (8005580 <TIM_Base_SetConfig+0xf0>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d007      	beq.n	800554e <TIM_Base_SetConfig+0xbe>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	4a12      	ldr	r2, [pc, #72]	@ (800558c <TIM_Base_SetConfig+0xfc>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d003      	beq.n	800554e <TIM_Base_SetConfig+0xbe>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	4a11      	ldr	r2, [pc, #68]	@ (8005590 <TIM_Base_SetConfig+0x100>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d103      	bne.n	8005556 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	691a      	ldr	r2, [r3, #16]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2201      	movs	r2, #1
 800555a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	691b      	ldr	r3, [r3, #16]
 8005560:	2201      	movs	r2, #1
 8005562:	4013      	ands	r3, r2
 8005564:	2b01      	cmp	r3, #1
 8005566:	d106      	bne.n	8005576 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	691b      	ldr	r3, [r3, #16]
 800556c:	2201      	movs	r2, #1
 800556e:	4393      	bics	r3, r2
 8005570:	001a      	movs	r2, r3
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	611a      	str	r2, [r3, #16]
  }
}
 8005576:	46c0      	nop			@ (mov r8, r8)
 8005578:	46bd      	mov	sp, r7
 800557a:	b004      	add	sp, #16
 800557c:	bd80      	pop	{r7, pc}
 800557e:	46c0      	nop			@ (mov r8, r8)
 8005580:	40012c00 	.word	0x40012c00
 8005584:	40000400 	.word	0x40000400
 8005588:	40002000 	.word	0x40002000
 800558c:	40014400 	.word	0x40014400
 8005590:	40014800 	.word	0x40014800
 8005594:	fffffcff 	.word	0xfffffcff

08005598 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b086      	sub	sp, #24
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
 80055a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6a1b      	ldr	r3, [r3, #32]
 80055a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6a1b      	ldr	r3, [r3, #32]
 80055ac:	2201      	movs	r2, #1
 80055ae:	4393      	bics	r3, r2
 80055b0:	001a      	movs	r2, r3
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	699b      	ldr	r3, [r3, #24]
 80055c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	4a2e      	ldr	r2, [pc, #184]	@ (8005680 <TIM_OC1_SetConfig+0xe8>)
 80055c6:	4013      	ands	r3, r2
 80055c8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2203      	movs	r2, #3
 80055ce:	4393      	bics	r3, r2
 80055d0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	68fa      	ldr	r2, [r7, #12]
 80055d8:	4313      	orrs	r3, r2
 80055da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	2202      	movs	r2, #2
 80055e0:	4393      	bics	r3, r2
 80055e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	697a      	ldr	r2, [r7, #20]
 80055ea:	4313      	orrs	r3, r2
 80055ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	4a24      	ldr	r2, [pc, #144]	@ (8005684 <TIM_OC1_SetConfig+0xec>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d007      	beq.n	8005606 <TIM_OC1_SetConfig+0x6e>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	4a23      	ldr	r2, [pc, #140]	@ (8005688 <TIM_OC1_SetConfig+0xf0>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d003      	beq.n	8005606 <TIM_OC1_SetConfig+0x6e>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4a22      	ldr	r2, [pc, #136]	@ (800568c <TIM_OC1_SetConfig+0xf4>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d10c      	bne.n	8005620 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	2208      	movs	r2, #8
 800560a:	4393      	bics	r3, r2
 800560c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	68db      	ldr	r3, [r3, #12]
 8005612:	697a      	ldr	r2, [r7, #20]
 8005614:	4313      	orrs	r3, r2
 8005616:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	2204      	movs	r2, #4
 800561c:	4393      	bics	r3, r2
 800561e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	4a18      	ldr	r2, [pc, #96]	@ (8005684 <TIM_OC1_SetConfig+0xec>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d007      	beq.n	8005638 <TIM_OC1_SetConfig+0xa0>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	4a17      	ldr	r2, [pc, #92]	@ (8005688 <TIM_OC1_SetConfig+0xf0>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d003      	beq.n	8005638 <TIM_OC1_SetConfig+0xa0>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	4a16      	ldr	r2, [pc, #88]	@ (800568c <TIM_OC1_SetConfig+0xf4>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d111      	bne.n	800565c <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005638:	693b      	ldr	r3, [r7, #16]
 800563a:	4a15      	ldr	r2, [pc, #84]	@ (8005690 <TIM_OC1_SetConfig+0xf8>)
 800563c:	4013      	ands	r3, r2
 800563e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	4a14      	ldr	r2, [pc, #80]	@ (8005694 <TIM_OC1_SetConfig+0xfc>)
 8005644:	4013      	ands	r3, r2
 8005646:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	695b      	ldr	r3, [r3, #20]
 800564c:	693a      	ldr	r2, [r7, #16]
 800564e:	4313      	orrs	r3, r2
 8005650:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	699b      	ldr	r3, [r3, #24]
 8005656:	693a      	ldr	r2, [r7, #16]
 8005658:	4313      	orrs	r3, r2
 800565a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	693a      	ldr	r2, [r7, #16]
 8005660:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	68fa      	ldr	r2, [r7, #12]
 8005666:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	685a      	ldr	r2, [r3, #4]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	697a      	ldr	r2, [r7, #20]
 8005674:	621a      	str	r2, [r3, #32]
}
 8005676:	46c0      	nop			@ (mov r8, r8)
 8005678:	46bd      	mov	sp, r7
 800567a:	b006      	add	sp, #24
 800567c:	bd80      	pop	{r7, pc}
 800567e:	46c0      	nop			@ (mov r8, r8)
 8005680:	fffeff8f 	.word	0xfffeff8f
 8005684:	40012c00 	.word	0x40012c00
 8005688:	40014400 	.word	0x40014400
 800568c:	40014800 	.word	0x40014800
 8005690:	fffffeff 	.word	0xfffffeff
 8005694:	fffffdff 	.word	0xfffffdff

08005698 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b086      	sub	sp, #24
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
 80056a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6a1b      	ldr	r3, [r3, #32]
 80056a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6a1b      	ldr	r3, [r3, #32]
 80056ac:	2210      	movs	r2, #16
 80056ae:	4393      	bics	r3, r2
 80056b0:	001a      	movs	r2, r3
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	699b      	ldr	r3, [r3, #24]
 80056c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	4a2c      	ldr	r2, [pc, #176]	@ (8005778 <TIM_OC2_SetConfig+0xe0>)
 80056c6:	4013      	ands	r3, r2
 80056c8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	4a2b      	ldr	r2, [pc, #172]	@ (800577c <TIM_OC2_SetConfig+0xe4>)
 80056ce:	4013      	ands	r3, r2
 80056d0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	021b      	lsls	r3, r3, #8
 80056d8:	68fa      	ldr	r2, [r7, #12]
 80056da:	4313      	orrs	r3, r2
 80056dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	2220      	movs	r2, #32
 80056e2:	4393      	bics	r3, r2
 80056e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	689b      	ldr	r3, [r3, #8]
 80056ea:	011b      	lsls	r3, r3, #4
 80056ec:	697a      	ldr	r2, [r7, #20]
 80056ee:	4313      	orrs	r3, r2
 80056f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	4a22      	ldr	r2, [pc, #136]	@ (8005780 <TIM_OC2_SetConfig+0xe8>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d10d      	bne.n	8005716 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	2280      	movs	r2, #128	@ 0x80
 80056fe:	4393      	bics	r3, r2
 8005700:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	68db      	ldr	r3, [r3, #12]
 8005706:	011b      	lsls	r3, r3, #4
 8005708:	697a      	ldr	r2, [r7, #20]
 800570a:	4313      	orrs	r3, r2
 800570c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	2240      	movs	r2, #64	@ 0x40
 8005712:	4393      	bics	r3, r2
 8005714:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	4a19      	ldr	r2, [pc, #100]	@ (8005780 <TIM_OC2_SetConfig+0xe8>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d007      	beq.n	800572e <TIM_OC2_SetConfig+0x96>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	4a18      	ldr	r2, [pc, #96]	@ (8005784 <TIM_OC2_SetConfig+0xec>)
 8005722:	4293      	cmp	r3, r2
 8005724:	d003      	beq.n	800572e <TIM_OC2_SetConfig+0x96>
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	4a17      	ldr	r2, [pc, #92]	@ (8005788 <TIM_OC2_SetConfig+0xf0>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d113      	bne.n	8005756 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	4a16      	ldr	r2, [pc, #88]	@ (800578c <TIM_OC2_SetConfig+0xf4>)
 8005732:	4013      	ands	r3, r2
 8005734:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	4a15      	ldr	r2, [pc, #84]	@ (8005790 <TIM_OC2_SetConfig+0xf8>)
 800573a:	4013      	ands	r3, r2
 800573c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	695b      	ldr	r3, [r3, #20]
 8005742:	009b      	lsls	r3, r3, #2
 8005744:	693a      	ldr	r2, [r7, #16]
 8005746:	4313      	orrs	r3, r2
 8005748:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	699b      	ldr	r3, [r3, #24]
 800574e:	009b      	lsls	r3, r3, #2
 8005750:	693a      	ldr	r2, [r7, #16]
 8005752:	4313      	orrs	r3, r2
 8005754:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	693a      	ldr	r2, [r7, #16]
 800575a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	68fa      	ldr	r2, [r7, #12]
 8005760:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	685a      	ldr	r2, [r3, #4]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	697a      	ldr	r2, [r7, #20]
 800576e:	621a      	str	r2, [r3, #32]
}
 8005770:	46c0      	nop			@ (mov r8, r8)
 8005772:	46bd      	mov	sp, r7
 8005774:	b006      	add	sp, #24
 8005776:	bd80      	pop	{r7, pc}
 8005778:	feff8fff 	.word	0xfeff8fff
 800577c:	fffffcff 	.word	0xfffffcff
 8005780:	40012c00 	.word	0x40012c00
 8005784:	40014400 	.word	0x40014400
 8005788:	40014800 	.word	0x40014800
 800578c:	fffffbff 	.word	0xfffffbff
 8005790:	fffff7ff 	.word	0xfffff7ff

08005794 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b086      	sub	sp, #24
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
 800579c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6a1b      	ldr	r3, [r3, #32]
 80057a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6a1b      	ldr	r3, [r3, #32]
 80057a8:	4a31      	ldr	r2, [pc, #196]	@ (8005870 <TIM_OC3_SetConfig+0xdc>)
 80057aa:	401a      	ands	r2, r3
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	69db      	ldr	r3, [r3, #28]
 80057ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	4a2d      	ldr	r2, [pc, #180]	@ (8005874 <TIM_OC3_SetConfig+0xe0>)
 80057c0:	4013      	ands	r3, r2
 80057c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2203      	movs	r2, #3
 80057c8:	4393      	bics	r3, r2
 80057ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	68fa      	ldr	r2, [r7, #12]
 80057d2:	4313      	orrs	r3, r2
 80057d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80057d6:	697b      	ldr	r3, [r7, #20]
 80057d8:	4a27      	ldr	r2, [pc, #156]	@ (8005878 <TIM_OC3_SetConfig+0xe4>)
 80057da:	4013      	ands	r3, r2
 80057dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	021b      	lsls	r3, r3, #8
 80057e4:	697a      	ldr	r2, [r7, #20]
 80057e6:	4313      	orrs	r3, r2
 80057e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	4a23      	ldr	r2, [pc, #140]	@ (800587c <TIM_OC3_SetConfig+0xe8>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d10d      	bne.n	800580e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	4a22      	ldr	r2, [pc, #136]	@ (8005880 <TIM_OC3_SetConfig+0xec>)
 80057f6:	4013      	ands	r3, r2
 80057f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	68db      	ldr	r3, [r3, #12]
 80057fe:	021b      	lsls	r3, r3, #8
 8005800:	697a      	ldr	r2, [r7, #20]
 8005802:	4313      	orrs	r3, r2
 8005804:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	4a1e      	ldr	r2, [pc, #120]	@ (8005884 <TIM_OC3_SetConfig+0xf0>)
 800580a:	4013      	ands	r3, r2
 800580c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	4a1a      	ldr	r2, [pc, #104]	@ (800587c <TIM_OC3_SetConfig+0xe8>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d007      	beq.n	8005826 <TIM_OC3_SetConfig+0x92>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	4a1b      	ldr	r2, [pc, #108]	@ (8005888 <TIM_OC3_SetConfig+0xf4>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d003      	beq.n	8005826 <TIM_OC3_SetConfig+0x92>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	4a1a      	ldr	r2, [pc, #104]	@ (800588c <TIM_OC3_SetConfig+0xf8>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d113      	bne.n	800584e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	4a19      	ldr	r2, [pc, #100]	@ (8005890 <TIM_OC3_SetConfig+0xfc>)
 800582a:	4013      	ands	r3, r2
 800582c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800582e:	693b      	ldr	r3, [r7, #16]
 8005830:	4a18      	ldr	r2, [pc, #96]	@ (8005894 <TIM_OC3_SetConfig+0x100>)
 8005832:	4013      	ands	r3, r2
 8005834:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	695b      	ldr	r3, [r3, #20]
 800583a:	011b      	lsls	r3, r3, #4
 800583c:	693a      	ldr	r2, [r7, #16]
 800583e:	4313      	orrs	r3, r2
 8005840:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	699b      	ldr	r3, [r3, #24]
 8005846:	011b      	lsls	r3, r3, #4
 8005848:	693a      	ldr	r2, [r7, #16]
 800584a:	4313      	orrs	r3, r2
 800584c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	693a      	ldr	r2, [r7, #16]
 8005852:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	68fa      	ldr	r2, [r7, #12]
 8005858:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	685a      	ldr	r2, [r3, #4]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	697a      	ldr	r2, [r7, #20]
 8005866:	621a      	str	r2, [r3, #32]
}
 8005868:	46c0      	nop			@ (mov r8, r8)
 800586a:	46bd      	mov	sp, r7
 800586c:	b006      	add	sp, #24
 800586e:	bd80      	pop	{r7, pc}
 8005870:	fffffeff 	.word	0xfffffeff
 8005874:	fffeff8f 	.word	0xfffeff8f
 8005878:	fffffdff 	.word	0xfffffdff
 800587c:	40012c00 	.word	0x40012c00
 8005880:	fffff7ff 	.word	0xfffff7ff
 8005884:	fffffbff 	.word	0xfffffbff
 8005888:	40014400 	.word	0x40014400
 800588c:	40014800 	.word	0x40014800
 8005890:	ffffefff 	.word	0xffffefff
 8005894:	ffffdfff 	.word	0xffffdfff

08005898 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b086      	sub	sp, #24
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
 80058a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6a1b      	ldr	r3, [r3, #32]
 80058a6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6a1b      	ldr	r3, [r3, #32]
 80058ac:	4a24      	ldr	r2, [pc, #144]	@ (8005940 <TIM_OC4_SetConfig+0xa8>)
 80058ae:	401a      	ands	r2, r3
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	69db      	ldr	r3, [r3, #28]
 80058be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	4a20      	ldr	r2, [pc, #128]	@ (8005944 <TIM_OC4_SetConfig+0xac>)
 80058c4:	4013      	ands	r3, r2
 80058c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	4a1f      	ldr	r2, [pc, #124]	@ (8005948 <TIM_OC4_SetConfig+0xb0>)
 80058cc:	4013      	ands	r3, r2
 80058ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	021b      	lsls	r3, r3, #8
 80058d6:	68fa      	ldr	r2, [r7, #12]
 80058d8:	4313      	orrs	r3, r2
 80058da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80058dc:	693b      	ldr	r3, [r7, #16]
 80058de:	4a1b      	ldr	r2, [pc, #108]	@ (800594c <TIM_OC4_SetConfig+0xb4>)
 80058e0:	4013      	ands	r3, r2
 80058e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	031b      	lsls	r3, r3, #12
 80058ea:	693a      	ldr	r2, [r7, #16]
 80058ec:	4313      	orrs	r3, r2
 80058ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	4a17      	ldr	r2, [pc, #92]	@ (8005950 <TIM_OC4_SetConfig+0xb8>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d007      	beq.n	8005908 <TIM_OC4_SetConfig+0x70>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	4a16      	ldr	r2, [pc, #88]	@ (8005954 <TIM_OC4_SetConfig+0xbc>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d003      	beq.n	8005908 <TIM_OC4_SetConfig+0x70>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	4a15      	ldr	r2, [pc, #84]	@ (8005958 <TIM_OC4_SetConfig+0xc0>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d109      	bne.n	800591c <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	4a14      	ldr	r2, [pc, #80]	@ (800595c <TIM_OC4_SetConfig+0xc4>)
 800590c:	4013      	ands	r3, r2
 800590e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	695b      	ldr	r3, [r3, #20]
 8005914:	019b      	lsls	r3, r3, #6
 8005916:	697a      	ldr	r2, [r7, #20]
 8005918:	4313      	orrs	r3, r2
 800591a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	697a      	ldr	r2, [r7, #20]
 8005920:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	68fa      	ldr	r2, [r7, #12]
 8005926:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	685a      	ldr	r2, [r3, #4]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	693a      	ldr	r2, [r7, #16]
 8005934:	621a      	str	r2, [r3, #32]
}
 8005936:	46c0      	nop			@ (mov r8, r8)
 8005938:	46bd      	mov	sp, r7
 800593a:	b006      	add	sp, #24
 800593c:	bd80      	pop	{r7, pc}
 800593e:	46c0      	nop			@ (mov r8, r8)
 8005940:	ffffefff 	.word	0xffffefff
 8005944:	feff8fff 	.word	0xfeff8fff
 8005948:	fffffcff 	.word	0xfffffcff
 800594c:	ffffdfff 	.word	0xffffdfff
 8005950:	40012c00 	.word	0x40012c00
 8005954:	40014400 	.word	0x40014400
 8005958:	40014800 	.word	0x40014800
 800595c:	ffffbfff 	.word	0xffffbfff

08005960 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b086      	sub	sp, #24
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
 8005968:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6a1b      	ldr	r3, [r3, #32]
 800596e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6a1b      	ldr	r3, [r3, #32]
 8005974:	4a21      	ldr	r2, [pc, #132]	@ (80059fc <TIM_OC5_SetConfig+0x9c>)
 8005976:	401a      	ands	r2, r3
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	4a1d      	ldr	r2, [pc, #116]	@ (8005a00 <TIM_OC5_SetConfig+0xa0>)
 800598c:	4013      	ands	r3, r2
 800598e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	68fa      	ldr	r2, [r7, #12]
 8005996:	4313      	orrs	r3, r2
 8005998:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	4a19      	ldr	r2, [pc, #100]	@ (8005a04 <TIM_OC5_SetConfig+0xa4>)
 800599e:	4013      	ands	r3, r2
 80059a0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	689b      	ldr	r3, [r3, #8]
 80059a6:	041b      	lsls	r3, r3, #16
 80059a8:	693a      	ldr	r2, [r7, #16]
 80059aa:	4313      	orrs	r3, r2
 80059ac:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	4a15      	ldr	r2, [pc, #84]	@ (8005a08 <TIM_OC5_SetConfig+0xa8>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d007      	beq.n	80059c6 <TIM_OC5_SetConfig+0x66>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	4a14      	ldr	r2, [pc, #80]	@ (8005a0c <TIM_OC5_SetConfig+0xac>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d003      	beq.n	80059c6 <TIM_OC5_SetConfig+0x66>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	4a13      	ldr	r2, [pc, #76]	@ (8005a10 <TIM_OC5_SetConfig+0xb0>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d109      	bne.n	80059da <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	4a0c      	ldr	r2, [pc, #48]	@ (80059fc <TIM_OC5_SetConfig+0x9c>)
 80059ca:	4013      	ands	r3, r2
 80059cc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	695b      	ldr	r3, [r3, #20]
 80059d2:	021b      	lsls	r3, r3, #8
 80059d4:	697a      	ldr	r2, [r7, #20]
 80059d6:	4313      	orrs	r3, r2
 80059d8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	697a      	ldr	r2, [r7, #20]
 80059de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	68fa      	ldr	r2, [r7, #12]
 80059e4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	685a      	ldr	r2, [r3, #4]
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	693a      	ldr	r2, [r7, #16]
 80059f2:	621a      	str	r2, [r3, #32]
}
 80059f4:	46c0      	nop			@ (mov r8, r8)
 80059f6:	46bd      	mov	sp, r7
 80059f8:	b006      	add	sp, #24
 80059fa:	bd80      	pop	{r7, pc}
 80059fc:	fffeffff 	.word	0xfffeffff
 8005a00:	fffeff8f 	.word	0xfffeff8f
 8005a04:	fffdffff 	.word	0xfffdffff
 8005a08:	40012c00 	.word	0x40012c00
 8005a0c:	40014400 	.word	0x40014400
 8005a10:	40014800 	.word	0x40014800

08005a14 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b086      	sub	sp, #24
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
 8005a1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6a1b      	ldr	r3, [r3, #32]
 8005a22:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6a1b      	ldr	r3, [r3, #32]
 8005a28:	4a22      	ldr	r2, [pc, #136]	@ (8005ab4 <TIM_OC6_SetConfig+0xa0>)
 8005a2a:	401a      	ands	r2, r3
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	685b      	ldr	r3, [r3, #4]
 8005a34:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	4a1e      	ldr	r2, [pc, #120]	@ (8005ab8 <TIM_OC6_SetConfig+0xa4>)
 8005a40:	4013      	ands	r3, r2
 8005a42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	021b      	lsls	r3, r3, #8
 8005a4a:	68fa      	ldr	r2, [r7, #12]
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005a50:	693b      	ldr	r3, [r7, #16]
 8005a52:	4a1a      	ldr	r2, [pc, #104]	@ (8005abc <TIM_OC6_SetConfig+0xa8>)
 8005a54:	4013      	ands	r3, r2
 8005a56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	689b      	ldr	r3, [r3, #8]
 8005a5c:	051b      	lsls	r3, r3, #20
 8005a5e:	693a      	ldr	r2, [r7, #16]
 8005a60:	4313      	orrs	r3, r2
 8005a62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	4a16      	ldr	r2, [pc, #88]	@ (8005ac0 <TIM_OC6_SetConfig+0xac>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d007      	beq.n	8005a7c <TIM_OC6_SetConfig+0x68>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	4a15      	ldr	r2, [pc, #84]	@ (8005ac4 <TIM_OC6_SetConfig+0xb0>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d003      	beq.n	8005a7c <TIM_OC6_SetConfig+0x68>
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	4a14      	ldr	r2, [pc, #80]	@ (8005ac8 <TIM_OC6_SetConfig+0xb4>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d109      	bne.n	8005a90 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	4a13      	ldr	r2, [pc, #76]	@ (8005acc <TIM_OC6_SetConfig+0xb8>)
 8005a80:	4013      	ands	r3, r2
 8005a82:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	695b      	ldr	r3, [r3, #20]
 8005a88:	029b      	lsls	r3, r3, #10
 8005a8a:	697a      	ldr	r2, [r7, #20]
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	697a      	ldr	r2, [r7, #20]
 8005a94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	68fa      	ldr	r2, [r7, #12]
 8005a9a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	685a      	ldr	r2, [r3, #4]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	693a      	ldr	r2, [r7, #16]
 8005aa8:	621a      	str	r2, [r3, #32]
}
 8005aaa:	46c0      	nop			@ (mov r8, r8)
 8005aac:	46bd      	mov	sp, r7
 8005aae:	b006      	add	sp, #24
 8005ab0:	bd80      	pop	{r7, pc}
 8005ab2:	46c0      	nop			@ (mov r8, r8)
 8005ab4:	ffefffff 	.word	0xffefffff
 8005ab8:	feff8fff 	.word	0xfeff8fff
 8005abc:	ffdfffff 	.word	0xffdfffff
 8005ac0:	40012c00 	.word	0x40012c00
 8005ac4:	40014400 	.word	0x40014400
 8005ac8:	40014800 	.word	0x40014800
 8005acc:	fffbffff 	.word	0xfffbffff

08005ad0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b086      	sub	sp, #24
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	60f8      	str	r0, [r7, #12]
 8005ad8:	60b9      	str	r1, [r7, #8]
 8005ada:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	221f      	movs	r2, #31
 8005ae0:	4013      	ands	r3, r2
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	409a      	lsls	r2, r3
 8005ae6:	0013      	movs	r3, r2
 8005ae8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	6a1b      	ldr	r3, [r3, #32]
 8005aee:	697a      	ldr	r2, [r7, #20]
 8005af0:	43d2      	mvns	r2, r2
 8005af2:	401a      	ands	r2, r3
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	6a1a      	ldr	r2, [r3, #32]
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	211f      	movs	r1, #31
 8005b00:	400b      	ands	r3, r1
 8005b02:	6879      	ldr	r1, [r7, #4]
 8005b04:	4099      	lsls	r1, r3
 8005b06:	000b      	movs	r3, r1
 8005b08:	431a      	orrs	r2, r3
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	621a      	str	r2, [r3, #32]
}
 8005b0e:	46c0      	nop			@ (mov r8, r8)
 8005b10:	46bd      	mov	sp, r7
 8005b12:	b006      	add	sp, #24
 8005b14:	bd80      	pop	{r7, pc}
	...

08005b18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b084      	sub	sp, #16
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
 8005b20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	223c      	movs	r2, #60	@ 0x3c
 8005b26:	5c9b      	ldrb	r3, [r3, r2]
 8005b28:	2b01      	cmp	r3, #1
 8005b2a:	d101      	bne.n	8005b30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005b2c:	2302      	movs	r3, #2
 8005b2e:	e050      	b.n	8005bd2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	223c      	movs	r2, #60	@ 0x3c
 8005b34:	2101      	movs	r1, #1
 8005b36:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	223d      	movs	r2, #61	@ 0x3d
 8005b3c:	2102      	movs	r1, #2
 8005b3e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	689b      	ldr	r3, [r3, #8]
 8005b4e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a21      	ldr	r2, [pc, #132]	@ (8005bdc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d108      	bne.n	8005b6c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	4a20      	ldr	r2, [pc, #128]	@ (8005be0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005b5e:	4013      	ands	r3, r2
 8005b60:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	68fa      	ldr	r2, [r7, #12]
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2270      	movs	r2, #112	@ 0x70
 8005b70:	4393      	bics	r3, r2
 8005b72:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	68fa      	ldr	r2, [r7, #12]
 8005b7a:	4313      	orrs	r3, r2
 8005b7c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	68fa      	ldr	r2, [r7, #12]
 8005b84:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4a14      	ldr	r2, [pc, #80]	@ (8005bdc <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d00a      	beq.n	8005ba6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681a      	ldr	r2, [r3, #0]
 8005b94:	2380      	movs	r3, #128	@ 0x80
 8005b96:	05db      	lsls	r3, r3, #23
 8005b98:	429a      	cmp	r2, r3
 8005b9a:	d004      	beq.n	8005ba6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a10      	ldr	r2, [pc, #64]	@ (8005be4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d10c      	bne.n	8005bc0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	2280      	movs	r2, #128	@ 0x80
 8005baa:	4393      	bics	r3, r2
 8005bac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	68ba      	ldr	r2, [r7, #8]
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	68ba      	ldr	r2, [r7, #8]
 8005bbe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	223d      	movs	r2, #61	@ 0x3d
 8005bc4:	2101      	movs	r1, #1
 8005bc6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	223c      	movs	r2, #60	@ 0x3c
 8005bcc:	2100      	movs	r1, #0
 8005bce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005bd0:	2300      	movs	r3, #0
}
 8005bd2:	0018      	movs	r0, r3
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	b004      	add	sp, #16
 8005bd8:	bd80      	pop	{r7, pc}
 8005bda:	46c0      	nop			@ (mov r8, r8)
 8005bdc:	40012c00 	.word	0x40012c00
 8005be0:	ff0fffff 	.word	0xff0fffff
 8005be4:	40000400 	.word	0x40000400

08005be8 <memset>:
 8005be8:	0003      	movs	r3, r0
 8005bea:	1882      	adds	r2, r0, r2
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d100      	bne.n	8005bf2 <memset+0xa>
 8005bf0:	4770      	bx	lr
 8005bf2:	7019      	strb	r1, [r3, #0]
 8005bf4:	3301      	adds	r3, #1
 8005bf6:	e7f9      	b.n	8005bec <memset+0x4>

08005bf8 <__libc_init_array>:
 8005bf8:	b570      	push	{r4, r5, r6, lr}
 8005bfa:	2600      	movs	r6, #0
 8005bfc:	4c0c      	ldr	r4, [pc, #48]	@ (8005c30 <__libc_init_array+0x38>)
 8005bfe:	4d0d      	ldr	r5, [pc, #52]	@ (8005c34 <__libc_init_array+0x3c>)
 8005c00:	1b64      	subs	r4, r4, r5
 8005c02:	10a4      	asrs	r4, r4, #2
 8005c04:	42a6      	cmp	r6, r4
 8005c06:	d109      	bne.n	8005c1c <__libc_init_array+0x24>
 8005c08:	2600      	movs	r6, #0
 8005c0a:	f000 f823 	bl	8005c54 <_init>
 8005c0e:	4c0a      	ldr	r4, [pc, #40]	@ (8005c38 <__libc_init_array+0x40>)
 8005c10:	4d0a      	ldr	r5, [pc, #40]	@ (8005c3c <__libc_init_array+0x44>)
 8005c12:	1b64      	subs	r4, r4, r5
 8005c14:	10a4      	asrs	r4, r4, #2
 8005c16:	42a6      	cmp	r6, r4
 8005c18:	d105      	bne.n	8005c26 <__libc_init_array+0x2e>
 8005c1a:	bd70      	pop	{r4, r5, r6, pc}
 8005c1c:	00b3      	lsls	r3, r6, #2
 8005c1e:	58eb      	ldr	r3, [r5, r3]
 8005c20:	4798      	blx	r3
 8005c22:	3601      	adds	r6, #1
 8005c24:	e7ee      	b.n	8005c04 <__libc_init_array+0xc>
 8005c26:	00b3      	lsls	r3, r6, #2
 8005c28:	58eb      	ldr	r3, [r5, r3]
 8005c2a:	4798      	blx	r3
 8005c2c:	3601      	adds	r6, #1
 8005c2e:	e7f2      	b.n	8005c16 <__libc_init_array+0x1e>
 8005c30:	08005d38 	.word	0x08005d38
 8005c34:	08005d38 	.word	0x08005d38
 8005c38:	08005d3c 	.word	0x08005d3c
 8005c3c:	08005d38 	.word	0x08005d38

08005c40 <memcpy>:
 8005c40:	2300      	movs	r3, #0
 8005c42:	b510      	push	{r4, lr}
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d100      	bne.n	8005c4a <memcpy+0xa>
 8005c48:	bd10      	pop	{r4, pc}
 8005c4a:	5ccc      	ldrb	r4, [r1, r3]
 8005c4c:	54c4      	strb	r4, [r0, r3]
 8005c4e:	3301      	adds	r3, #1
 8005c50:	e7f8      	b.n	8005c44 <memcpy+0x4>
	...

08005c54 <_init>:
 8005c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c56:	46c0      	nop			@ (mov r8, r8)
 8005c58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c5a:	bc08      	pop	{r3}
 8005c5c:	469e      	mov	lr, r3
 8005c5e:	4770      	bx	lr

08005c60 <_fini>:
 8005c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c62:	46c0      	nop			@ (mov r8, r8)
 8005c64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c66:	bc08      	pop	{r3}
 8005c68:	469e      	mov	lr, r3
 8005c6a:	4770      	bx	lr
