INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/project/ece532/tb_3/tb_3.srcs/sources_1/bd/tb_3/hdl/tb_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/project/ece532/tb_3/tb_3.srcs/sources_1/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/project/ece532/tb_3/tb_3.srcs/sources_1/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/project/ece532/tb_3/tb_3.srcs/sources_1/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/project/ece532/tb_3/tb_3.srcs/sources_1/bd/tb_3/ipshared/user/led_detect_v1_0/hdl/led_detect_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_detect_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/project/ece532/tb_3/tb_3.srcs/sources_1/bd/tb_3/ip/tb_3_led_detect_0_1/sim/tb_3_led_detect_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_3_led_detect_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/project/ece532/tb_3/tb_3.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/ECE532/project/ece532/tb_3/tb_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
