<dec f='llvm/build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc' l='110' type='90'/>
<use f='llvm/build/lib/Target/Hexagon/HexagonGenAsmMatcher.inc' l='7002' c='_ZL20validateOperandClassRN4llvm18MCParsedAsmOperandEN12_GLOBAL__N_114MatchClassKindE'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='549' u='r' c='_ZL26DecodeIntRegsRegisterClassRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='565' u='r' c='_ZL33DecodeGeneralSubRegsRegisterClassRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='255' u='r' c='_ZNK4llvm21HexagonTargetLowering17getRegisterByNameEPKcNS_3LLTERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='128' u='r' c='_ZL18isIntRegForSubInstj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp' l='60' u='r' c='_ZNK4llvm19HexagonRegisterInfo18getCallerSavedRegsEPKNS_15MachineFunctionEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCDuplexInfo.cpp' l='675' c='_ZL6addOpsRN4llvm6MCInstERKS0_j'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.cpp' l='281' c='_ZN4llvm18HexagonMCInstrInfo26getDuplexRegisterNumberingEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.cpp' l='650' u='r' c='_ZN4llvm18HexagonMCInstrInfo18isIntRegForSubInstEj'/>
