<profile>

<section name = "Vitis HLS Report for 'kernel_2mm'" level="0">
<item name = "Date">Thu Apr 27 10:40:11 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">2mm</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160t-fbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.408 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1030, 1030, 5.150 us, 5.150 us, 1031, 1031, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2_fu_50">kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2, 516, 516, 2.580 us, 2.580 us, 516, 516, no</column>
<column name="grp_kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5_fu_62">kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5, 511, 511, 2.555 us, 2.555 us, 511, 511, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 60, 7372, 1810, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 494, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available">650, 600, 202800, 101400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 10, 3, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2_fu_50">kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2, 0, 27, 3561, 862, 0</column>
<column name="grp_kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5_fu_62">kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5, 0, 0, 1446, 937, 0</column>
<column name="mul_32s_32s_32_5_1_U41">mul_32s_32s_32_5_1, 0, 3, 215, 1, 0</column>
<column name="mul_32s_32s_32_5_1_U42">mul_32s_32s_32_5_1, 0, 3, 215, 1, 0</column>
<column name="mul_32s_32s_32_5_1_U43">mul_32s_32s_32_5_1, 0, 3, 215, 1, 0</column>
<column name="mul_32s_32s_32_5_1_U44">mul_32s_32s_32_5_1, 0, 3, 215, 1, 0</column>
<column name="mul_32s_32s_32_5_1_U45">mul_32s_32s_32_5_1, 0, 3, 215, 1, 0</column>
<column name="mul_32s_32s_32_5_1_U46">mul_32s_32s_32_5_1, 0, 3, 215, 1, 0</column>
<column name="mul_32s_32s_32_5_1_U47">mul_32s_32s_32_5_1, 0, 3, 215, 1, 0</column>
<column name="mul_32s_32s_32_5_1_U48">mul_32s_32s_32_5_1, 0, 3, 215, 1, 0</column>
<column name="mul_32s_32s_32_5_1_U49">mul_32s_32s_32_5_1, 0, 3, 215, 1, 0</column>
<column name="mul_32s_32s_32_5_1_U50">mul_32s_32s_32_5_1, 0, 3, 215, 1, 0</column>
<column name="mul_32s_32s_32_5_1_U51">mul_32s_32s_32_5_1, 0, 3, 215, 1, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 5, 1, 5</column>
<column name="grp_fu_100_ce">13, 3, 1, 3</column>
<column name="grp_fu_100_p0">13, 3, 32, 96</column>
<column name="grp_fu_100_p1">13, 3, 32, 96</column>
<column name="grp_fu_104_ce">13, 3, 1, 3</column>
<column name="grp_fu_104_p0">13, 3, 32, 96</column>
<column name="grp_fu_104_p1">13, 3, 32, 96</column>
<column name="grp_fu_108_ce">13, 3, 1, 3</column>
<column name="grp_fu_108_p0">13, 3, 32, 96</column>
<column name="grp_fu_108_p1">13, 3, 32, 96</column>
<column name="grp_fu_112_ce">13, 3, 1, 3</column>
<column name="grp_fu_112_p0">13, 3, 32, 96</column>
<column name="grp_fu_112_p1">13, 3, 32, 96</column>
<column name="grp_fu_116_ce">13, 3, 1, 3</column>
<column name="grp_fu_116_p0">13, 3, 32, 96</column>
<column name="grp_fu_116_p1">13, 3, 32, 96</column>
<column name="grp_fu_120_ce">13, 3, 1, 3</column>
<column name="grp_fu_120_p0">13, 3, 32, 96</column>
<column name="grp_fu_120_p1">13, 3, 32, 96</column>
<column name="grp_fu_124_ce">13, 3, 1, 3</column>
<column name="grp_fu_124_p0">13, 3, 32, 96</column>
<column name="grp_fu_124_p1">13, 3, 32, 96</column>
<column name="grp_fu_84_ce">13, 3, 1, 3</column>
<column name="grp_fu_84_p0">13, 3, 32, 96</column>
<column name="grp_fu_84_p1">13, 3, 32, 96</column>
<column name="grp_fu_88_ce">13, 3, 1, 3</column>
<column name="grp_fu_88_p0">13, 3, 32, 96</column>
<column name="grp_fu_88_p1">13, 3, 32, 96</column>
<column name="grp_fu_92_ce">13, 3, 1, 3</column>
<column name="grp_fu_92_p0">13, 3, 32, 96</column>
<column name="grp_fu_92_p1">13, 3, 32, 96</column>
<column name="grp_fu_96_ce">13, 3, 1, 3</column>
<column name="grp_fu_96_p0">13, 3, 32, 96</column>
<column name="grp_fu_96_p1">13, 3, 32, 96</column>
<column name="tmp_address0">13, 3, 7, 21</column>
<column name="tmp_ce0">13, 3, 1, 3</column>
<column name="tmp_ce1">9, 2, 1, 2</column>
<column name="tmp_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="grp_kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2_fu_50_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5_fu_62_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, kernel_2mm, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, kernel_2mm, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, kernel_2mm, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, kernel_2mm, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, kernel_2mm, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, kernel_2mm, return value</column>
<column name="alpha">in, 32, ap_none, alpha, scalar</column>
<column name="beta">in, 32, ap_none, beta, scalar</column>
<column name="tmp_address0">out, 7, ap_memory, tmp, array</column>
<column name="tmp_ce0">out, 1, ap_memory, tmp, array</column>
<column name="tmp_we0">out, 1, ap_memory, tmp, array</column>
<column name="tmp_d0">out, 32, ap_memory, tmp, array</column>
<column name="tmp_q0">in, 32, ap_memory, tmp, array</column>
<column name="tmp_address1">out, 7, ap_memory, tmp, array</column>
<column name="tmp_ce1">out, 1, ap_memory, tmp, array</column>
<column name="tmp_q1">in, 32, ap_memory, tmp, array</column>
<column name="A_address0">out, 7, ap_memory, A, array</column>
<column name="A_ce0">out, 1, ap_memory, A, array</column>
<column name="A_q0">in, 32, ap_memory, A, array</column>
<column name="A_address1">out, 7, ap_memory, A, array</column>
<column name="A_ce1">out, 1, ap_memory, A, array</column>
<column name="A_q1">in, 32, ap_memory, A, array</column>
<column name="B_address0">out, 7, ap_memory, B, array</column>
<column name="B_ce0">out, 1, ap_memory, B, array</column>
<column name="B_q0">in, 32, ap_memory, B, array</column>
<column name="B_address1">out, 7, ap_memory, B, array</column>
<column name="B_ce1">out, 1, ap_memory, B, array</column>
<column name="B_q1">in, 32, ap_memory, B, array</column>
<column name="C_address0">out, 7, ap_memory, C, array</column>
<column name="C_ce0">out, 1, ap_memory, C, array</column>
<column name="C_q0">in, 32, ap_memory, C, array</column>
<column name="C_address1">out, 7, ap_memory, C, array</column>
<column name="C_ce1">out, 1, ap_memory, C, array</column>
<column name="C_q1">in, 32, ap_memory, C, array</column>
<column name="D_address0">out, 7, ap_memory, D, array</column>
<column name="D_ce0">out, 1, ap_memory, D, array</column>
<column name="D_we0">out, 1, ap_memory, D, array</column>
<column name="D_d0">out, 32, ap_memory, D, array</column>
<column name="D_q0">in, 32, ap_memory, D, array</column>
</table>
</item>
</section>
</profile>
