#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Mar 19 19:46:52 2023
# Process ID: 11744
# Current directory: E:/BUNU/PROJECTS/Voting machine by verilog/Voting_Machine/Voting_Machine.runs/synth_1
# Command line: vivado.exe -log votingmachine.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source votingmachine.tcl
# Log file: E:/BUNU/PROJECTS/Voting machine by verilog/Voting_Machine/Voting_Machine.runs/synth_1/votingmachine.vds
# Journal file: E:/BUNU/PROJECTS/Voting machine by verilog/Voting_Machine/Voting_Machine.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source votingmachine.tcl -notrace
create_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 299.141 ; gain = 69.875
Command: synth_design -top votingmachine -part xc7a75tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12900 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 408.648 ; gain = 96.633
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'votingmachine' [E:/BUNU/PROJECTS/Voting machine by verilog/Voting_Machine/Voting_Machine.srcs/sources_1/new/Voting_mac.v:153]
INFO: [Synth 8-6157] synthesizing module 'Voting_mac' [E:/BUNU/PROJECTS/Voting machine by verilog/Voting_Machine/Voting_Machine.srcs/sources_1/new/Voting_mac.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Voting_mac' (1#1) [E:/BUNU/PROJECTS/Voting machine by verilog/Voting_Machine/Voting_Machine.srcs/sources_1/new/Voting_mac.v:23]
INFO: [Synth 8-6157] synthesizing module 'votelogger' [E:/BUNU/PROJECTS/Voting machine by verilog/Voting_Machine/Voting_Machine.srcs/sources_1/new/Voting_mac.v:60]
INFO: [Synth 8-6155] done synthesizing module 'votelogger' (2#1) [E:/BUNU/PROJECTS/Voting machine by verilog/Voting_Machine/Voting_Machine.srcs/sources_1/new/Voting_mac.v:60]
INFO: [Synth 8-6157] synthesizing module 'modecontrol' [E:/BUNU/PROJECTS/Voting machine by verilog/Voting_Machine/Voting_Machine.srcs/sources_1/new/Voting_mac.v:101]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [E:/BUNU/PROJECTS/Voting machine by verilog/Voting_Machine/Voting_Machine.srcs/sources_1/new/Voting_mac.v:120]
INFO: [Synth 8-6155] done synthesizing module 'modecontrol' (3#1) [E:/BUNU/PROJECTS/Voting machine by verilog/Voting_Machine/Voting_Machine.srcs/sources_1/new/Voting_mac.v:101]
INFO: [Synth 8-6155] done synthesizing module 'votingmachine' (4#1) [E:/BUNU/PROJECTS/Voting machine by verilog/Voting_Machine/Voting_Machine.srcs/sources_1/new/Voting_mac.v:153]
WARNING: [Synth 8-3331] design modecontrol has unconnected port valid_vote_casted
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 463.422 ; gain = 151.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 463.422 ; gain = 151.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 463.422 ; gain = 151.406
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a75tcsg324-1
INFO: [Synth 8-5545] ROM "valid_vote" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 463.422 ; gain = 151.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Voting_mac 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module votelogger 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 4     
Module modecontrol 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "bc1/valid_vote" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bc2/valid_vote" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bc3/valid_vote" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "bc4/valid_vote" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (bc2/valid_vote_reg) is unused and will be removed from module votingmachine.
WARNING: [Synth 8-3332] Sequential element (bc3/valid_vote_reg) is unused and will be removed from module votingmachine.
WARNING: [Synth 8-3332] Sequential element (bc4/valid_vote_reg) is unused and will be removed from module votingmachine.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 616.363 ; gain = 304.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 616.363 ; gain = 304.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 616.363 ; gain = 304.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 616.363 ; gain = 304.348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 616.363 ; gain = 304.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 616.363 ; gain = 304.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 616.363 ; gain = 304.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 616.363 ; gain = 304.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 616.363 ; gain = 304.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     3|
|5     |LUT3   |     3|
|6     |LUT4   |     4|
|7     |LUT5   |     2|
|8     |LUT6   |    16|
|9     |FDRE   |    48|
|10    |IBUF   |     4|
|11    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |    98|
|2     |  VL     |votelogger  |    18|
|3     |  MC     |modecontrol |     9|
|4     |  bc1    |Voting_mac  |    58|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 616.363 ; gain = 304.348
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 616.363 ; gain = 304.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 616.363 ; gain = 304.348
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 720.191 ; gain = 421.051
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/BUNU/PROJECTS/Voting machine by verilog/Voting_Machine/Voting_Machine.runs/synth_1/votingmachine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file votingmachine_utilization_synth.rpt -pb votingmachine_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.233 . Memory (MB): peak = 720.191 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar 19 19:48:01 2023...
