-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
-- Date        : Thu Mar 28 10:49:00 2024
-- Host        : mariolima-CREF-XX running 64-bit Ubuntu 22.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ vespa_soc_interruptControllerS_0_0_sim_netlist.vhdl
-- Design      : vespa_soc_interruptControllerS_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_interruptController is
  port (
    irq_req : out STD_LOGIC;
    \currentIrq_reg[1]_0\ : out STD_LOGIC;
    \currentIrq_reg[0]_0\ : out STD_LOGIC;
    i_Rst : in STD_LOGIC;
    i_Clk : in STD_LOGIC;
    ack_complete : in STD_LOGIC;
    ack_attended : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_sources : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_interruptController;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_interruptController is
  signal \completed[0]_i_1_n_0\ : STD_LOGIC;
  signal \completed[1]_i_1_n_0\ : STD_LOGIC;
  signal \completed[2]_i_1_n_0\ : STD_LOGIC;
  signal \completed[3]_i_1_n_0\ : STD_LOGIC;
  signal \completed[3]_i_2_n_0\ : STD_LOGIC;
  signal \completed_reg_n_0_[0]\ : STD_LOGIC;
  signal \completed_reg_n_0_[1]\ : STD_LOGIC;
  signal \completed_reg_n_0_[2]\ : STD_LOGIC;
  signal \completed_reg_n_0_[3]\ : STD_LOGIC;
  signal currentIrq : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \currentIrq[0]_i_1_n_0\ : STD_LOGIC;
  signal \currentIrq[1]_i_1_n_0\ : STD_LOGIC;
  signal \currentIrq[2]_i_1_n_0\ : STD_LOGIC;
  signal \^currentirq_reg[0]_0\ : STD_LOGIC;
  signal \^currentirq_reg[1]_0\ : STD_LOGIC;
  signal int_req_i_1_n_0 : STD_LOGIC;
  signal int_req_i_2_n_0 : STD_LOGIC;
  signal int_req_i_3_n_0 : STD_LOGIC;
  signal int_req_i_4_n_0 : STD_LOGIC;
  signal int_req_i_5_n_0 : STD_LOGIC;
  signal int_req_i_6_n_0 : STD_LOGIC;
  signal int_sources_2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal int_sources_prev : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \int_sources_prev[3]_i_1_n_0\ : STD_LOGIC;
  signal \int_sources_prev[3]_i_3_n_0\ : STD_LOGIC;
  signal \^irq_req\ : STD_LOGIC;
  signal nextIrq : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_in9_in : STD_LOGIC;
  signal p_2_in11_in : STD_LOGIC;
  signal \pending[0]_i_1_n_0\ : STD_LOGIC;
  signal \pending[1]_i_1_n_0\ : STD_LOGIC;
  signal \pending[2]_i_1_n_0\ : STD_LOGIC;
  signal \pending[3]_i_1_n_0\ : STD_LOGIC;
  signal \pending[3]_i_2_n_0\ : STD_LOGIC;
  signal \pending_reg_n_0_[0]\ : STD_LOGIC;
  signal \pending_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \currentIrq[1]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \currentIrq[2]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of int_req_i_5 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_sources_prev[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_sources_prev[2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_sources_prev[3]_i_2\ : label is "soft_lutpair0";
begin
  \currentIrq_reg[0]_0\ <= \^currentirq_reg[0]_0\;
  \currentIrq_reg[1]_0\ <= \^currentirq_reg[1]_0\;
  irq_req <= \^irq_req\;
\completed[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => ack_complete,
      I1 => \^currentirq_reg[0]_0\,
      I2 => currentIrq(2),
      I3 => \^currentirq_reg[1]_0\,
      I4 => \completed_reg_n_0_[0]\,
      O => \completed[0]_i_1_n_0\
    );
\completed[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0008"
    )
        port map (
      I0 => ack_complete,
      I1 => \^currentirq_reg[0]_0\,
      I2 => currentIrq(2),
      I3 => \^currentirq_reg[1]_0\,
      I4 => \completed_reg_n_0_[1]\,
      O => \completed[1]_i_1_n_0\
    );
\completed[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => ack_complete,
      I1 => \^currentirq_reg[0]_0\,
      I2 => \^currentirq_reg[1]_0\,
      I3 => currentIrq(2),
      I4 => \completed_reg_n_0_[2]\,
      O => \completed[2]_i_1_n_0\
    );
\completed[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ack_complete,
      I1 => int_req_i_3_n_0,
      I2 => ack_attended,
      O => \completed[3]_i_1_n_0\
    );
\completed[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => ack_complete,
      I1 => \^currentirq_reg[0]_0\,
      I2 => \^currentirq_reg[1]_0\,
      I3 => currentIrq(2),
      I4 => \completed_reg_n_0_[3]\,
      O => \completed[3]_i_2_n_0\
    );
\completed_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => i_Rst,
      CE => \completed[3]_i_1_n_0\,
      D => \completed[0]_i_1_n_0\,
      Q => \completed_reg_n_0_[0]\,
      S => i_Clk
    );
\completed_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => i_Rst,
      CE => \completed[3]_i_1_n_0\,
      D => \completed[1]_i_1_n_0\,
      Q => \completed_reg_n_0_[1]\,
      S => i_Clk
    );
\completed_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => i_Rst,
      CE => \completed[3]_i_1_n_0\,
      D => \completed[2]_i_1_n_0\,
      Q => \completed_reg_n_0_[2]\,
      S => i_Clk
    );
\completed_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => i_Rst,
      CE => \completed[3]_i_1_n_0\,
      D => \completed[3]_i_2_n_0\,
      Q => \completed_reg_n_0_[3]\,
      S => i_Clk
    );
\currentIrq[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE02"
    )
        port map (
      I0 => \^currentirq_reg[0]_0\,
      I1 => int_req_i_3_n_0,
      I2 => ack_complete,
      I3 => nextIrq(0),
      I4 => i_Clk,
      O => \currentIrq[0]_i_1_n_0\
    );
\currentIrq[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F4"
    )
        port map (
      I0 => p_2_in11_in,
      I1 => \pending_reg_n_0_[3]\,
      I2 => p_1_in9_in,
      I3 => \pending_reg_n_0_[0]\,
      O => nextIrq(0)
    );
\currentIrq[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE02"
    )
        port map (
      I0 => \^currentirq_reg[1]_0\,
      I1 => int_req_i_3_n_0,
      I2 => ack_complete,
      I3 => nextIrq(1),
      I4 => i_Clk,
      O => \currentIrq[1]_i_1_n_0\
    );
\currentIrq[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => \pending_reg_n_0_[0]\,
      I1 => p_1_in9_in,
      I2 => \pending_reg_n_0_[3]\,
      I3 => p_2_in11_in,
      O => nextIrq(1)
    );
\currentIrq[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE02"
    )
        port map (
      I0 => currentIrq(2),
      I1 => int_req_i_3_n_0,
      I2 => ack_complete,
      I3 => nextIrq(2),
      I4 => i_Clk,
      O => \currentIrq[2]_i_1_n_0\
    );
\currentIrq[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pending_reg_n_0_[0]\,
      I1 => p_1_in9_in,
      I2 => \pending_reg_n_0_[3]\,
      I3 => p_2_in11_in,
      O => nextIrq(2)
    );
\currentIrq_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_Rst,
      CE => '1',
      D => \currentIrq[0]_i_1_n_0\,
      Q => \^currentirq_reg[0]_0\,
      R => '0'
    );
\currentIrq_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_Rst,
      CE => '1',
      D => \currentIrq[1]_i_1_n_0\,
      Q => \^currentirq_reg[1]_0\,
      R => '0'
    );
\currentIrq_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_Rst,
      CE => '1',
      D => \currentIrq[2]_i_1_n_0\,
      Q => currentIrq(2),
      R => '0'
    );
int_req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555445515150404"
    )
        port map (
      I0 => i_Clk,
      I1 => ack_complete,
      I2 => int_req_i_2_n_0,
      I3 => ack_attended,
      I4 => int_req_i_3_n_0,
      I5 => \^irq_req\,
      O => int_req_i_1_n_0
    );
int_req_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDFFFFFFFFF"
    )
        port map (
      I0 => int_req_i_4_n_0,
      I1 => nextIrq(2),
      I2 => int_req_i_5_n_0,
      I3 => int_sources_2(1),
      I4 => int_sources_2(0),
      I5 => int_req_i_6_n_0,
      O => int_req_i_2_n_0
    );
int_req_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2B2BB22B222B2"
    )
        port map (
      I0 => currentIrq(2),
      I1 => nextIrq(2),
      I2 => \^currentirq_reg[1]_0\,
      I3 => nextIrq(1),
      I4 => nextIrq(0),
      I5 => \^currentirq_reg[0]_0\,
      O => int_req_i_3_n_0
    );
int_req_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAFCFF"
    )
        port map (
      I0 => \completed_reg_n_0_[1]\,
      I1 => \completed_reg_n_0_[3]\,
      I2 => p_2_in11_in,
      I3 => \pending_reg_n_0_[3]\,
      I4 => p_1_in9_in,
      I5 => \pending_reg_n_0_[0]\,
      O => int_req_i_4_n_0
    );
int_req_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => D(3),
      I1 => int_sources(3),
      I2 => D(0),
      I3 => int_sources(2),
      I4 => D(2),
      O => int_req_i_5_n_0
    );
int_req_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCFFFFAFAC"
    )
        port map (
      I0 => \completed_reg_n_0_[2]\,
      I1 => \completed_reg_n_0_[0]\,
      I2 => p_2_in11_in,
      I3 => \pending_reg_n_0_[3]\,
      I4 => p_1_in9_in,
      I5 => \pending_reg_n_0_[0]\,
      O => int_req_i_6_n_0
    );
int_req_reg: unisim.vcomponents.FDRE
     port map (
      C => i_Rst,
      CE => '1',
      D => int_req_i_1_n_0,
      Q => \^irq_req\,
      R => '0'
    );
\int_sources_prev[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => D(0),
      I1 => int_sources(0),
      O => int_sources_2(0)
    );
\int_sources_prev[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => int_sources(1),
      I1 => D(1),
      I2 => D(0),
      O => int_sources_2(1)
    );
\int_sources_prev[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => D(2),
      I1 => int_sources(2),
      I2 => D(0),
      O => int_sources_2(2)
    );
\int_sources_prev[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => int_sources(0),
      I1 => int_sources_prev(0),
      I2 => int_sources(1),
      I3 => int_sources_prev(1),
      I4 => \int_sources_prev[3]_i_3_n_0\,
      O => \int_sources_prev[3]_i_1_n_0\
    );
\int_sources_prev[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => int_sources(3),
      I1 => D(3),
      I2 => D(0),
      O => int_sources_2(3)
    );
\int_sources_prev[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => int_sources_prev(2),
      I1 => int_sources(2),
      I2 => int_sources_prev(3),
      I3 => int_sources(3),
      O => \int_sources_prev[3]_i_3_n_0\
    );
\int_sources_prev_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_Rst,
      CE => \int_sources_prev[3]_i_1_n_0\,
      D => int_sources_2(0),
      Q => int_sources_prev(0),
      R => i_Clk
    );
\int_sources_prev_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_Rst,
      CE => \int_sources_prev[3]_i_1_n_0\,
      D => int_sources_2(1),
      Q => int_sources_prev(1),
      R => i_Clk
    );
\int_sources_prev_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_Rst,
      CE => \int_sources_prev[3]_i_1_n_0\,
      D => int_sources_2(2),
      Q => int_sources_prev(2),
      R => i_Clk
    );
\int_sources_prev_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_Rst,
      CE => \int_sources_prev[3]_i_1_n_0\,
      D => int_sources_2(3),
      Q => int_sources_prev(3),
      R => i_Clk
    );
\pending[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00FE00FE00"
    )
        port map (
      I0 => \^currentirq_reg[0]_0\,
      I1 => currentIrq(2),
      I2 => \^currentirq_reg[1]_0\,
      I3 => \pending_reg_n_0_[0]\,
      I4 => int_sources_2(0),
      I5 => \int_sources_prev[3]_i_1_n_0\,
      O => \pending[0]_i_1_n_0\
    );
\pending[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00FD00FD00"
    )
        port map (
      I0 => \^currentirq_reg[0]_0\,
      I1 => currentIrq(2),
      I2 => \^currentirq_reg[1]_0\,
      I3 => p_1_in9_in,
      I4 => int_sources_2(1),
      I5 => \int_sources_prev[3]_i_1_n_0\,
      O => \pending[1]_i_1_n_0\
    );
\pending[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00FB00FB00"
    )
        port map (
      I0 => \^currentirq_reg[0]_0\,
      I1 => \^currentirq_reg[1]_0\,
      I2 => currentIrq(2),
      I3 => p_2_in11_in,
      I4 => int_sources_2(2),
      I5 => \int_sources_prev[3]_i_1_n_0\,
      O => \pending[2]_i_1_n_0\
    );
\pending[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ack_complete,
      I1 => \int_sources_prev[3]_i_1_n_0\,
      O => \pending[3]_i_1_n_0\
    );
\pending[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00F700F700"
    )
        port map (
      I0 => \^currentirq_reg[0]_0\,
      I1 => \^currentirq_reg[1]_0\,
      I2 => currentIrq(2),
      I3 => \pending_reg_n_0_[3]\,
      I4 => int_sources_2(3),
      I5 => \int_sources_prev[3]_i_1_n_0\,
      O => \pending[3]_i_2_n_0\
    );
\pending_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_Rst,
      CE => \pending[3]_i_1_n_0\,
      D => \pending[0]_i_1_n_0\,
      Q => \pending_reg_n_0_[0]\,
      R => i_Clk
    );
\pending_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_Rst,
      CE => \pending[3]_i_1_n_0\,
      D => \pending[1]_i_1_n_0\,
      Q => p_1_in9_in,
      R => i_Clk
    );
\pending_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_Rst,
      CE => \pending[3]_i_1_n_0\,
      D => \pending[2]_i_1_n_0\,
      Q => p_2_in11_in,
      R => i_Clk
    );
\pending_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_Rst,
      CE => \pending[3]_i_1_n_0\,
      D => \pending[3]_i_2_n_0\,
      Q => \pending_reg_n_0_[3]\,
      R => i_Clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_interruptController_wrapper is
  port (
    \currentIrq_reg[1]\ : out STD_LOGIC;
    \currentIrq_reg[0]\ : out STD_LOGIC;
    o_RData : out STD_LOGIC_VECTOR ( 3 downto 0 );
    irq_req : out STD_LOGIC;
    o_Err : out STD_LOGIC;
    i_RAddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_WEnable : in STD_LOGIC;
    i_Clk : in STD_LOGIC;
    i_Rst : in STD_LOGIC;
    ack_complete : in STD_LOGIC;
    i_WData : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_sources : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ack_attended : in STD_LOGIC;
    i_REnable : in STD_LOGIC;
    i_WAddr : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_interruptController_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_interruptController_wrapper is
  signal \^o_err\ : STD_LOGIC;
  signal o_Err0 : STD_LOGIC;
  signal o_Err_i_1_n_0 : STD_LOGIC;
  signal o_Err_i_3_n_0 : STD_LOGIC;
  signal o_Err_i_4_n_0 : STD_LOGIC;
  signal o_Err_i_5_n_0 : STD_LOGIC;
  signal o_Err_i_6_n_0 : STD_LOGIC;
  signal o_Err_i_7_n_0 : STD_LOGIC;
  signal o_Err_i_8_n_0 : STD_LOGIC;
  signal \o_RData[3]_i_1_n_0\ : STD_LOGIC;
  signal \o_RData[3]_i_2_n_0\ : STD_LOGIC;
  signal \o_RData[3]_i_3_n_0\ : STD_LOGIC;
  signal \o_RData[3]_i_4_n_0\ : STD_LOGIC;
  signal \o_RData[3]_i_5_n_0\ : STD_LOGIC;
  signal \o_RData[3]_i_6_n_0\ : STD_LOGIC;
  signal \o_RData[3]_i_7_n_0\ : STD_LOGIC;
  signal \o_RData[3]_i_8_n_0\ : STD_LOGIC;
  signal r_ea_i_1_n_0 : STD_LOGIC;
  signal r_ea_i_2_n_0 : STD_LOGIC;
  signal r_ea_i_3_n_0 : STD_LOGIC;
  signal r_ea_i_4_n_0 : STD_LOGIC;
  signal r_ea_i_5_n_0 : STD_LOGIC;
  signal r_ea_i_6_n_0 : STD_LOGIC;
  signal r_ea_i_7_n_0 : STD_LOGIC;
  signal r_ea_reg_n_0 : STD_LOGIC;
  signal r_en1 : STD_LOGIC;
  signal r_en2 : STD_LOGIC;
  signal r_en3 : STD_LOGIC;
begin
  o_Err <= \^o_err\;
inst1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_interruptController
     port map (
      D(3) => r_en3,
      D(2) => r_en2,
      D(1) => r_en1,
      D(0) => r_ea_reg_n_0,
      ack_attended => ack_attended,
      ack_complete => ack_complete,
      \currentIrq_reg[0]_0\ => \currentIrq_reg[0]\,
      \currentIrq_reg[1]_0\ => \currentIrq_reg[1]\,
      i_Clk => i_Clk,
      i_Rst => i_Rst,
      int_sources(3 downto 0) => int_sources(3 downto 0),
      irq_req => irq_req
    );
o_Err_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AFAEA0A2"
    )
        port map (
      I0 => \^o_err\,
      I1 => i_REnable,
      I2 => i_Rst,
      I3 => i_WEnable,
      I4 => o_Err0,
      I5 => r_ea_i_1_n_0,
      O => o_Err_i_1_n_0
    );
o_Err_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => o_Err_i_3_n_0,
      I1 => o_Err_i_4_n_0,
      I2 => o_Err_i_5_n_0,
      I3 => o_Err_i_6_n_0,
      I4 => o_Err_i_7_n_0,
      I5 => o_Err_i_8_n_0,
      O => o_Err0
    );
o_Err_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => i_RAddr(12),
      I1 => i_RAddr(11),
      I2 => i_RAddr(14),
      I3 => i_RAddr(13),
      I4 => i_RAddr(10),
      I5 => i_RAddr(9),
      O => o_Err_i_3_n_0
    );
o_Err_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => i_RAddr(6),
      I1 => i_RAddr(5),
      I2 => i_RAddr(8),
      I3 => i_RAddr(7),
      I4 => i_RAddr(4),
      I5 => i_RAddr(3),
      O => o_Err_i_4_n_0
    );
o_Err_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => i_RAddr(24),
      I1 => i_RAddr(23),
      I2 => i_RAddr(26),
      I3 => i_RAddr(25),
      I4 => i_RAddr(22),
      I5 => i_RAddr(21),
      O => o_Err_i_5_n_0
    );
o_Err_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => i_RAddr(29),
      I1 => i_RAddr(30),
      I2 => i_RAddr(31),
      I3 => i_WEnable,
      I4 => i_RAddr(28),
      I5 => i_RAddr(27),
      O => o_Err_i_6_n_0
    );
o_Err_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => i_RAddr(2),
      I1 => i_RAddr(1),
      I2 => i_RAddr(0),
      O => o_Err_i_7_n_0
    );
o_Err_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => i_RAddr(18),
      I1 => i_RAddr(17),
      I2 => i_RAddr(20),
      I3 => i_RAddr(19),
      I4 => i_RAddr(16),
      I5 => i_RAddr(15),
      O => o_Err_i_8_n_0
    );
o_Err_reg: unisim.vcomponents.FDRE
     port map (
      C => i_Clk,
      CE => '1',
      D => o_Err_i_1_n_0,
      Q => \^o_err\,
      R => '0'
    );
\o_RData[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \o_RData[3]_i_2_n_0\,
      I1 => i_RAddr(27),
      I2 => i_RAddr(28),
      I3 => \o_RData[3]_i_3_n_0\,
      I4 => \o_RData[3]_i_4_n_0\,
      I5 => \o_RData[3]_i_5_n_0\,
      O => \o_RData[3]_i_1_n_0\
    );
\o_RData[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => i_RAddr(21),
      I1 => i_RAddr(22),
      I2 => \o_RData[3]_i_6_n_0\,
      I3 => i_RAddr(15),
      I4 => i_RAddr(16),
      I5 => \o_RData[3]_i_7_n_0\,
      O => \o_RData[3]_i_2_n_0\
    );
\o_RData[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => i_RAddr(24),
      I1 => i_RAddr(23),
      I2 => i_RAddr(26),
      I3 => i_RAddr(25),
      O => \o_RData[3]_i_3_n_0\
    );
\o_RData[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => i_RAddr(31),
      I1 => i_Rst,
      I2 => i_RAddr(29),
      I3 => i_RAddr(30),
      I4 => i_WEnable,
      I5 => i_REnable,
      O => \o_RData[3]_i_4_n_0\
    );
\o_RData[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => i_RAddr(3),
      I1 => i_RAddr(4),
      I2 => i_RAddr(2),
      I3 => i_RAddr(1),
      I4 => i_RAddr(0),
      I5 => \o_RData[3]_i_8_n_0\,
      O => \o_RData[3]_i_5_n_0\
    );
\o_RData[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => i_RAddr(18),
      I1 => i_RAddr(17),
      I2 => i_RAddr(20),
      I3 => i_RAddr(19),
      O => \o_RData[3]_i_6_n_0\
    );
\o_RData[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => i_RAddr(12),
      I1 => i_RAddr(11),
      I2 => i_RAddr(14),
      I3 => i_RAddr(13),
      O => \o_RData[3]_i_7_n_0\
    );
\o_RData[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => i_RAddr(7),
      I1 => i_RAddr(8),
      I2 => i_RAddr(5),
      I3 => i_RAddr(6),
      I4 => i_RAddr(10),
      I5 => i_RAddr(9),
      O => \o_RData[3]_i_8_n_0\
    );
\o_RData_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_Clk,
      CE => \o_RData[3]_i_1_n_0\,
      D => r_ea_reg_n_0,
      Q => o_RData(0),
      R => '0'
    );
\o_RData_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_Clk,
      CE => \o_RData[3]_i_1_n_0\,
      D => r_en1,
      Q => o_RData(1),
      R => '0'
    );
\o_RData_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_Clk,
      CE => \o_RData[3]_i_1_n_0\,
      D => r_en2,
      Q => o_RData(2),
      R => '0'
    );
\o_RData_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_Clk,
      CE => \o_RData[3]_i_1_n_0\,
      D => r_en3,
      Q => o_RData(3),
      R => '0'
    );
r_ea_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => r_ea_i_2_n_0,
      I1 => r_ea_i_3_n_0,
      I2 => r_ea_i_4_n_0,
      I3 => r_ea_i_5_n_0,
      I4 => r_ea_i_6_n_0,
      I5 => r_ea_i_7_n_0,
      O => r_ea_i_1_n_0
    );
r_ea_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => i_WAddr(24),
      I1 => i_WAddr(25),
      I2 => i_WAddr(22),
      I3 => i_WAddr(23),
      I4 => i_WAddr(27),
      I5 => i_WAddr(26),
      O => r_ea_i_2_n_0
    );
r_ea_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => i_WAddr(30),
      I1 => i_WAddr(31),
      I2 => i_WAddr(28),
      I3 => i_WAddr(29),
      I4 => i_Rst,
      I5 => i_WEnable,
      O => r_ea_i_3_n_0
    );
r_ea_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => i_WAddr(18),
      I1 => i_WAddr(19),
      I2 => i_WAddr(16),
      I3 => i_WAddr(17),
      I4 => i_WAddr(21),
      I5 => i_WAddr(20),
      O => r_ea_i_4_n_0
    );
r_ea_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => i_WAddr(12),
      I1 => i_WAddr(13),
      I2 => i_WAddr(10),
      I3 => i_WAddr(11),
      I4 => i_WAddr(15),
      I5 => i_WAddr(14),
      O => r_ea_i_5_n_0
    );
r_ea_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => i_WAddr(1),
      I1 => i_WAddr(0),
      I2 => i_WAddr(3),
      I3 => i_WAddr(2),
      O => r_ea_i_6_n_0
    );
r_ea_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => i_WAddr(6),
      I1 => i_WAddr(7),
      I2 => i_WAddr(4),
      I3 => i_WAddr(5),
      I4 => i_WAddr(9),
      I5 => i_WAddr(8),
      O => r_ea_i_7_n_0
    );
r_ea_reg: unisim.vcomponents.FDRE
     port map (
      C => i_Clk,
      CE => r_ea_i_1_n_0,
      D => i_WData(0),
      Q => r_ea_reg_n_0,
      R => i_Rst
    );
r_en1_reg: unisim.vcomponents.FDRE
     port map (
      C => i_Clk,
      CE => r_ea_i_1_n_0,
      D => i_WData(1),
      Q => r_en1,
      R => i_Rst
    );
r_en2_reg: unisim.vcomponents.FDRE
     port map (
      C => i_Clk,
      CE => r_ea_i_1_n_0,
      D => i_WData(2),
      Q => r_en2,
      R => i_Rst
    );
r_en3_reg: unisim.vcomponents.FDRE
     port map (
      C => i_Clk,
      CE => r_ea_i_1_n_0,
      D => i_WData(3),
      Q => r_en3,
      R => i_Rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    i_Clk : in STD_LOGIC;
    i_Rst : in STD_LOGIC;
    i_WEnable : in STD_LOGIC;
    i_WAddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_WData : in STD_LOGIC_VECTOR ( 31 downto 0 );
    i_REnable : in STD_LOGIC;
    i_RAddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    o_RData : out STD_LOGIC_VECTOR ( 31 downto 0 );
    o_Err : out STD_LOGIC;
    int_sources : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ack_complete : in STD_LOGIC;
    ack_attended : in STD_LOGIC;
    irq_req : out STD_LOGIC;
    irq_number : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "vespa_soc_interruptControllerS_0_0,interruptController_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "interruptController_wrapper,Vivado 2023.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^o_rdata\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of i_Clk : signal is "xilinx.com:signal:clock:1.0 i_Clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of i_Clk : signal is "XIL_INTERFACENAME i_Clk, ASSOCIATED_RESET i_Rst, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN vespa_soc_vespa_cpu_0_0_o_Clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of i_Rst : signal is "xilinx.com:signal:reset:1.0 i_Rst RST";
  attribute X_INTERFACE_PARAMETER of i_Rst : signal is "XIL_INTERFACENAME i_Rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
  o_RData(31) <= \<const0>\;
  o_RData(30) <= \<const0>\;
  o_RData(29) <= \<const0>\;
  o_RData(28) <= \<const0>\;
  o_RData(27) <= \<const0>\;
  o_RData(26) <= \<const0>\;
  o_RData(25) <= \<const0>\;
  o_RData(24) <= \<const0>\;
  o_RData(23) <= \<const0>\;
  o_RData(22) <= \<const0>\;
  o_RData(21) <= \<const0>\;
  o_RData(20) <= \<const0>\;
  o_RData(19) <= \<const0>\;
  o_RData(18) <= \<const0>\;
  o_RData(17) <= \<const0>\;
  o_RData(16) <= \<const0>\;
  o_RData(15) <= \<const0>\;
  o_RData(14) <= \<const0>\;
  o_RData(13) <= \<const0>\;
  o_RData(12) <= \<const0>\;
  o_RData(11) <= \<const0>\;
  o_RData(10) <= \<const0>\;
  o_RData(9) <= \<const0>\;
  o_RData(8) <= \<const0>\;
  o_RData(7) <= \<const0>\;
  o_RData(6) <= \<const0>\;
  o_RData(5) <= \<const0>\;
  o_RData(4) <= \<const0>\;
  o_RData(3 downto 0) <= \^o_rdata\(3 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_interruptController_wrapper
     port map (
      ack_attended => ack_attended,
      ack_complete => ack_complete,
      \currentIrq_reg[0]\ => irq_number(0),
      \currentIrq_reg[1]\ => irq_number(1),
      i_Clk => i_Clk,
      i_RAddr(31 downto 0) => i_RAddr(31 downto 0),
      i_REnable => i_REnable,
      i_Rst => i_Rst,
      i_WAddr(31 downto 0) => i_WAddr(31 downto 0),
      i_WData(3 downto 0) => i_WData(3 downto 0),
      i_WEnable => i_WEnable,
      int_sources(3 downto 0) => int_sources(3 downto 0),
      irq_req => irq_req,
      o_Err => o_Err,
      o_RData(3 downto 0) => \^o_rdata\(3 downto 0)
    );
end STRUCTURE;
