0.7
2020.1.1
Aug  5 2020
23:19:43
D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/ALU.v,1604746037,verilog,,D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/ALUControl.v,,ALU,,,,,,,,
D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/ALUControl.v,1604746072,verilog,,D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/Control.v,,ALUControl,,,,,,,,
D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/Control.v,1604745012,verilog,,D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/DataMEM.v,,Control,,,,,,,,
D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/DataMEM.v,1604744393,verilog,,D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/Mux_32.v,,dataMEM,,,,,,,,
D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/Mux_32.v,1604745789,verilog,,D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/Mux_5.v,,Mux_32,,,,,,,,
D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/Mux_5.v,1604745799,verilog,,D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/PC.v,,Mux_5,,,,,,,,
D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/PC.v,1604155650,verilog,,D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/RegFile.v,,PC,,,,,,,,
D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/RegFile.v,1604745710,verilog,,D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/SignExtend.v,,RegFile,,,,,,,,
D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/SignExtend.v,1604745264,verilog,,D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/Single_Cycle.v,,SignExtend,,,,,,,,
D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/SignalClock_TestBench.v,1604759272,verilog,,,D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/Single_Cycle.v,Single_Clock_TestBench,,,,,,,,
D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/Single_Cycle.v,1604746142,verilog,,D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/instructionMEM.v,D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/ALU.v;D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/ALUControl.v;D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/Control.v;D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/Mux_32.v;D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/Mux_5.v;D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/PC.v;D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/SignExtend.v;D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/DataMEM.v;D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/instructionMEM.v;D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/RegFile.v,Single_Cycle,,,,,,,,
D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/instructionMEM.v,1604759361,verilog,,D:/JI 2020 Fall/VE370/Projects/VE370_Project/P2/Individual/project_2/project_2.srcs/sources_1/new/SignalClock_TestBench.v,,instructionMEM,,,,,,,,
