set a(0-1053) {NAME asn(acc#8(1))#1 TYPE ASSIGN PAR 0-1052 XREFS 86245 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-1056 {}}} SUCCS {{258 0 0-1056 {}}} CYCLES {}}
set a(0-1054) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-1052 XREFS 86246 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-1056 {}}} SUCCS {{258 0 0-1056 {}}} CYCLES {}}
set a(0-1055) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-1052 XREFS 86247 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-1056 {}}} SUCCS {{259 0 0-1056 {}}} CYCLES {}}
set a(0-1057) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-1056 XREFS 86248 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {} SUCCS {{258 0 0-1292 {}}} CYCLES {}}
set a(0-1058) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-1056 XREFS 86249 LOC {0 0.9999999250000037 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {} SUCCS {{258 0 0-1273 {}}} CYCLES {}}
set a(0-1059) {NAME aif#41:aif#1:asn(land#11.sva#1) TYPE ASSIGN PAR 0-1056 XREFS 86250 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {} SUCCS {{258 0 0-1296 {}}} CYCLES {}}
set a(0-1060) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-1056 XREFS 86251 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {} SUCCS {{258 0 0-1241 {}}} CYCLES {}}
set a(0-1061) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-1056 XREFS 86252 LOC {0 0.9999999250000037 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {} SUCCS {{258 0 0-1239 {}}} CYCLES {}}
set a(0-1062) {NAME acc:asn(acc#8(1).sva#2) TYPE ASSIGN PAR 0-1056 XREFS 86253 LOC {0 0.9999999250000037 2 0.1901645154917742 2 0.1901645154917742 2 0.4470618526469074} PREDS {} SUCCS {{258 0 0-1206 {}}} CYCLES {}}
set a(0-1063) {NAME aif#17:aif:aif:asn(aif#17:land.sva#1) TYPE ASSIGN PAR 0-1056 XREFS 86254 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {} SUCCS {{258 0 0-1203 {}}} CYCLES {}}
set a(0-1064) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-1056 XREFS 86255 LOC {0 0.9999999250000037 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {} SUCCS {{258 0 0-1188 {}}} CYCLES {}}
set a(0-1065) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-1056 XREFS 86256 LOC {0 0.9999999250000037 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{258 0 0-1164 {}}} CYCLES {}}
set a(0-1066) {NAME asn#175 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86257 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {} SUCCS {{259 0 0-1067 {}}} CYCLES {}}
set a(0-1067) {NAME slc(vga_xy#1)#13 TYPE READSLICE PAR 0-1056 XREFS 86258 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-1066 {}}} SUCCS {{259 0 0-1068 {}}} CYCLES {}}
set a(0-1068) {NAME if:conc#3 TYPE CONCATENATE PAR 0-1056 XREFS 86259 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-1067 {}}} SUCCS {{258 0 0-1079 {}}} CYCLES {}}
set a(0-1069) {NAME asn#176 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86260 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-1070 {}}} CYCLES {}}
set a(0-1070) {NAME slc(vga_xy#1)#14 TYPE READSLICE PAR 0-1056 XREFS 86261 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-1069 {}}} SUCCS {{259 0 0-1071 {}}} CYCLES {}}
set a(0-1071) {NAME if:conc#4 TYPE CONCATENATE PAR 0-1056 XREFS 86262 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-1070 {}}} SUCCS {{258 0 0-1077 {}}} CYCLES {}}
set a(0-1072) {NAME asn#177 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86263 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-1073 {}}} CYCLES {}}
set a(0-1073) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-1056 XREFS 86264 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-1072 {}}} SUCCS {{258 0 0-1076 {}}} CYCLES {}}
set a(0-1074) {NAME asn#178 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86265 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-1075 {}}} CYCLES {}}
set a(0-1075) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-1056 XREFS 86266 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-1074 {}}} SUCCS {{259 0 0-1076 {}}} CYCLES {}}
set a(0-1076) {NAME if:conc#5 TYPE CONCATENATE PAR 0-1056 XREFS 86267 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{258 0 0-1073 {}} {259 0 0-1075 {}}} SUCCS {{259 0 0-1077 {}}} CYCLES {}}
set a(0-1077) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-1056 XREFS 86268 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.19350672586151518 1 0.4039569403390045} PREDS {{258 0 0-1071 {}} {259 0 0-1076 {}}} SUCCS {{259 0 0-1078 {}}} CYCLES {}}
set a(0-1078) {NAME if:slc TYPE READSLICE PAR 0-1056 XREFS 86269 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-1077 {}}} SUCCS {{259 0 0-1079 {}}} CYCLES {}}
set a(0-1079) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 4 NAME if:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1056 XREFS 86270 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-1068 {}} {259 0 0-1078 {}}} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1080) {NAME asn#179 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86271 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-1081 {}}} CYCLES {}}
set a(0-1081) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-1056 XREFS 86272 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1080 {}}} SUCCS {{259 0 0-1082 {}}} CYCLES {}}
set a(0-1082) {NAME if:not#1 TYPE NOT PAR 0-1056 XREFS 86273 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1081 {}}} SUCCS {{259 0 0-1083 {}}} CYCLES {}}
set a(0-1083) {NAME if:conc#6 TYPE CONCATENATE PAR 0-1056 XREFS 86274 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1082 {}}} SUCCS {{259 0 0-1084 {}}} CYCLES {}}
set a(0-1084) {NAME if:conc TYPE CONCATENATE PAR 0-1056 XREFS 86275 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1083 {}}} SUCCS {{258 0 0-1092 {}}} CYCLES {}}
set a(0-1085) {NAME asn#180 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86276 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-1086 {}}} CYCLES {}}
set a(0-1086) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-1056 XREFS 86277 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1085 {}}} SUCCS {{259 0 0-1087 {}}} CYCLES {}}
set a(0-1087) {NAME if:not#2 TYPE NOT PAR 0-1056 XREFS 86278 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1086 {}}} SUCCS {{259 0 0-1088 {}}} CYCLES {}}
set a(0-1088) {NAME if:conc#1 TYPE CONCATENATE PAR 0-1056 XREFS 86279 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1087 {}}} SUCCS {{258 0 0-1091 {}}} CYCLES {}}
set a(0-1089) {NAME asn#181 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86280 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-1090 {}}} CYCLES {}}
set a(0-1090) {NAME slc(vga_xy#1)#12 TYPE READSLICE PAR 0-1056 XREFS 86281 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-1089 {}}} SUCCS {{259 0 0-1091 {}}} CYCLES {}}
set a(0-1091) {NAME if:conc#7 TYPE CONCATENATE PAR 0-1056 XREFS 86282 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{258 0 0-1088 {}} {259 0 0-1090 {}}} SUCCS {{259 0 0-1092 {}}} CYCLES {}}
set a(0-1092) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-1056 XREFS 86283 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-1084 {}} {259 0 0-1091 {}}} SUCCS {{259 0 0-1093 {}}} CYCLES {}}
set a(0-1093) {NAME if:slc#1 TYPE READSLICE PAR 0-1056 XREFS 86284 LOC {1 0.17579924121003795 1 0.3388407580579621 1 0.3388407580579621 1 0.5492909725354513} PREDS {{259 0 0-1092 {}}} SUCCS {{259 0 0-1094 {}}} CYCLES {}}
set a(0-1094) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 4 NAME acc#9 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1056 XREFS 86285 LOC {1 0.3053750847312458 1 0.3388407580579621 1 0.3388407580579621 1 0.484174504282083 1 0.6946247187595722} PREDS {{258 0 0-1079 {}} {259 0 0-1093 {}}} SUCCS {{259 0 0-1095 {}} {258 0 0-1099 {}} {258 0 0-1100 {}} {258 0 0-1104 {}}} CYCLES {}}
set a(0-1095) {NAME if:slc(acc.imod)#3 TYPE READSLICE PAR 0-1056 XREFS 86286 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-1094 {}}} SUCCS {{259 0 0-1096 {}}} CYCLES {}}
set a(0-1096) {NAME if:not#3 TYPE NOT PAR 0-1056 XREFS 86287 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-1095 {}}} SUCCS {{259 0 0-1097 {}}} CYCLES {}}
set a(0-1097) {NAME if:conc#2 TYPE CONCATENATE PAR 0-1056 XREFS 86288 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-1096 {}}} SUCCS {{259 0 0-1098 {}}} CYCLES {}}
set a(0-1098) {NAME if:conc#9 TYPE CONCATENATE PAR 0-1056 XREFS 86289 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-1097 {}}} SUCCS {{258 0 0-1102 {}}} CYCLES {}}
set a(0-1099) {NAME if:slc(acc.imod)#1 TYPE READSLICE PAR 0-1056 XREFS 86290 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-1094 {}}} SUCCS {{258 0 0-1101 {}}} CYCLES {}}
set a(0-1100) {NAME if:slc(acc.imod) TYPE READSLICE PAR 0-1056 XREFS 86291 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-1094 {}}} SUCCS {{259 0 0-1101 {}}} CYCLES {}}
set a(0-1101) {NAME if:conc#10 TYPE CONCATENATE PAR 0-1056 XREFS 86292 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-1099 {}} {259 0 0-1100 {}}} SUCCS {{259 0 0-1102 {}}} CYCLES {}}
set a(0-1102) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 4 NAME if:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1056 XREFS 86293 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.6295083720153896 1 0.8399585864928789} PREDS {{258 0 0-1098 {}} {259 0 0-1101 {}}} SUCCS {{259 0 0-1103 {}}} CYCLES {}}
set a(0-1103) {NAME if:slc#2 TYPE READSLICE PAR 0-1056 XREFS 86294 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-1102 {}}} SUCCS {{258 0 0-1106 {}}} CYCLES {}}
set a(0-1104) {NAME if:slc(acc.imod)#2 TYPE READSLICE PAR 0-1056 XREFS 86295 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.8399587080020646} PREDS {{258 0 0-1094 {}}} SUCCS {{259 0 0-1105 {}}} CYCLES {}}
set a(0-1105) {NAME if:conc#8 TYPE CONCATENATE PAR 0-1056 XREFS 86296 LOC {1 0.45070895246455245 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-1104 {}}} SUCCS {{259 0 0-1106 {}}} CYCLES {}}
set a(0-1106) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-1056 XREFS 86297 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.7895495460593742 1 0.9999997605368635} PREDS {{258 0 0-1103 {}} {259 0 0-1105 {}}} SUCCS {{259 0 0-1107 {}} {258 0 0-1110 {}}} CYCLES {}}
set a(0-1107) {NAME slc(exs.imod) TYPE READSLICE PAR 0-1056 XREFS 86298 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-1106 {}}} SUCCS {{259 0 0-1108 {}}} CYCLES {}}
set a(0-1108) {NAME if:not TYPE NOT PAR 0-1056 XREFS 86299 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-1107 {}}} SUCCS {{259 0 0-1109 {}}} CYCLES {}}
set a(0-1109) {NAME if:xor TYPE XOR PAR 0-1056 XREFS 86300 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-1108 {}}} SUCCS {{259 0 0-1110 {}}} CYCLES {}}
set a(0-1110) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 2 NAME if:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-1056 XREFS 86301 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 1 0.9507794220478505 2 0.2366114577562487} PREDS {{258 0 0-1106 {}} {259 0 0-1109 {}}} SUCCS {{258 0 0-1112 {}} {258 0 0-1113 {}} {258 0 0-1114 {}} {258 0 0-1115 {}}} CYCLES {}}
set a(0-1111) {NAME asn#182 TYPE ASSIGN PAR 0-1056 XREFS 86302 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{262 0 0-1301 {}}} SUCCS {{258 0 0-1118 {}} {256 0 0-1301 {}}} CYCLES {}}
set a(0-1112) {NAME slc(if:acc.svs) TYPE READSLICE PAR 0-1056 XREFS 86303 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-1110 {}}} SUCCS {{258 0 0-1116 {}}} CYCLES {}}
set a(0-1113) {NAME slc(if:acc.svs)#1 TYPE READSLICE PAR 0-1056 XREFS 86304 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-1110 {}}} SUCCS {{258 0 0-1116 {}}} CYCLES {}}
set a(0-1114) {NAME slc(if:acc.svs)#2 TYPE READSLICE PAR 0-1056 XREFS 86305 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-1110 {}}} SUCCS {{258 0 0-1116 {}}} CYCLES {}}
set a(0-1115) {NAME slc(if:acc.svs)#3 TYPE READSLICE PAR 0-1056 XREFS 86306 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-1110 {}}} SUCCS {{259 0 0-1116 {}}} CYCLES {}}
set a(0-1116) {NAME or TYPE OR PAR 0-1056 XREFS 86307 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-1114 {}} {258 0 0-1113 {}} {258 0 0-1112 {}} {259 0 0-1115 {}}} SUCCS {{259 0 0-1117 {}}} CYCLES {}}
set a(0-1117) {NAME exs TYPE SIGNEXTEND PAR 0-1056 XREFS 86308 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{259 0 0-1116 {}}} SUCCS {{259 0 0-1118 {}}} CYCLES {}}
set a(0-1118) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 1 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1056 XREFS 86309 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.28583182949997027} PREDS {{258 0 0-1111 {}} {259 0 0-1117 {}}} SUCCS {{258 0 0-1205 {}} {258 0 0-1206 {}}} CYCLES {}}
set a(0-1119) {NAME if#1:asn TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86310 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1120 {}}} CYCLES {}}
set a(0-1120) {NAME if#1:slc(vga_xy#1) TYPE READSLICE PAR 0-1056 XREFS 86311 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1119 {}}} SUCCS {{259 0 0-1121 {}}} CYCLES {}}
set a(0-1121) {NAME asel TYPE SELECT PAR 0-1056 XREFS 86312 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1120 {}}} SUCCS {{146 0 0-1122 {}} {146 0 0-1123 {}} {146 0 0-1124 {}} {146 0 0-1125 {}} {146 0 0-1126 {}} {146 0 0-1127 {}} {146 0 0-1128 {}} {146 0 0-1129 {}} {146 0 0-1130 {}} {146 0 0-1131 {}} {146 0 0-1132 {}} {146 0 0-1133 {}} {146 0 0-1134 {}} {146 0 0-1135 {}} {146 0 0-1136 {}} {146 0 0-1137 {}} {146 0 0-1138 {}} {146 0 0-1139 {}} {146 0 0-1140 {}} {146 0 0-1141 {}} {146 0 0-1142 {}}} CYCLES {}}
set a(0-1122) {NAME if#1:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86313 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1121 {}}} SUCCS {{259 0 0-1123 {}}} CYCLES {}}
set a(0-1123) {NAME if#1:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-1056 XREFS 86314 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1121 {}} {259 0 0-1122 {}}} SUCCS {{258 0 0-1142 {}}} CYCLES {}}
set a(0-1124) {NAME if#1:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86315 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1121 {}}} SUCCS {{259 0 0-1125 {}}} CYCLES {}}
set a(0-1125) {NAME if#1:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-1056 XREFS 86316 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1121 {}} {259 0 0-1124 {}}} SUCCS {{258 0 0-1142 {}}} CYCLES {}}
set a(0-1126) {NAME if#1:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86317 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1121 {}}} SUCCS {{259 0 0-1127 {}}} CYCLES {}}
set a(0-1127) {NAME if#1:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-1056 XREFS 86318 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1121 {}} {259 0 0-1126 {}}} SUCCS {{258 0 0-1142 {}}} CYCLES {}}
set a(0-1128) {NAME if#1:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86319 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1121 {}}} SUCCS {{259 0 0-1129 {}}} CYCLES {}}
set a(0-1129) {NAME if#1:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-1056 XREFS 86320 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1121 {}} {259 0 0-1128 {}}} SUCCS {{258 0 0-1142 {}}} CYCLES {}}
set a(0-1130) {NAME if#1:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86321 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1121 {}}} SUCCS {{259 0 0-1131 {}}} CYCLES {}}
set a(0-1131) {NAME if#1:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-1056 XREFS 86322 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1121 {}} {259 0 0-1130 {}}} SUCCS {{258 0 0-1142 {}}} CYCLES {}}
set a(0-1132) {NAME if#1:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86323 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1121 {}}} SUCCS {{259 0 0-1133 {}}} CYCLES {}}
set a(0-1133) {NAME if#1:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-1056 XREFS 86324 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1121 {}} {259 0 0-1132 {}}} SUCCS {{258 0 0-1142 {}}} CYCLES {}}
set a(0-1134) {NAME if#1:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86325 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1121 {}}} SUCCS {{259 0 0-1135 {}}} CYCLES {}}
set a(0-1135) {NAME if#1:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-1056 XREFS 86326 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1121 {}} {259 0 0-1134 {}}} SUCCS {{258 0 0-1142 {}}} CYCLES {}}
set a(0-1136) {NAME if#1:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86327 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1121 {}}} SUCCS {{259 0 0-1137 {}}} CYCLES {}}
set a(0-1137) {NAME if#1:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-1056 XREFS 86328 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1121 {}} {259 0 0-1136 {}}} SUCCS {{258 0 0-1142 {}}} CYCLES {}}
set a(0-1138) {NAME if#1:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86329 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1121 {}}} SUCCS {{259 0 0-1139 {}}} CYCLES {}}
set a(0-1139) {NAME if#1:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-1056 XREFS 86330 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1121 {}} {259 0 0-1138 {}}} SUCCS {{258 0 0-1142 {}}} CYCLES {}}
set a(0-1140) {NAME if#1:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86331 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1121 {}}} SUCCS {{259 0 0-1141 {}}} CYCLES {}}
set a(0-1141) {NAME if#1:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-1056 XREFS 86332 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1121 {}} {259 0 0-1140 {}}} SUCCS {{259 0 0-1142 {}}} CYCLES {}}
set a(0-1142) {NAME aif:nor TYPE NOR PAR 0-1056 XREFS 86333 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-1121 {}} {258 0 0-1139 {}} {258 0 0-1137 {}} {258 0 0-1135 {}} {258 0 0-1133 {}} {258 0 0-1131 {}} {258 0 0-1129 {}} {258 0 0-1127 {}} {258 0 0-1125 {}} {258 0 0-1123 {}} {259 0 0-1141 {}}} SUCCS {{258 0 0-1164 {}}} CYCLES {}}
set a(0-1143) {NAME if#1:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86334 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1144 {}}} CYCLES {}}
set a(0-1144) {NAME if#1:slc(vga_xy#1)#20 TYPE READSLICE PAR 0-1056 XREFS 86335 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1143 {}}} SUCCS {{258 0 0-1163 {}}} CYCLES {}}
set a(0-1145) {NAME if#1:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86336 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1146 {}}} CYCLES {}}
set a(0-1146) {NAME if#1:slc(vga_xy#1)#21 TYPE READSLICE PAR 0-1056 XREFS 86337 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1145 {}}} SUCCS {{258 0 0-1163 {}}} CYCLES {}}
set a(0-1147) {NAME if#1:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86338 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1148 {}}} CYCLES {}}
set a(0-1148) {NAME if#1:slc(vga_xy#1)#22 TYPE READSLICE PAR 0-1056 XREFS 86339 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1147 {}}} SUCCS {{258 0 0-1163 {}}} CYCLES {}}
set a(0-1149) {NAME if#1:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86340 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1150 {}}} CYCLES {}}
set a(0-1150) {NAME if#1:slc(vga_xy#1)#23 TYPE READSLICE PAR 0-1056 XREFS 86341 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1149 {}}} SUCCS {{258 0 0-1163 {}}} CYCLES {}}
set a(0-1151) {NAME if#1:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86342 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1152 {}}} CYCLES {}}
set a(0-1152) {NAME if#1:slc(vga_xy#1)#24 TYPE READSLICE PAR 0-1056 XREFS 86343 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1151 {}}} SUCCS {{258 0 0-1163 {}}} CYCLES {}}
set a(0-1153) {NAME if#1:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86344 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1154 {}}} CYCLES {}}
set a(0-1154) {NAME if#1:slc(vga_xy#1)#25 TYPE READSLICE PAR 0-1056 XREFS 86345 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1153 {}}} SUCCS {{258 0 0-1163 {}}} CYCLES {}}
set a(0-1155) {NAME if#1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86346 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1156 {}}} CYCLES {}}
set a(0-1156) {NAME if#1:slc(vga_xy#1)#26 TYPE READSLICE PAR 0-1056 XREFS 86347 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1155 {}}} SUCCS {{258 0 0-1163 {}}} CYCLES {}}
set a(0-1157) {NAME if#1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86348 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1158 {}}} CYCLES {}}
set a(0-1158) {NAME if#1:slc(vga_xy#1)#27 TYPE READSLICE PAR 0-1056 XREFS 86349 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1157 {}}} SUCCS {{258 0 0-1163 {}}} CYCLES {}}
set a(0-1159) {NAME if#1:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86350 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1160 {}}} CYCLES {}}
set a(0-1160) {NAME if#1:slc(vga_xy#1)#28 TYPE READSLICE PAR 0-1056 XREFS 86351 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1159 {}}} SUCCS {{258 0 0-1163 {}}} CYCLES {}}
set a(0-1161) {NAME if#1:asn#20 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86352 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-1162 {}}} CYCLES {}}
set a(0-1162) {NAME if#1:slc(vga_xy#1)#29 TYPE READSLICE PAR 0-1056 XREFS 86353 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1161 {}}} SUCCS {{259 0 0-1163 {}}} CYCLES {}}
set a(0-1163) {NAME if#1:nor TYPE NOR PAR 0-1056 XREFS 86354 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-1160 {}} {258 0 0-1158 {}} {258 0 0-1156 {}} {258 0 0-1154 {}} {258 0 0-1152 {}} {258 0 0-1150 {}} {258 0 0-1148 {}} {258 0 0-1146 {}} {258 0 0-1144 {}} {259 0 0-1162 {}}} SUCCS {{259 0 0-1164 {}}} CYCLES {}}
set a(0-1164) {NAME if#1:and TYPE AND PAR 0-1056 XREFS 86355 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-1142 {}} {258 0 0-1065 {}} {259 0 0-1163 {}}} SUCCS {{258 0 0-1166 {}} {258 0 0-1170 {}}} CYCLES {}}
set a(0-1165) {NAME asn#183 TYPE ASSIGN PAR 0-1056 XREFS 86356 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-1302 {}}} SUCCS {{258 0 0-1168 {}} {256 0 0-1302 {}}} CYCLES {}}
set a(0-1166) {NAME not#16 TYPE NOT PAR 0-1056 XREFS 86357 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-1164 {}}} SUCCS {{259 0 0-1167 {}}} CYCLES {}}
set a(0-1167) {NAME exs#6 TYPE SIGNEXTEND PAR 0-1056 XREFS 86358 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1166 {}}} SUCCS {{259 0 0-1168 {}}} CYCLES {}}
set a(0-1168) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 2 NAME and#1 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1056 XREFS 86359 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-1165 {}} {259 0 0-1167 {}}} SUCCS {{258 0 0-1222 {}} {258 0 0-1223 {}} {258 0 0-1224 {}} {258 0 0-1225 {}} {258 0 0-1226 {}} {258 0 0-1227 {}} {258 0 0-1228 {}} {258 0 0-1229 {}} {258 0 0-1230 {}} {258 0 0-1231 {}} {258 0 0-1239 {}}} CYCLES {}}
set a(0-1169) {NAME asn#184 TYPE ASSIGN PAR 0-1056 XREFS 86360 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-1303 {}}} SUCCS {{258 0 0-1172 {}} {256 0 0-1303 {}}} CYCLES {}}
set a(0-1170) {NAME not TYPE NOT PAR 0-1056 XREFS 86361 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-1164 {}}} SUCCS {{259 0 0-1171 {}}} CYCLES {}}
set a(0-1171) {NAME exs#7 TYPE SIGNEXTEND PAR 0-1056 XREFS 86362 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-1170 {}}} SUCCS {{259 0 0-1172 {}}} CYCLES {}}
set a(0-1172) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 2 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-1056 XREFS 86363 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-1169 {}} {259 0 0-1171 {}}} SUCCS {{258 0 0-1212 {}} {258 0 0-1213 {}} {258 0 0-1214 {}} {258 0 0-1215 {}} {258 0 0-1216 {}} {258 0 0-1217 {}} {258 0 0-1218 {}} {258 0 0-1219 {}} {258 0 0-1220 {}} {258 0 0-1221 {}} {258 0 0-1241 {}}} CYCLES {}}
set a(0-1173) {NAME asn#185 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86364 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {} SUCCS {{259 0 0-1174 {}}} CYCLES {}}
set a(0-1174) {NAME slc(vin) TYPE READSLICE PAR 0-1056 XREFS 86365 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {{259 0 0-1173 {}}} SUCCS {{259 0 0-1175 {}}} CYCLES {}}
set a(0-1175) {NAME aif#11:not#1 TYPE NOT PAR 0-1056 XREFS 86366 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {{259 0 0-1174 {}}} SUCCS {{259 0 0-1176 {}}} CYCLES {}}
set a(0-1176) {NAME aif#11:conc TYPE CONCATENATE PAR 0-1056 XREFS 86367 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.31210250939487455} PREDS {{259 0 0-1175 {}}} SUCCS {{259 0 0-1177 {}}} CYCLES {}}
set a(0-1177) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#11:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1056 XREFS 86368 LOC {1 0.0 1 0.05552474722376265 1 0.05552474722376265 1 0.3124219623205515 1 0.5689997244916634} PREDS {{259 0 0-1176 {}}} SUCCS {{259 0 0-1178 {}}} CYCLES {}}
set a(0-1178) {NAME aif#11:slc TYPE READSLICE PAR 0-1056 XREFS 86369 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{259 0 0-1177 {}}} SUCCS {{259 0 0-1179 {}} {258 0 0-1187 {}}} CYCLES {}}
set a(0-1179) {NAME asel#13 TYPE SELECT PAR 0-1056 XREFS 86370 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{259 0 0-1178 {}}} SUCCS {{146 0 0-1180 {}} {146 0 0-1181 {}} {146 0 0-1182 {}} {146 0 0-1183 {}} {146 0 0-1184 {}} {146 0 0-1185 {}} {146 0 0-1186 {}}} CYCLES {}}
set a(0-1180) {NAME asn#186 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86371 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-1179 {}}} SUCCS {{259 0 0-1181 {}}} CYCLES {}}
set a(0-1181) {NAME slc(vin)#1 TYPE READSLICE PAR 0-1056 XREFS 86372 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-1179 {}} {259 0 0-1180 {}}} SUCCS {{259 0 0-1182 {}}} CYCLES {}}
set a(0-1182) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-1056 XREFS 86373 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-1179 {}} {259 0 0-1181 {}}} SUCCS {{259 0 0-1183 {}}} CYCLES {}}
set a(0-1183) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-1056 XREFS 86374 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5689998465500077} PREDS {{146 0 0-1179 {}} {259 0 0-1182 {}}} SUCCS {{259 0 0-1184 {}}} CYCLES {}}
set a(0-1184) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#13:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1056 XREFS 86375 LOC {1 0.2568973371551332 1 0.3124220843788958 1 0.3124220843788958 1 0.5693192994756846 1 0.8258970616467965} PREDS {{146 0 0-1179 {}} {259 0 0-1183 {}}} SUCCS {{259 0 0-1185 {}}} CYCLES {}}
set a(0-1185) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-1056 XREFS 86376 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-1179 {}} {259 0 0-1184 {}}} SUCCS {{259 0 0-1186 {}}} CYCLES {}}
set a(0-1186) {NAME if#3:not#1 TYPE NOT PAR 0-1056 XREFS 86377 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-1179 {}} {259 0 0-1185 {}}} SUCCS {{258 0 0-1188 {}}} CYCLES {}}
set a(0-1187) {NAME if#3:not TYPE NOT PAR 0-1056 XREFS 86378 LOC {1 0.2568973371551332 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{258 0 0-1178 {}}} SUCCS {{259 0 0-1188 {}}} CYCLES {}}
set a(0-1188) {NAME if#3:and TYPE AND PAR 0-1056 XREFS 86379 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{258 0 0-1186 {}} {258 0 0-1064 {}} {259 0 0-1187 {}}} SUCCS {{259 0 0-1189 {}} {258 0 0-1203 {}}} CYCLES {}}
set a(0-1189) {NAME asel#17 TYPE SELECT PAR 0-1056 XREFS 86380 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{259 0 0-1188 {}}} SUCCS {{146 0 0-1190 {}} {146 0 0-1191 {}} {146 0 0-1192 {}} {130 0 0-1193 {}} {130 0 0-1194 {}}} CYCLES {}}
set a(0-1190) {NAME asn#187 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86381 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-1189 {}}} SUCCS {{259 0 0-1191 {}}} CYCLES {}}
set a(0-1191) {NAME slc(vin)#3 TYPE READSLICE PAR 0-1056 XREFS 86382 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.8258971837051409} PREDS {{146 0 0-1189 {}} {259 0 0-1190 {}}} SUCCS {{259 0 0-1192 {}}} CYCLES {}}
set a(0-1192) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 1 NAME if#3:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-1056 XREFS 86383 LOC {1 0.5137946743102664 1 0.5693194215340289 1 0.5693194215340289 1 0.743421976627805 1 0.9999997387989168} PREDS {{146 0 0-1189 {}} {259 0 0-1191 {}}} SUCCS {{259 0 0-1193 {}}} CYCLES {}}
set a(0-1193) {NAME aif#17:slc TYPE READSLICE PAR 0-1056 XREFS 86384 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{130 0 0-1189 {}} {259 0 0-1192 {}}} SUCCS {{259 0 0-1194 {}} {258 0 0-1202 {}}} CYCLES {}}
set a(0-1194) {NAME aif#17:asel TYPE SELECT PAR 0-1056 XREFS 86385 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{130 0 0-1189 {}} {259 0 0-1193 {}}} SUCCS {{146 0 0-1195 {}} {146 0 0-1196 {}} {146 0 0-1197 {}} {146 0 0-1198 {}} {146 0 0-1199 {}} {146 0 0-1200 {}} {146 0 0-1201 {}}} CYCLES {}}
set a(0-1195) {NAME asn#188 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86386 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-1194 {}}} SUCCS {{259 0 0-1196 {}}} CYCLES {}}
set a(0-1196) {NAME slc(vin)#2 TYPE READSLICE PAR 0-1056 XREFS 86387 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-1194 {}} {259 0 0-1195 {}}} SUCCS {{259 0 0-1197 {}}} CYCLES {}}
set a(0-1197) {NAME aif#17:aif:not#1 TYPE NOT PAR 0-1056 XREFS 86388 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-1194 {}} {259 0 0-1196 {}}} SUCCS {{259 0 0-1198 {}}} CYCLES {}}
set a(0-1198) {NAME aif#17:aif:conc TYPE CONCATENATE PAR 0-1056 XREFS 86389 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 2 0.029254198537290076} PREDS {{146 0 0-1194 {}} {259 0 0-1197 {}}} SUCCS {{259 0 0-1199 {}}} CYCLES {}}
set a(0-1199) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,11) AREA_SCORE 12.23 QUANTITY 1 NAME aif#17:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1056 XREFS 86390 LOC {1 0.6878974156051292 1 0.7434221628288918 1 0.7434221628288918 1 0.9999997941202954 2 0.2858318298286936} PREDS {{146 0 0-1194 {}} {259 0 0-1198 {}}} SUCCS {{259 0 0-1200 {}}} CYCLES {}}
set a(0-1200) {NAME aif#17:aif:slc TYPE READSLICE PAR 0-1056 XREFS 86391 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-1194 {}} {259 0 0-1199 {}}} SUCCS {{259 0 0-1201 {}}} CYCLES {}}
set a(0-1201) {NAME if#3:not#2 TYPE NOT PAR 0-1056 XREFS 86392 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-1194 {}} {259 0 0-1200 {}}} SUCCS {{258 0 0-1203 {}}} CYCLES {}}
set a(0-1202) {NAME if#3:not#4 TYPE NOT PAR 0-1056 XREFS 86393 LOC {1 0.6878974156051292 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-1193 {}}} SUCCS {{259 0 0-1203 {}}} CYCLES {}}
set a(0-1203) {NAME if#3:and#2 TYPE AND PAR 0-1056 XREFS 86394 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-1188 {}} {258 0 0-1201 {}} {258 0 0-1063 {}} {259 0 0-1202 {}}} SUCCS {{259 0 0-1204 {}} {258 0 0-1206 {}}} CYCLES {}}
set a(0-1204) {NAME sel#3 TYPE SELECT PAR 0-1056 XREFS 86395 LOC {1 0.9444751777762412 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{259 0 0-1203 {}}} SUCCS {{146 0 0-1205 {}}} CYCLES {}}
set a(0-1205) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 2 NAME if#3:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-1056 XREFS 86396 LOC {2 0.0 2 0.028934623553268823 2 0.028934623553268823 2 0.19016433507860483 2 0.44706167223373805} PREDS {{146 0 0-1204 {}} {258 0 0-1118 {}}} SUCCS {{259 0 0-1206 {}}} CYCLES {}}
set a(0-1206) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 1 NAME mux#3 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1056 XREFS 86397 LOC {2 0.16122989193850543 2 0.1901645154917742 2 0.1901645154917742 2 0.25934619953269 2 0.5162435366878232} PREDS {{258 0 0-1203 {}} {258 0 0-1118 {}} {258 0 0-1062 {}} {259 0 0-1205 {}}} SUCCS {{259 0 0-1207 {}} {258 0 0-1301 {}}} CYCLES {}}
set a(0-1207) {NAME not#3 TYPE NOT PAR 0-1056 XREFS 86398 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.5162436491878176} PREDS {{259 0 0-1206 {}}} SUCCS {{259 0 0-1208 {}}} CYCLES {}}
set a(0-1208) {NAME conc#1 TYPE CONCATENATE PAR 0-1056 XREFS 86399 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.5162436491878176} PREDS {{259 0 0-1207 {}}} SUCCS {{259 0 0-1209 {}}} CYCLES {}}
set a(0-1209) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 4 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-1056 XREFS 86400 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 2 0.40468005825680525 2 0.6615773954119385} PREDS {{259 0 0-1208 {}}} SUCCS {{259 0 0-1210 {}}} CYCLES {}}
set a(0-1210) {NAME slc#3 TYPE READSLICE PAR 0-1056 XREFS 86401 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{259 0 0-1209 {}}} SUCCS {{259 0 0-1211 {}} {258 0 0-1238 {}} {258 0 0-1240 {}}} CYCLES {}}
set a(0-1211) {NAME sel#6 TYPE SELECT PAR 0-1056 XREFS 86402 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{259 0 0-1210 {}}} SUCCS {{146 0 0-1212 {}} {146 0 0-1213 {}} {146 0 0-1214 {}} {146 0 0-1215 {}} {146 0 0-1216 {}} {146 0 0-1217 {}} {146 0 0-1218 {}} {146 0 0-1219 {}} {146 0 0-1220 {}} {146 0 0-1221 {}} {146 0 0-1222 {}} {146 0 0-1223 {}} {146 0 0-1224 {}} {146 0 0-1225 {}} {146 0 0-1226 {}} {146 0 0-1227 {}} {146 0 0-1228 {}} {146 0 0-1229 {}} {146 0 0-1230 {}} {146 0 0-1231 {}} {130 0 0-1232 {}} {130 0 0-1233 {}}} CYCLES {}}
set a(0-1212) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-1056 XREFS 86403 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1211 {}} {258 0 0-1172 {}}} SUCCS {{258 0 0-1232 {}}} CYCLES {}}
set a(0-1213) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-1056 XREFS 86404 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1211 {}} {258 0 0-1172 {}}} SUCCS {{258 0 0-1232 {}}} CYCLES {}}
set a(0-1214) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-1056 XREFS 86405 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1211 {}} {258 0 0-1172 {}}} SUCCS {{258 0 0-1232 {}}} CYCLES {}}
set a(0-1215) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-1056 XREFS 86406 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1211 {}} {258 0 0-1172 {}}} SUCCS {{258 0 0-1232 {}}} CYCLES {}}
set a(0-1216) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-1056 XREFS 86407 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1211 {}} {258 0 0-1172 {}}} SUCCS {{258 0 0-1232 {}}} CYCLES {}}
set a(0-1217) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-1056 XREFS 86408 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1211 {}} {258 0 0-1172 {}}} SUCCS {{258 0 0-1232 {}}} CYCLES {}}
set a(0-1218) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-1056 XREFS 86409 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1211 {}} {258 0 0-1172 {}}} SUCCS {{258 0 0-1232 {}}} CYCLES {}}
set a(0-1219) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-1056 XREFS 86410 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1211 {}} {258 0 0-1172 {}}} SUCCS {{258 0 0-1232 {}}} CYCLES {}}
set a(0-1220) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-1056 XREFS 86411 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1211 {}} {258 0 0-1172 {}}} SUCCS {{258 0 0-1232 {}}} CYCLES {}}
set a(0-1221) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-1056 XREFS 86412 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1211 {}} {258 0 0-1172 {}}} SUCCS {{258 0 0-1232 {}}} CYCLES {}}
set a(0-1222) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-1056 XREFS 86413 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1211 {}} {258 0 0-1168 {}}} SUCCS {{258 0 0-1232 {}}} CYCLES {}}
set a(0-1223) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-1056 XREFS 86414 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1211 {}} {258 0 0-1168 {}}} SUCCS {{258 0 0-1232 {}}} CYCLES {}}
set a(0-1224) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-1056 XREFS 86415 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1211 {}} {258 0 0-1168 {}}} SUCCS {{258 0 0-1232 {}}} CYCLES {}}
set a(0-1225) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-1056 XREFS 86416 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1211 {}} {258 0 0-1168 {}}} SUCCS {{258 0 0-1232 {}}} CYCLES {}}
set a(0-1226) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-1056 XREFS 86417 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1211 {}} {258 0 0-1168 {}}} SUCCS {{258 0 0-1232 {}}} CYCLES {}}
set a(0-1227) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-1056 XREFS 86418 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1211 {}} {258 0 0-1168 {}}} SUCCS {{258 0 0-1232 {}}} CYCLES {}}
set a(0-1228) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-1056 XREFS 86419 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1211 {}} {258 0 0-1168 {}}} SUCCS {{258 0 0-1232 {}}} CYCLES {}}
set a(0-1229) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-1056 XREFS 86420 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1211 {}} {258 0 0-1168 {}}} SUCCS {{258 0 0-1232 {}}} CYCLES {}}
set a(0-1230) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-1056 XREFS 86421 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1211 {}} {258 0 0-1168 {}}} SUCCS {{258 0 0-1232 {}}} CYCLES {}}
set a(0-1231) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-1056 XREFS 86422 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1211 {}} {258 0 0-1168 {}}} SUCCS {{259 0 0-1232 {}}} CYCLES {}}
set a(0-1232) {NAME if#6:if:nor TYPE NOR PAR 0-1056 XREFS 86423 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{130 0 0-1211 {}} {258 0 0-1230 {}} {258 0 0-1229 {}} {258 0 0-1228 {}} {258 0 0-1227 {}} {258 0 0-1226 {}} {258 0 0-1225 {}} {258 0 0-1224 {}} {258 0 0-1223 {}} {258 0 0-1222 {}} {258 0 0-1221 {}} {258 0 0-1220 {}} {258 0 0-1219 {}} {258 0 0-1218 {}} {258 0 0-1217 {}} {258 0 0-1216 {}} {258 0 0-1215 {}} {258 0 0-1214 {}} {258 0 0-1213 {}} {258 0 0-1212 {}} {259 0 0-1231 {}}} SUCCS {{259 0 0-1233 {}} {258 0 0-1238 {}} {258 0 0-1240 {}}} CYCLES {}}
set a(0-1233) {NAME if#6:sel TYPE SELECT PAR 0-1056 XREFS 86424 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{130 0 0-1211 {}} {259 0 0-1232 {}}} SUCCS {{146 0 0-1234 {}} {146 0 0-1235 {}} {146 0 0-1236 {}} {146 0 0-1237 {}}} CYCLES {}}
set a(0-1234) {NAME asn#189 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86425 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1233 {}}} SUCCS {{259 0 0-1235 {}}} CYCLES {}}
set a(0-1235) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-1056 XREFS 86426 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{146 0 0-1233 {}} {259 0 0-1234 {}}} SUCCS {{258 0 0-1239 {}}} CYCLES {}}
set a(0-1236) {NAME asn#190 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86427 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {{146 0 0-1233 {}}} SUCCS {{259 0 0-1237 {}}} CYCLES {}}
set a(0-1237) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-1056 XREFS 86428 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.404680179765991} PREDS {{146 0 0-1233 {}} {259 0 0-1236 {}}} SUCCS {{258 0 0-1241 {}}} CYCLES {}}
set a(0-1238) {NAME and#3 TYPE AND PAR 0-1056 XREFS 86429 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.6615775169211242} PREDS {{258 0 0-1210 {}} {258 0 0-1232 {}}} SUCCS {{259 0 0-1239 {}}} CYCLES {}}
set a(0-1239) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 2 NAME mux#4 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1056 XREFS 86430 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 2 0.4738618638069068 2 0.7307592009620401} PREDS {{258 0 0-1168 {}} {258 0 0-1235 {}} {258 0 0-1061 {}} {259 0 0-1238 {}}} SUCCS {{258 0 0-1245 {}} {258 0 0-1302 {}}} CYCLES {}}
set a(0-1240) {NAME and#4 TYPE AND PAR 0-1056 XREFS 86431 LOC {2 0.3757455562127222 2 0.404680179765991 2 0.404680179765991 3 0.404680179765991} PREDS {{258 0 0-1210 {}} {258 0 0-1232 {}}} SUCCS {{259 0 0-1241 {}}} CYCLES {}}
set a(0-1241) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 2 NAME mux#5 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-1056 XREFS 86432 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.4738618638069068} PREDS {{258 0 0-1172 {}} {258 0 0-1237 {}} {258 0 0-1060 {}} {259 0 0-1240 {}}} SUCCS {{258 0 0-1278 {}} {258 0 0-1303 {}}} CYCLES {}}
set a(0-1242) {NAME asn#191 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86433 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {} SUCCS {{259 0 0-1243 {}}} CYCLES {}}
set a(0-1243) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-1056 XREFS 86434 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-1242 {}}} SUCCS {{259 0 0-1244 {}}} CYCLES {}}
set a(0-1244) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-1056 XREFS 86435 LOC {1 0.0 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-1243 {}}} SUCCS {{258 0 0-1247 {}}} CYCLES {}}
set a(0-1245) {NAME deltax_square_blue:not TYPE NOT PAR 0-1056 XREFS 86436 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{258 0 0-1239 {}}} SUCCS {{259 0 0-1246 {}}} CYCLES {}}
set a(0-1246) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-1056 XREFS 86437 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7307593134620344} PREDS {{259 0 0-1245 {}}} SUCCS {{259 0 0-1247 {}}} CYCLES {}}
set a(0-1247) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 2 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-1056 XREFS 86438 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 2 0.7431024577825827 2 0.999999794937716} PREDS {{258 0 0-1244 {}} {259 0 0-1246 {}}} SUCCS {{259 0 0-1248 {}}} CYCLES {}}
set a(0-1248) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-1056 XREFS 86439 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{259 0 0-1247 {}}} SUCCS {{258 0 0-1263 {}} {258 0 0-1265 {}} {258 0 0-1271 {}}} CYCLES {}}
set a(0-1249) {NAME asn#192 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86440 LOC {1 0.0 1 0.48620525068973747 1 0.48620525068973747 3 0.48620525068973747} PREDS {} SUCCS {{259 0 0-1250 {}}} CYCLES {}}
set a(0-1250) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-1056 XREFS 86441 LOC {1 0.0 1 0.48620525068973747 1 0.48620525068973747 3 0.48620525068973747} PREDS {{259 0 0-1249 {}}} SUCCS {{259 0 0-1251 {}}} CYCLES {}}
set a(0-1251) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-1056 XREFS 86442 LOC {1 0.0 1 0.48620525068973747 1 0.48620525068973747 3 0.48620525068973747} PREDS {{259 0 0-1250 {}}} SUCCS {{259 0 0-1252 {}}} CYCLES {}}
set a(0-1252) {NAME if#12:conc TYPE CONCATENATE PAR 0-1056 XREFS 86443 LOC {1 0.0 1 0.48620525068973747 1 0.48620525068973747 3 0.48620525068973747} PREDS {{259 0 0-1251 {}}} SUCCS {{259 0 0-1253 {}}} CYCLES {}}
set a(0-1253) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#39:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1056 XREFS 86444 LOC {1 0.0 1 0.48620525068973747 1 0.48620525068973747 1 0.7431024657865264 3 0.7431024657865264} PREDS {{259 0 0-1252 {}}} SUCCS {{259 0 0-1254 {}}} CYCLES {}}
set a(0-1254) {NAME aif#39:slc TYPE READSLICE PAR 0-1056 XREFS 86445 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{259 0 0-1253 {}}} SUCCS {{259 0 0-1255 {}} {258 0 0-1294 {}}} CYCLES {}}
set a(0-1255) {NAME asel#41 TYPE SELECT PAR 0-1056 XREFS 86446 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{259 0 0-1254 {}}} SUCCS {{146 0 0-1256 {}} {146 0 0-1257 {}} {146 0 0-1258 {}} {146 0 0-1259 {}} {146 0 0-1260 {}} {146 0 0-1261 {}} {146 0 0-1262 {}}} CYCLES {}}
set a(0-1256) {NAME asn#193 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86447 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1255 {}}} SUCCS {{259 0 0-1257 {}}} CYCLES {}}
set a(0-1257) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-1056 XREFS 86448 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1255 {}} {259 0 0-1256 {}}} SUCCS {{259 0 0-1258 {}}} CYCLES {}}
set a(0-1258) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-1056 XREFS 86449 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1255 {}} {259 0 0-1257 {}}} SUCCS {{259 0 0-1259 {}}} CYCLES {}}
set a(0-1259) {NAME if#12:conc#1 TYPE CONCATENATE PAR 0-1056 XREFS 86450 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1255 {}} {259 0 0-1258 {}}} SUCCS {{259 0 0-1260 {}}} CYCLES {}}
set a(0-1260) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#41:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1056 XREFS 86451 LOC {1 0.2568973371551332 1 0.7431025878448706 1 0.7431025878448706 1 0.9999998029416595 3 0.9999998029416595} PREDS {{146 0 0-1255 {}} {259 0 0-1259 {}}} SUCCS {{259 0 0-1261 {}}} CYCLES {}}
set a(0-1261) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-1056 XREFS 86452 LOC {1 0.5137946743102664 1 0.9999999250000037 1 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-1255 {}} {259 0 0-1260 {}}} SUCCS {{259 0 0-1262 {}}} CYCLES {}}
set a(0-1262) {NAME if#12:not#1 TYPE NOT PAR 0-1056 XREFS 86453 LOC {1 0.5137946743102664 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-1255 {}} {259 0 0-1261 {}}} SUCCS {{258 0 0-1296 {}}} CYCLES {}}
set a(0-1263) {NAME slc#8 TYPE READSLICE PAR 0-1056 XREFS 86454 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{258 0 0-1248 {}}} SUCCS {{259 0 0-1264 {}}} CYCLES {}}
set a(0-1264) {NAME asel#45 TYPE SELECT PAR 0-1056 XREFS 86455 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{259 0 0-1263 {}}} SUCCS {{146 0 0-1265 {}} {146 0 0-1266 {}} {146 0 0-1267 {}} {146 0 0-1268 {}} {146 0 0-1269 {}} {146 0 0-1270 {}}} CYCLES {}}
set a(0-1265) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-1056 XREFS 86456 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-1264 {}} {258 0 0-1248 {}}} SUCCS {{259 0 0-1266 {}}} CYCLES {}}
set a(0-1266) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-1056 XREFS 86457 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-1264 {}} {259 0 0-1265 {}}} SUCCS {{259 0 0-1267 {}}} CYCLES {}}
set a(0-1267) {NAME if#13:conc TYPE CONCATENATE PAR 0-1056 XREFS 86458 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.21696463915176806} PREDS {{146 0 0-1264 {}} {259 0 0-1266 {}}} SUCCS {{259 0 0-1268 {}}} CYCLES {}}
set a(0-1268) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#45:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1056 XREFS 86459 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 2 0.9999998029416595 3 0.4738618542485569} PREDS {{146 0 0-1264 {}} {259 0 0-1267 {}}} SUCCS {{259 0 0-1269 {}}} CYCLES {}}
set a(0-1269) {NAME aif#45:slc TYPE READSLICE PAR 0-1056 XREFS 86460 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{146 0 0-1264 {}} {259 0 0-1268 {}}} SUCCS {{259 0 0-1270 {}}} CYCLES {}}
set a(0-1270) {NAME if#13:not TYPE NOT PAR 0-1056 XREFS 86461 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{146 0 0-1264 {}} {259 0 0-1269 {}}} SUCCS {{258 0 0-1273 {}}} CYCLES {}}
set a(0-1271) {NAME slc#7 TYPE READSLICE PAR 0-1056 XREFS 86462 LOC {2 0.7141679642916018 2 0.7431025878448706 2 0.7431025878448706 3 0.4738619763069012} PREDS {{258 0 0-1248 {}}} SUCCS {{259 0 0-1272 {}}} CYCLES {}}
set a(0-1272) {NAME if#13:not#2 TYPE NOT PAR 0-1056 XREFS 86463 LOC {2 0.7141679642916018 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{259 0 0-1271 {}}} SUCCS {{259 0 0-1273 {}}} CYCLES {}}
set a(0-1273) {NAME if#13:and TYPE AND PAR 0-1056 XREFS 86464 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{258 0 0-1270 {}} {258 0 0-1058 {}} {259 0 0-1272 {}}} SUCCS {{259 0 0-1274 {}} {258 0 0-1292 {}}} CYCLES {}}
set a(0-1274) {NAME asel#47 TYPE SELECT PAR 0-1056 XREFS 86465 LOC {2 0.9710653014467349 2 0.9999999250000037 2 0.9999999250000037 3 0.4738619763069012} PREDS {{259 0 0-1273 {}}} SUCCS {{146 0 0-1275 {}} {146 0 0-1276 {}} {146 0 0-1277 {}} {146 0 0-1278 {}} {146 0 0-1279 {}} {146 0 0-1280 {}} {130 0 0-1281 {}} {146 0 0-1282 {}} {130 0 0-1283 {}}} CYCLES {}}
set a(0-1275) {NAME asn#194 TYPE {I/O_READ SIGNAL} PAR 0-1056 XREFS 86466 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1274 {}}} SUCCS {{259 0 0-1276 {}}} CYCLES {}}
set a(0-1276) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-1056 XREFS 86467 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1274 {}} {259 0 0-1275 {}}} SUCCS {{259 0 0-1277 {}}} CYCLES {}}
set a(0-1277) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-1056 XREFS 86468 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1274 {}} {259 0 0-1276 {}}} SUCCS {{258 0 0-1280 {}}} CYCLES {}}
set a(0-1278) {NAME deltay_square_blue:not TYPE NOT PAR 0-1056 XREFS 86469 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1274 {}} {258 0 0-1241 {}}} SUCCS {{259 0 0-1279 {}}} CYCLES {}}
set a(0-1279) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-1056 XREFS 86470 LOC {2 0.9710653014467349 3 0.4738619763069012 3 0.4738619763069012 3 0.4738619763069012} PREDS {{146 0 0-1274 {}} {259 0 0-1278 {}}} SUCCS {{259 0 0-1280 {}}} CYCLES {}}
set a(0-1280) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 2 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-1056 XREFS 86471 LOC {3 0.0 3 0.4738619763069012 3 0.4738619763069012 3 0.7431024577825827 3 0.7431024577825827} PREDS {{146 0 0-1274 {}} {258 0 0-1277 {}} {259 0 0-1279 {}}} SUCCS {{259 0 0-1281 {}}} CYCLES {}}
set a(0-1281) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-1056 XREFS 86472 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{130 0 0-1274 {}} {259 0 0-1280 {}}} SUCCS {{259 0 0-1282 {}} {258 0 0-1284 {}} {258 0 0-1290 {}}} CYCLES {}}
set a(0-1282) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-1056 XREFS 86473 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1274 {}} {259 0 0-1281 {}}} SUCCS {{259 0 0-1283 {}}} CYCLES {}}
set a(0-1283) {NAME aif#47:asel TYPE SELECT PAR 0-1056 XREFS 86474 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{130 0 0-1274 {}} {259 0 0-1282 {}}} SUCCS {{146 0 0-1284 {}} {146 0 0-1285 {}} {146 0 0-1286 {}} {146 0 0-1287 {}} {146 0 0-1288 {}} {146 0 0-1289 {}}} CYCLES {}}
set a(0-1284) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-1056 XREFS 86475 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1283 {}} {258 0 0-1281 {}}} SUCCS {{259 0 0-1285 {}}} CYCLES {}}
set a(0-1285) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-1056 XREFS 86476 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1283 {}} {259 0 0-1284 {}}} SUCCS {{259 0 0-1286 {}}} CYCLES {}}
set a(0-1286) {NAME if#13:conc#1 TYPE CONCATENATE PAR 0-1056 XREFS 86477 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.7431025878448706} PREDS {{146 0 0-1283 {}} {259 0 0-1285 {}}} SUCCS {{259 0 0-1287 {}}} CYCLES {}}
set a(0-1287) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 6 NAME aif#47:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-1056 XREFS 86478 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.9999998029416595 3 0.9999998029416595} PREDS {{146 0 0-1283 {}} {259 0 0-1286 {}}} SUCCS {{259 0 0-1288 {}}} CYCLES {}}
set a(0-1288) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-1056 XREFS 86479 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-1283 {}} {259 0 0-1287 {}}} SUCCS {{259 0 0-1289 {}}} CYCLES {}}
set a(0-1289) {NAME if#13:not#1 TYPE NOT PAR 0-1056 XREFS 86480 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-1283 {}} {259 0 0-1288 {}}} SUCCS {{258 0 0-1292 {}}} CYCLES {}}
set a(0-1290) {NAME aif#47:slc TYPE READSLICE PAR 0-1056 XREFS 86481 LOC {3 0.2692406115379694 3 0.7431025878448706 3 0.7431025878448706 3 0.9999999250000037} PREDS {{258 0 0-1281 {}}} SUCCS {{259 0 0-1291 {}}} CYCLES {}}
set a(0-1291) {NAME if#13:not#3 TYPE NOT PAR 0-1056 XREFS 86482 LOC {3 0.2692406115379694 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-1290 {}}} SUCCS {{259 0 0-1292 {}}} CYCLES {}}
set a(0-1292) {NAME if#13:and#2 TYPE AND PAR 0-1056 XREFS 86483 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1273 {}} {258 0 0-1289 {}} {258 0 0-1057 {}} {259 0 0-1291 {}}} SUCCS {{258 0 0-1295 {}} {258 0 0-1298 {}}} CYCLES {}}
set a(0-1293) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,8) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-1056 XREFS 86484 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-1293 {}} {80 0 0-1300 {}}} SUCCS {{260 0 0-1293 {}} {80 0 0-1300 {}}} CYCLES {}}
set a(0-1294) {NAME if#12:not TYPE NOT PAR 0-1056 XREFS 86485 LOC {1 0.2568973371551332 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1254 {}}} SUCCS {{258 0 0-1296 {}}} CYCLES {}}
set a(0-1295) {NAME not#13 TYPE NOT PAR 0-1056 XREFS 86486 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1292 {}}} SUCCS {{259 0 0-1296 {}}} CYCLES {}}
set a(0-1296) {NAME and#5 TYPE AND PAR 0-1056 XREFS 86487 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1294 {}} {258 0 0-1262 {}} {258 0 0-1059 {}} {259 0 0-1295 {}}} SUCCS {{259 0 0-1297 {}}} CYCLES {}}
set a(0-1297) {NAME exs#4 TYPE SIGNEXTEND PAR 0-1056 XREFS 86488 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-1296 {}}} SUCCS {{258 0 0-1299 {}}} CYCLES {}}
set a(0-1298) {NAME exs#2 TYPE SIGNEXTEND PAR 0-1056 XREFS 86489 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1292 {}}} SUCCS {{259 0 0-1299 {}}} CYCLES {}}
set a(0-1299) {NAME conc#9 TYPE CONCATENATE PAR 0-1056 XREFS 86490 LOC {3 0.5261379486931026 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-1297 {}} {259 0 0-1298 {}}} SUCCS {{259 0 0-1300 {}}} CYCLES {}}
set a(0-1300) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-1056 XREFS 86491 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-1300 {}} {80 0 0-1293 {}} {259 0 0-1299 {}}} SUCCS {{80 0 0-1293 {}} {260 0 0-1300 {}}} CYCLES {}}
set a(0-1301) {NAME vin:asn(acc#8(1).sva) TYPE ASSIGN PAR 0-1056 XREFS 86492 LOC {2 0.23041168847941557 2 0.2593463120326844 2 0.2593463120326844 3 0.2366116381694181} PREDS {{260 0 0-1301 {}} {256 0 0-1111 {}} {258 0 0-1206 {}}} SUCCS {{262 0 0-1111 {}} {260 0 0-1301 {}}} CYCLES {}}
set a(0-1302) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-1056 XREFS 86493 LOC {2 0.4449273527536324 2 0.4738619763069012 2 0.4738619763069012 3 0.6123571943821403} PREDS {{260 0 0-1302 {}} {256 0 0-1165 {}} {258 0 0-1239 {}}} SUCCS {{262 0 0-1165 {}} {260 0 0-1302 {}}} CYCLES {}}
set a(0-1303) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-1056 XREFS 86494 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.6123571943821403} PREDS {{260 0 0-1303 {}} {256 0 0-1169 {}} {258 0 0-1241 {}}} SUCCS {{262 0 0-1169 {}} {260 0 0-1303 {}}} CYCLES {}}
set a(0-1056) {CHI {0-1057 0-1058 0-1059 0-1060 0-1061 0-1062 0-1063 0-1064 0-1065 0-1066 0-1067 0-1068 0-1069 0-1070 0-1071 0-1072 0-1073 0-1074 0-1075 0-1076 0-1077 0-1078 0-1079 0-1080 0-1081 0-1082 0-1083 0-1084 0-1085 0-1086 0-1087 0-1088 0-1089 0-1090 0-1091 0-1092 0-1093 0-1094 0-1095 0-1096 0-1097 0-1098 0-1099 0-1100 0-1101 0-1102 0-1103 0-1104 0-1105 0-1106 0-1107 0-1108 0-1109 0-1110 0-1111 0-1112 0-1113 0-1114 0-1115 0-1116 0-1117 0-1118 0-1119 0-1120 0-1121 0-1122 0-1123 0-1124 0-1125 0-1126 0-1127 0-1128 0-1129 0-1130 0-1131 0-1132 0-1133 0-1134 0-1135 0-1136 0-1137 0-1138 0-1139 0-1140 0-1141 0-1142 0-1143 0-1144 0-1145 0-1146 0-1147 0-1148 0-1149 0-1150 0-1151 0-1152 0-1153 0-1154 0-1155 0-1156 0-1157 0-1158 0-1159 0-1160 0-1161 0-1162 0-1163 0-1164 0-1165 0-1166 0-1167 0-1168 0-1169 0-1170 0-1171 0-1172 0-1173 0-1174 0-1175 0-1176 0-1177 0-1178 0-1179 0-1180 0-1181 0-1182 0-1183 0-1184 0-1185 0-1186 0-1187 0-1188 0-1189 0-1190 0-1191 0-1192 0-1193 0-1194 0-1195 0-1196 0-1197 0-1198 0-1199 0-1200 0-1201 0-1202 0-1203 0-1204 0-1205 0-1206 0-1207 0-1208 0-1209 0-1210 0-1211 0-1212 0-1213 0-1214 0-1215 0-1216 0-1217 0-1218 0-1219 0-1220 0-1221 0-1222 0-1223 0-1224 0-1225 0-1226 0-1227 0-1228 0-1229 0-1230 0-1231 0-1232 0-1233 0-1234 0-1235 0-1236 0-1237 0-1238 0-1239 0-1240 0-1241 0-1242 0-1243 0-1244 0-1245 0-1246 0-1247 0-1248 0-1249 0-1250 0-1251 0-1252 0-1253 0-1254 0-1255 0-1256 0-1257 0-1258 0-1259 0-1260 0-1261 0-1262 0-1263 0-1264 0-1265 0-1266 0-1267 0-1268 0-1269 0-1270 0-1271 0-1272 0-1273 0-1274 0-1275 0-1276 0-1277 0-1278 0-1279 0-1280 0-1281 0-1282 0-1283 0-1284 0-1285 0-1286 0-1287 0-1288 0-1289 0-1290 0-1291 0-1292 0-1293 0-1294 0-1295 0-1296 0-1297 0-1298 0-1299 0-1300 0-1301 0-1302 0-1303} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 4 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED Yes INITIATION 1 STAGES 4.0 CYCLES_IN 4 TOTAL_CYCLES_IN 4 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4 NAME main TYPE LOOP DELAY {33.33 ns} PAR 0-1052 XREFS 86495 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-1056 {}} {258 0 0-1054 {}} {258 0 0-1053 {}} {259 0 0-1055 {}}} SUCCS {{772 0 0-1053 {}} {772 0 0-1054 {}} {772 0 0-1055 {}} {774 0 0-1056 {}}} CYCLES {}}
set a(0-1052) {CHI {0-1053 0-1054 0-1055 0-1056} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 4 TOTAL_CYCLES 4 NAME core:rlp TYPE LOOP DELAY {33.33 ns} PAR {} XREFS 86496 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-1052-TOTALCYCLES) {4}
set a(0-1052-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-1077 0-1106} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-1079 0-1094 0-1102 0-1209} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-1092 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4) {0-1110 0-1205} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) 0-1118 mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-1168 0-1172} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) {0-1177 0-1184 0-1253 0-1260 0-1268 0-1287} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) 0-1192 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,11) 0-1199 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) 0-1206 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-1239 0-1241} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12) {0-1247 0-1280} mgc_ioport.mgc_out_stdreg(4,8) 0-1293 mgc_ioport.mgc_out_stdreg(2,30) 0-1300}
set a(0-1052-PROC_NAME) {core}
set a(0-1052-HIER_NAME) {/markers/core}
set a(TOP) {0-1052}

