

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_VITIS_LOOP_175_5'
================================================================
* Date:           Tue Mar  4 21:31:43 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.268 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  32.792 us|  32.792 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_175_5  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     33|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     146|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     146|     69|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln175_fu_131_p2   |         +|   0|  0|  14|          13|           1|
    |icmp_ln175_fu_125_p2  |      icmp|   0|  0|  17|          13|          14|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  33|          27|          17|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_13    |   9|          2|   13|         26|
    |j_fu_46                  |   9|          2|   13|         26|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   28|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |BitReverseData_load_reg_191           |  32|   0|   32|          0|
    |DataRAM_3_addr_reg_176                |  12|   0|   12|          0|
    |DataRAM_3_addr_reg_176_pp0_iter1_reg  |  12|   0|   12|          0|
    |DataRAM_6_addr_reg_181                |  12|   0|   12|          0|
    |DataRAM_6_addr_reg_181_pp0_iter1_reg  |  12|   0|   12|          0|
    |DataRAM_9_addr_reg_186                |  12|   0|   12|          0|
    |DataRAM_9_addr_reg_186_pp0_iter1_reg  |  12|   0|   12|          0|
    |DataRAM_addr_reg_171                  |  12|   0|   12|          0|
    |DataRAM_addr_reg_171_pp0_iter1_reg    |  12|   0|   12|          0|
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |j_fu_46                               |  13|   0|   13|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 146|   0|  146|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_175_5|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_175_5|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_175_5|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_175_5|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_175_5|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_175_5|  return value|
|DataRAM_9_address0       |  out|   12|   ap_memory|                         DataRAM_9|         array|
|DataRAM_9_ce0            |  out|    1|   ap_memory|                         DataRAM_9|         array|
|DataRAM_9_we0            |  out|    1|   ap_memory|                         DataRAM_9|         array|
|DataRAM_9_d0             |  out|   32|   ap_memory|                         DataRAM_9|         array|
|DataRAM_6_address0       |  out|   12|   ap_memory|                         DataRAM_6|         array|
|DataRAM_6_ce0            |  out|    1|   ap_memory|                         DataRAM_6|         array|
|DataRAM_6_we0            |  out|    1|   ap_memory|                         DataRAM_6|         array|
|DataRAM_6_d0             |  out|   32|   ap_memory|                         DataRAM_6|         array|
|DataRAM_3_address0       |  out|   12|   ap_memory|                         DataRAM_3|         array|
|DataRAM_3_ce0            |  out|    1|   ap_memory|                         DataRAM_3|         array|
|DataRAM_3_we0            |  out|    1|   ap_memory|                         DataRAM_3|         array|
|DataRAM_3_d0             |  out|   32|   ap_memory|                         DataRAM_3|         array|
|DataRAM_address0         |  out|   12|   ap_memory|                           DataRAM|         array|
|DataRAM_ce0              |  out|    1|   ap_memory|                           DataRAM|         array|
|DataRAM_we0              |  out|    1|   ap_memory|                           DataRAM|         array|
|DataRAM_d0               |  out|   32|   ap_memory|                           DataRAM|         array|
|BitReverseData_address0  |  out|   12|   ap_memory|                    BitReverseData|         array|
|BitReverseData_ce0       |  out|    1|   ap_memory|                    BitReverseData|         array|
|BitReverseData_q0        |   in|   32|   ap_memory|                    BitReverseData|         array|
|RAMSel_cast              |   in|    2|     ap_none|                       RAMSel_cast|        scalar|
+-------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%RAMSel_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %RAMSel_cast"   --->   Operation 7 'read' 'RAMSel_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %j"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc328"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j_13 = load i13 %j" [Crypto.cpp:175]   --->   Operation 10 'load' 'j_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.67ns)   --->   "%icmp_ln175 = icmp_eq  i13 %j_13, i13 4096" [Crypto.cpp:175]   --->   Operation 11 'icmp' 'icmp_ln175' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.67ns)   --->   "%add_ln175 = add i13 %j_13, i13 1" [Crypto.cpp:175]   --->   Operation 12 'add' 'add_ln175' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %icmp_ln175, void %for.inc328.split, void %for.inc328.1.preheader.exitStub" [Crypto.cpp:175]   --->   Operation 13 'br' 'br_ln175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i13 %j_13" [Crypto.cpp:175]   --->   Operation 14 'zext' 'zext_ln175' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%BitReverseData_addr = getelementptr i32 %BitReverseData, i64 0, i64 %zext_ln175" [Crypto.cpp:177]   --->   Operation 15 'getelementptr' 'BitReverseData_addr' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%DataRAM_addr = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln175" [Crypto.cpp:177]   --->   Operation 16 'getelementptr' 'DataRAM_addr' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%DataRAM_3_addr = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln175" [Crypto.cpp:177]   --->   Operation 17 'getelementptr' 'DataRAM_3_addr' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%DataRAM_6_addr = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln175" [Crypto.cpp:177]   --->   Operation 18 'getelementptr' 'DataRAM_6_addr' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%DataRAM_9_addr = getelementptr i32 %DataRAM_9, i64 0, i64 %zext_ln175" [Crypto.cpp:177]   --->   Operation 19 'getelementptr' 'DataRAM_9_addr' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%BitReverseData_load = load i12 %BitReverseData_addr" [Crypto.cpp:177]   --->   Operation 20 'load' 'BitReverseData_load' <Predicate = (!icmp_ln175)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 21 [1/1] (1.86ns)   --->   "%switch_ln177 = switch i2 %RAMSel_cast_read, void %arrayidx32732.case.3, i2 0, void %arrayidx32732.case.0, i2 1, void %arrayidx32732.case.1, i2 2, void %arrayidx32732.case.2" [Crypto.cpp:177]   --->   Operation 21 'switch' 'switch_ln177' <Predicate = (!icmp_ln175)> <Delay = 1.86>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln175 = store i13 %add_ln175, i13 %j" [Crypto.cpp:175]   --->   Operation 22 'store' 'store_ln175' <Predicate = (!icmp_ln175)> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln175 = br void %for.inc328" [Crypto.cpp:175]   --->   Operation 23 'br' 'br_ln175' <Predicate = (!icmp_ln175)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln176 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_28" [Crypto.cpp:176]   --->   Operation 24 'specpipeline' 'specpipeline_ln176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln175 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [Crypto.cpp:175]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln175 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [Crypto.cpp:175]   --->   Operation 26 'specloopname' 'specloopname_ln175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (3.25ns)   --->   "%BitReverseData_load = load i12 %BitReverseData_addr" [Crypto.cpp:177]   --->   Operation 27 'load' 'BitReverseData_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln175)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 28 [1/1] (3.25ns)   --->   "%store_ln177 = store i32 %BitReverseData_load, i12 %DataRAM_6_addr" [Crypto.cpp:177]   --->   Operation 28 'store' 'store_ln177' <Predicate = (RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln177 = br void %arrayidx32732.exit" [Crypto.cpp:177]   --->   Operation 29 'br' 'br_ln177' <Predicate = (RAMSel_cast_read == 2)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (3.25ns)   --->   "%store_ln177 = store i32 %BitReverseData_load, i12 %DataRAM_3_addr" [Crypto.cpp:177]   --->   Operation 30 'store' 'store_ln177' <Predicate = (RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln177 = br void %arrayidx32732.exit" [Crypto.cpp:177]   --->   Operation 31 'br' 'br_ln177' <Predicate = (RAMSel_cast_read == 1)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (3.25ns)   --->   "%store_ln177 = store i32 %BitReverseData_load, i12 %DataRAM_addr" [Crypto.cpp:177]   --->   Operation 32 'store' 'store_ln177' <Predicate = (RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln177 = br void %arrayidx32732.exit" [Crypto.cpp:177]   --->   Operation 33 'br' 'br_ln177' <Predicate = (RAMSel_cast_read == 0)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (3.25ns)   --->   "%store_ln177 = store i32 %BitReverseData_load, i12 %DataRAM_9_addr" [Crypto.cpp:177]   --->   Operation 34 'store' 'store_ln177' <Predicate = (RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln177 = br void %arrayidx32732.exit" [Crypto.cpp:177]   --->   Operation 35 'br' 'br_ln177' <Predicate = (RAMSel_cast_read == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ DataRAM_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ BitReverseData]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ RAMSel_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca           ) [ 0100]
RAMSel_cast_read        (read             ) [ 0111]
store_ln0               (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
j_13                    (load             ) [ 0000]
icmp_ln175              (icmp             ) [ 0110]
add_ln175               (add              ) [ 0000]
br_ln175                (br               ) [ 0000]
zext_ln175              (zext             ) [ 0000]
BitReverseData_addr     (getelementptr    ) [ 0110]
DataRAM_addr            (getelementptr    ) [ 0111]
DataRAM_3_addr          (getelementptr    ) [ 0111]
DataRAM_6_addr          (getelementptr    ) [ 0111]
DataRAM_9_addr          (getelementptr    ) [ 0111]
switch_ln177            (switch           ) [ 0000]
store_ln175             (store            ) [ 0000]
br_ln175                (br               ) [ 0000]
specpipeline_ln176      (specpipeline     ) [ 0000]
speclooptripcount_ln175 (speclooptripcount) [ 0000]
specloopname_ln175      (specloopname     ) [ 0000]
BitReverseData_load     (load             ) [ 0101]
store_ln177             (store            ) [ 0000]
br_ln177                (br               ) [ 0000]
store_ln177             (store            ) [ 0000]
br_ln177                (br               ) [ 0000]
store_ln177             (store            ) [ 0000]
br_ln177                (br               ) [ 0000]
store_ln177             (store            ) [ 0000]
br_ln177                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="DataRAM_9">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DataRAM_6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DataRAM_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="DataRAM">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="BitReverseData">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BitReverseData"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="RAMSel_cast">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAMSel_cast"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="j_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="RAMSel_cast_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="2" slack="0"/>
<pin id="52" dir="0" index="1" bw="2" slack="0"/>
<pin id="53" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RAMSel_cast_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="BitReverseData_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="13" slack="0"/>
<pin id="60" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="BitReverseData_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="DataRAM_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="13" slack="0"/>
<pin id="67" dir="1" index="3" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_addr/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="DataRAM_3_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="13" slack="0"/>
<pin id="74" dir="1" index="3" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_3_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="DataRAM_6_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="13" slack="0"/>
<pin id="81" dir="1" index="3" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_6_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="DataRAM_9_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="13" slack="0"/>
<pin id="88" dir="1" index="3" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_9_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="12" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="BitReverseData_load/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln177_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="12" slack="2"/>
<pin id="99" dir="0" index="1" bw="32" slack="1"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln177_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="12" slack="2"/>
<pin id="104" dir="0" index="1" bw="32" slack="1"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln177_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="12" slack="2"/>
<pin id="109" dir="0" index="1" bw="32" slack="1"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln177_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="12" slack="2"/>
<pin id="114" dir="0" index="1" bw="32" slack="1"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln0_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="13" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="j_13_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="13" slack="0"/>
<pin id="124" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_13/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln175_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="13" slack="0"/>
<pin id="127" dir="0" index="1" bw="13" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln175/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="add_ln175_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="13" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln175_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="13" slack="0"/>
<pin id="139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln175/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln175_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="13" slack="0"/>
<pin id="148" dir="0" index="1" bw="13" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln175/1 "/>
</bind>
</comp>

<comp id="151" class="1005" name="j_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="13" slack="0"/>
<pin id="153" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="158" class="1005" name="RAMSel_cast_read_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="2"/>
<pin id="160" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="RAMSel_cast_read "/>
</bind>
</comp>

<comp id="162" class="1005" name="icmp_ln175_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln175 "/>
</bind>
</comp>

<comp id="166" class="1005" name="BitReverseData_addr_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="1"/>
<pin id="168" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="BitReverseData_addr "/>
</bind>
</comp>

<comp id="171" class="1005" name="DataRAM_addr_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="12" slack="2"/>
<pin id="173" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="DataRAM_addr "/>
</bind>
</comp>

<comp id="176" class="1005" name="DataRAM_3_addr_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="12" slack="2"/>
<pin id="178" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="DataRAM_3_addr "/>
</bind>
</comp>

<comp id="181" class="1005" name="DataRAM_6_addr_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="12" slack="2"/>
<pin id="183" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="DataRAM_6_addr "/>
</bind>
</comp>

<comp id="186" class="1005" name="DataRAM_9_addr_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="2"/>
<pin id="188" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="DataRAM_9_addr "/>
</bind>
</comp>

<comp id="191" class="1005" name="BitReverseData_load_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="BitReverseData_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="22" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="22" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="56" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="129"><net_src comp="122" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="122" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="122" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="142"><net_src comp="137" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="143"><net_src comp="137" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="144"><net_src comp="137" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="145"><net_src comp="137" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="150"><net_src comp="131" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="46" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="156"><net_src comp="151" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="157"><net_src comp="151" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="161"><net_src comp="50" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="125" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="56" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="174"><net_src comp="63" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="179"><net_src comp="70" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="184"><net_src comp="77" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="189"><net_src comp="84" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="194"><net_src comp="91" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="196"><net_src comp="191" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="197"><net_src comp="191" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="198"><net_src comp="191" pin="1"/><net_sink comp="112" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DataRAM_9 | {3 }
	Port: DataRAM_6 | {3 }
	Port: DataRAM_3 | {3 }
	Port: DataRAM | {3 }
 - Input state : 
	Port: Crypto_Pipeline_VITIS_LOOP_175_5 : BitReverseData | {1 2 }
	Port: Crypto_Pipeline_VITIS_LOOP_175_5 : RAMSel_cast | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_13 : 1
		icmp_ln175 : 2
		add_ln175 : 2
		br_ln175 : 3
		zext_ln175 : 2
		BitReverseData_addr : 3
		DataRAM_addr : 3
		DataRAM_3_addr : 3
		DataRAM_6_addr : 3
		DataRAM_9_addr : 3
		BitReverseData_load : 4
		store_ln175 : 3
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln175_fu_125      |    0    |    14   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln175_fu_131      |    0    |    14   |
|----------|-----------------------------|---------|---------|
|   read   | RAMSel_cast_read_read_fu_50 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |      zext_ln175_fu_137      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    28   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|BitReverseData_addr_reg_166|   12   |
|BitReverseData_load_reg_191|   32   |
|   DataRAM_3_addr_reg_176  |   12   |
|   DataRAM_6_addr_reg_181  |   12   |
|   DataRAM_9_addr_reg_186  |   12   |
|    DataRAM_addr_reg_171   |   12   |
|  RAMSel_cast_read_reg_158 |    2   |
|     icmp_ln175_reg_162    |    1   |
|         j_reg_151         |   13   |
+---------------------------+--------+
|           Total           |   108  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_91 |  p0  |   2  |  12  |   24   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   28   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   108  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   108  |   37   |
+-----------+--------+--------+--------+
