Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xc3sd1800a-4-fg676

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/mips is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/proyecto1/proyecto1.vhd", and is now defined in "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/proyecto1.vhd".
WARNING:HDLParsers:3607 - Unit work/mips/struct is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/proyecto1/proyecto1.vhd", and is now defined in "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/proyecto1.vhd".
WARNING:HDLParsers:3607 - Unit work/controller is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/proyecto1/Controller.vhd", and is now defined in "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/Controller.vhd".
WARNING:HDLParsers:3607 - Unit work/controller/struct is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/proyecto1/Controller.vhd", and is now defined in "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/Controller.vhd".
WARNING:HDLParsers:3607 - Unit work/datapath is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/proyecto1/dp.vhd", and is now defined in "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/dp.vhd".
WARNING:HDLParsers:3607 - Unit work/datapath/struct is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/proyecto1/dp.vhd", and is now defined in "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/dp.vhd".
WARNING:HDLParsers:3607 - Unit work/adder is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/proyecto1/adder.vhd", and is now defined in "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/adder.vhd".
WARNING:HDLParsers:3607 - Unit work/adder/behave is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/proyecto1/adder.vhd", and is now defined in "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/adder.vhd".
WARNING:HDLParsers:3607 - Unit work/alu is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/proyecto1/alu.vhd", and is now defined in "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/alu.vhd".
WARNING:HDLParsers:3607 - Unit work/alu/bhv is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/proyecto1/alu.vhd", and is now defined in "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/alu.vhd".
WARNING:HDLParsers:3607 - Unit work/aludec is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/proyecto1/AluDec.vhd", and is now defined in "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/AluDec.vhd".
WARNING:HDLParsers:3607 - Unit work/aludec/behave is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/proyecto1/AluDec.vhd", and is now defined in "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/AluDec.vhd".
WARNING:HDLParsers:3607 - Unit work/flopr is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/proyecto1/flopr.vhd", and is now defined in "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/flopr.vhd".
WARNING:HDLParsers:3607 - Unit work/flopr/Behavioral is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/proyecto1/flopr.vhd", and is now defined in "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/flopr.vhd".
WARNING:HDLParsers:3607 - Unit work/maindec is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/proyecto1/MainDecoder.vhd", and is now defined in "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/MainDecoder.vhd".
WARNING:HDLParsers:3607 - Unit work/maindec/behave is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/proyecto1/MainDecoder.vhd", and is now defined in "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/MainDecoder.vhd".
WARNING:HDLParsers:3607 - Unit work/mux2 is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/proyecto1/mux2.vhd", and is now defined in "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/mux2.vhd".
WARNING:HDLParsers:3607 - Unit work/mux2/behave is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/proyecto1/mux2.vhd", and is now defined in "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/mux2.vhd".
WARNING:HDLParsers:3607 - Unit work/regfile is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/proyecto1/regfile.vhd", and is now defined in "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/regfile.vhd".
WARNING:HDLParsers:3607 - Unit work/regfile/behave is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/proyecto1/regfile.vhd", and is now defined in "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/regfile.vhd".
WARNING:HDLParsers:3607 - Unit work/signext is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/proyecto1/signext.vhd", and is now defined in "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/signext.vhd".
WARNING:HDLParsers:3607 - Unit work/signext/behave is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/proyecto1/signext.vhd", and is now defined in "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/signext.vhd".
WARNING:HDLParsers:3607 - Unit work/sl2 is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/proyecto1/sl2.vhd", and is now defined in "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/sl2.vhd".
WARNING:HDLParsers:3607 - Unit work/sl2/behave is now defined in a different file.  It was defined in "C:/Users/Lenovo/Desktop/proyecto1/sl2.vhd", and is now defined in "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/sl2.vhd".
Compiling vhdl file "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/flopr.vhd" in Library work.
Architecture behavioral of Entity flopr is up to date.
Compiling vhdl file "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/adder.vhd" in Library work.
Architecture behave of Entity adder is up to date.
Compiling vhdl file "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/sl2.vhd" in Library work.
Architecture behave of Entity sl2 is up to date.
Compiling vhdl file "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/mux2.vhd" in Library work.
Architecture behave of Entity mux2 is up to date.
Compiling vhdl file "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/regfile.vhd" in Library work.
Architecture behave of Entity regfile is up to date.
Compiling vhdl file "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/signext.vhd" in Library work.
Architecture behave of Entity signext is up to date.
Compiling vhdl file "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/alu.vhd" in Library work.
Architecture bhv of Entity alu is up to date.
Compiling vhdl file "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/MainDecoder.vhd" in Library work.
Architecture behave of Entity maindec is up to date.
Compiling vhdl file "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/AluDec.vhd" in Library work.
Architecture behave of Entity aludec is up to date.
Compiling vhdl file "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/Controller.vhd" in Library work.
Architecture struct of Entity controller is up to date.
Compiling vhdl file "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/dp.vhd" in Library work.
Architecture struct of Entity datapath is up to date.
Compiling vhdl file "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/proyecto1.vhd" in Library work.
Entity <mips> compiled.
Entity <mips> (Architecture <struct>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <mips> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <controller> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <datapath> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <maindec> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <aludec> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <flopr> in library <work> (architecture <asynchronous>) with generics.
	width = 32

Analyzing hierarchy for entity <adder> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <sl2> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <mux2> in library <work> (architecture <behave>) with generics.
	width = 32

Analyzing hierarchy for entity <regfile> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <mux2> in library <work> (architecture <behave>) with generics.
	width = 5

Analyzing hierarchy for entity <signext> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <alu> in library <work> (architecture <bhv>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <mips> in library <work> (Architecture <struct>).
Entity <mips> analyzed. Unit <mips> generated.

Analyzing Entity <controller> in library <work> (Architecture <struct>).
Entity <controller> analyzed. Unit <controller> generated.

Analyzing Entity <maindec> in library <work> (Architecture <behave>).
Entity <maindec> analyzed. Unit <maindec> generated.

Analyzing Entity <aludec> in library <work> (Architecture <behave>).
Entity <aludec> analyzed. Unit <aludec> generated.

Analyzing Entity <datapath> in library <work> (Architecture <struct>).
Entity <datapath> analyzed. Unit <datapath> generated.

Analyzing generic Entity <flopr> in library <work> (Architecture <asynchronous>).
	width = 32
Entity <flopr> analyzed. Unit <flopr> generated.

Analyzing Entity <adder> in library <work> (Architecture <behave>).
Entity <adder> analyzed. Unit <adder> generated.

Analyzing Entity <sl2> in library <work> (Architecture <behave>).
Entity <sl2> analyzed. Unit <sl2> generated.

Analyzing generic Entity <mux2.1> in library <work> (Architecture <behave>).
	width = 32
Entity <mux2.1> analyzed. Unit <mux2.1> generated.

Analyzing Entity <regfile> in library <work> (Architecture <behave>).
WARNING:Xst:819 - "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/regfile.vhd" line 29: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <mem>
Entity <regfile> analyzed. Unit <regfile> generated.

Analyzing generic Entity <mux2.2> in library <work> (Architecture <behave>).
	width = 5
Entity <mux2.2> analyzed. Unit <mux2.2> generated.

Analyzing Entity <signext> in library <work> (Architecture <behave>).
Entity <signext> analyzed. Unit <signext> generated.

Analyzing Entity <alu> in library <work> (Architecture <bhv>).
Entity <alu> analyzed. Unit <alu> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <maindec>.
    Related source file is "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/MainDecoder.vhd".
Unit <maindec> synthesized.


Synthesizing Unit <aludec>.
    Related source file is "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/AluDec.vhd".
Unit <aludec> synthesized.


Synthesizing Unit <flopr>.
    Related source file is "C:/Users/Lenovo/Desktop/proyecto1/flopr.vhd".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <flopr> synthesized.


Synthesizing Unit <adder>.
    Related source file is "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/adder.vhd".
    Found 32-bit adder for signal <y>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder> synthesized.


Synthesizing Unit <sl2>.
    Related source file is "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/sl2.vhd".
WARNING:Xst:647 - Input <a<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <sl2> synthesized.


Synthesizing Unit <mux2_1>.
    Related source file is "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/mux2.vhd".
Unit <mux2_1> synthesized.


Synthesizing Unit <regfile>.
    Related source file is "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/regfile.vhd".
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 32.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0001> created at line 36.
    Found 1024-bit register for signal <mem>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <regfile> synthesized.


Synthesizing Unit <mux2_2>.
    Related source file is "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/mux2.vhd".
Unit <mux2_2> synthesized.


Synthesizing Unit <signext>.
    Related source file is "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/signext.vhd".
Unit <signext> synthesized.


Synthesizing Unit <alu>.
    Related source file is "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/alu.vhd".
WARNING:Xst:1305 - Output <zero> is never assigned. Tied to value 0.
    Found 32-bit addsub for signal <result$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <alu> synthesized.


Synthesizing Unit <controller>.
    Related source file is "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/Controller.vhd".
Unit <controller> synthesized.


Synthesizing Unit <datapath>.
    Related source file is "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/dp.vhd".
WARNING:Xst:647 - Input <instr<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <datapath> synthesized.


Synthesizing Unit <mips>.
    Related source file is "C:/Users/Osses/Documents/Modulos mips/trabajo arqui/proyecto1.vhd".
Unit <mips> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Registers                                            : 33
 32-bit register                                       : 33
# Multiplexers                                         : 2
 32-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <immsh> is unconnected in block <dp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <pcadd2> is unconnected in block <dp>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Registers                                            : 1056
 Flip-Flops                                            : 1056
# Multiplexers                                         : 64
 1-bit 32-to-1 multiplexer                             : 64

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mips> ...

Optimizing unit <flopr> ...

Optimizing unit <regfile> ...

Optimizing unit <alu> ...

Optimizing unit <datapath> ...
WARNING:Xst:1710 - FF/Latch <dp/pcreg/q_0> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dp/pcreg/q_1> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mips, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1054
 Flip-Flops                                            : 1054

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mips.ngr
Top Level Output File Name         : mips
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 163

Cell Usage :
# BELS                             : 2486
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 29
#      LUT2                        : 26
#      LUT3                        : 1141
#      LUT4                        : 201
#      LUT4_D                      : 26
#      LUT4_L                      : 14
#      MUXCY                       : 60
#      MUXF5                       : 517
#      MUXF6                       : 256
#      MUXF7                       : 128
#      MUXF8                       : 23
#      VCC                         : 1
#      XORCY                       : 62
# FlipFlops/Latches                : 1054
#      FDC                         : 30
#      FDRE                        : 1024
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 162
#      IBUF                        : 65
#      OBUF                        : 97
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3sd1800afg676-4 

 Number of Slices:                     1232  out of  16640     7%  
 Number of Slice Flip Flops:           1054  out of  33280     3%  
 Number of 4 input LUTs:               1438  out of  33280     4%  
 Number of IOs:                         163
 Number of bonded IOBs:                 163  out of    519    31%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1054  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 30    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.833ns (Maximum Frequency: 92.311MHz)
   Minimum input arrival time before clock: 16.713ns
   Maximum output required time after clock: 15.661ns
   Maximum combinational path delay: 21.541ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.833ns (frequency: 92.311MHz)
  Total number of paths / destination ports: 1696209 / 1054
-------------------------------------------------------------------------
Delay:               10.833ns (Levels of Logic = 40)
  Source:            dp/rf/mem_0_0 (FF)
  Destination:       dp/rf/mem_6_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: dp/rf/mem_0_0 to dp/rf/mem_6_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.527  dp/rf/mem_0_0 (dp/rf/mem_0_0)
     LUT3:I1->O            1   0.643   0.000  dp/rf/mux32_10 (dp/rf/mux32_10)
     MUXF5:I0->O           1   0.276   0.000  dp/rf/mux32_8_f5 (dp/rf/mux32_8_f5)
     MUXF6:I0->O           1   0.291   0.000  dp/rf/mux32_6_f6 (dp/rf/mux32_6_f6)
     MUXF7:I0->O           1   0.291   0.452  dp/rf/mux32_4_f7 (dp/rf/mux32_4_f7)
     LUT4:I2->O            2   0.648   0.479  dp/rf/rd2<0>1 (writedata_0_OBUF)
     LUT3:I2->O            2   0.648   0.479  dp/srcbmux/y<0>1 (dp/srcb<0>)
     LUT3:I2->O            1   0.648   0.000  dp/mainalu/Maddsub_result_addsub0000_lut<0> (dp/mainalu/Maddsub_result_addsub0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<0> (dp/mainalu/Maddsub_result_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<1> (dp/mainalu/Maddsub_result_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<2> (dp/mainalu/Maddsub_result_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<3> (dp/mainalu/Maddsub_result_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<4> (dp/mainalu/Maddsub_result_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<5> (dp/mainalu/Maddsub_result_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<6> (dp/mainalu/Maddsub_result_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<7> (dp/mainalu/Maddsub_result_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<8> (dp/mainalu/Maddsub_result_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<9> (dp/mainalu/Maddsub_result_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<10> (dp/mainalu/Maddsub_result_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<11> (dp/mainalu/Maddsub_result_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<12> (dp/mainalu/Maddsub_result_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<13> (dp/mainalu/Maddsub_result_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<14> (dp/mainalu/Maddsub_result_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<15> (dp/mainalu/Maddsub_result_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<16> (dp/mainalu/Maddsub_result_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<17> (dp/mainalu/Maddsub_result_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<18> (dp/mainalu/Maddsub_result_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<19> (dp/mainalu/Maddsub_result_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<20> (dp/mainalu/Maddsub_result_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<21> (dp/mainalu/Maddsub_result_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<22> (dp/mainalu/Maddsub_result_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<23> (dp/mainalu/Maddsub_result_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<24> (dp/mainalu/Maddsub_result_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<25> (dp/mainalu/Maddsub_result_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<26> (dp/mainalu/Maddsub_result_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<27> (dp/mainalu/Maddsub_result_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<28> (dp/mainalu/Maddsub_result_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<29> (dp/mainalu/Maddsub_result_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<30> (dp/mainalu/Maddsub_result_addsub0000_cy<30>)
     XORCY:CI->O           3   0.844   0.534  dp/mainalu/Maddsub_result_addsub0000_xor<31> (dp/mainalu/result_addsub0000<31>)
     LUT4:I3->O           16   0.648   0.000  dp/resmux/y<31>1 (dp/result<31>)
     FDRE:D                    0.252          dp/rf/mem_17_31
    ----------------------------------------
    Total                     10.833ns (8.362ns logic, 2.471ns route)
                                       (77.2% logic, 22.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3873604 / 3098
-------------------------------------------------------------------------
Offset:              16.713ns (Levels of Logic = 41)
  Source:            instr<26> (PAD)
  Destination:       dp/rf/mem_6_31 (FF)
  Destination Clock: clk rising

  Data Path: instr<26> to dp/rf/mem_6_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.849   0.812  instr_26_IBUF (instr_26_IBUF)
     LUT3:I0->O            2   0.648   0.450  cont/ad/alucontrol<2>221 (N9)
     LUT4:I3->O            3   0.648   0.534  cont/md/controls<7>11 (N11)
     LUT4:I3->O            1   0.648   0.000  cont/md/controls<7>1 (cont/md/controls<7>)
     MUXF5:I0->O          11   0.276   1.076  cont/md/controls<7>_f5 (regwrite)
     LUT4:I0->O           60   0.648   1.414  cont/ad/alucontrol<1> (alucontrol<1>)
     LUT3:I0->O           40   0.648   1.408  dp/mainalu/result_mux00002 (dp/mainalu/result_mux0000)
     LUT3:I0->O            1   0.648   0.563  dp/srcbmux/y<1>1_SW0 (N92)
     LUT4:I0->O            1   0.648   0.000  dp/mainalu/Maddsub_result_addsub0000_lut<1> (dp/mainalu/Maddsub_result_addsub0000_lut<1>)
     MUXCY:S->O            1   0.632   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<1> (dp/mainalu/Maddsub_result_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<2> (dp/mainalu/Maddsub_result_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<3> (dp/mainalu/Maddsub_result_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<4> (dp/mainalu/Maddsub_result_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<5> (dp/mainalu/Maddsub_result_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<6> (dp/mainalu/Maddsub_result_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<7> (dp/mainalu/Maddsub_result_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<8> (dp/mainalu/Maddsub_result_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<9> (dp/mainalu/Maddsub_result_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<10> (dp/mainalu/Maddsub_result_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<11> (dp/mainalu/Maddsub_result_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<12> (dp/mainalu/Maddsub_result_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<13> (dp/mainalu/Maddsub_result_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<14> (dp/mainalu/Maddsub_result_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<15> (dp/mainalu/Maddsub_result_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<16> (dp/mainalu/Maddsub_result_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<17> (dp/mainalu/Maddsub_result_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<18> (dp/mainalu/Maddsub_result_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<19> (dp/mainalu/Maddsub_result_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<20> (dp/mainalu/Maddsub_result_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<21> (dp/mainalu/Maddsub_result_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<22> (dp/mainalu/Maddsub_result_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<23> (dp/mainalu/Maddsub_result_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<24> (dp/mainalu/Maddsub_result_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<25> (dp/mainalu/Maddsub_result_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<26> (dp/mainalu/Maddsub_result_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<27> (dp/mainalu/Maddsub_result_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<28> (dp/mainalu/Maddsub_result_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<29> (dp/mainalu/Maddsub_result_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<30> (dp/mainalu/Maddsub_result_addsub0000_cy<30>)
     XORCY:CI->O           3   0.844   0.534  dp/mainalu/Maddsub_result_addsub0000_xor<31> (dp/mainalu/result_addsub0000<31>)
     LUT4:I3->O           16   0.648   0.000  dp/resmux/y<31>1 (dp/result<31>)
     FDRE:D                    0.252          dp/rf/mem_17_31
    ----------------------------------------
    Total                     16.713ns (9.922ns logic, 6.791ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 52766 / 94
-------------------------------------------------------------------------
Offset:              15.661ns (Levels of Logic = 41)
  Source:            dp/rf/mem_0_0 (FF)
  Destination:       aluout<31> (PAD)
  Source Clock:      clk rising

  Data Path: dp/rf/mem_0_0 to aluout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.527  dp/rf/mem_0_0 (dp/rf/mem_0_0)
     LUT3:I1->O            1   0.643   0.000  dp/rf/mux32_10 (dp/rf/mux32_10)
     MUXF5:I0->O           1   0.276   0.000  dp/rf/mux32_8_f5 (dp/rf/mux32_8_f5)
     MUXF6:I0->O           1   0.291   0.000  dp/rf/mux32_6_f6 (dp/rf/mux32_6_f6)
     MUXF7:I0->O           1   0.291   0.452  dp/rf/mux32_4_f7 (dp/rf/mux32_4_f7)
     LUT4:I2->O            2   0.648   0.479  dp/rf/rd2<0>1 (writedata_0_OBUF)
     LUT3:I2->O            2   0.648   0.479  dp/srcbmux/y<0>1 (dp/srcb<0>)
     LUT3:I2->O            1   0.648   0.000  dp/mainalu/Maddsub_result_addsub0000_lut<0> (dp/mainalu/Maddsub_result_addsub0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<0> (dp/mainalu/Maddsub_result_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<1> (dp/mainalu/Maddsub_result_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<2> (dp/mainalu/Maddsub_result_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<3> (dp/mainalu/Maddsub_result_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<4> (dp/mainalu/Maddsub_result_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<5> (dp/mainalu/Maddsub_result_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<6> (dp/mainalu/Maddsub_result_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<7> (dp/mainalu/Maddsub_result_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<8> (dp/mainalu/Maddsub_result_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<9> (dp/mainalu/Maddsub_result_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<10> (dp/mainalu/Maddsub_result_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<11> (dp/mainalu/Maddsub_result_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<12> (dp/mainalu/Maddsub_result_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<13> (dp/mainalu/Maddsub_result_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<14> (dp/mainalu/Maddsub_result_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<15> (dp/mainalu/Maddsub_result_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<16> (dp/mainalu/Maddsub_result_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<17> (dp/mainalu/Maddsub_result_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<18> (dp/mainalu/Maddsub_result_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<19> (dp/mainalu/Maddsub_result_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<20> (dp/mainalu/Maddsub_result_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<21> (dp/mainalu/Maddsub_result_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<22> (dp/mainalu/Maddsub_result_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<23> (dp/mainalu/Maddsub_result_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<24> (dp/mainalu/Maddsub_result_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<25> (dp/mainalu/Maddsub_result_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<26> (dp/mainalu/Maddsub_result_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<27> (dp/mainalu/Maddsub_result_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<28> (dp/mainalu/Maddsub_result_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<29> (dp/mainalu/Maddsub_result_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<30> (dp/mainalu/Maddsub_result_addsub0000_cy<30>)
     XORCY:CI->O           3   0.844   0.674  dp/mainalu/Maddsub_result_addsub0000_xor<31> (dp/mainalu/result_addsub0000<31>)
     LUT4:I0->O            1   0.648   0.420  dp/mainalu/result<31> (aluout_31_OBUF)
     OBUF:I->O                 4.520          aluout_31_OBUF (aluout<31>)
    ----------------------------------------
    Total                     15.661ns (12.630ns logic, 3.031ns route)
                                       (80.6% logic, 19.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 116395 / 65
-------------------------------------------------------------------------
Delay:               21.541ns (Levels of Logic = 42)
  Source:            instr<26> (PAD)
  Destination:       aluout<31> (PAD)

  Data Path: instr<26> to aluout<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.849   0.812  instr_26_IBUF (instr_26_IBUF)
     LUT3:I0->O            2   0.648   0.450  cont/ad/alucontrol<2>221 (N9)
     LUT4:I3->O            3   0.648   0.534  cont/md/controls<7>11 (N11)
     LUT4:I3->O            1   0.648   0.000  cont/md/controls<7>1 (cont/md/controls<7>)
     MUXF5:I0->O          11   0.276   1.076  cont/md/controls<7>_f5 (regwrite)
     LUT4:I0->O           60   0.648   1.414  cont/ad/alucontrol<1> (alucontrol<1>)
     LUT3:I0->O           40   0.648   1.408  dp/mainalu/result_mux00002 (dp/mainalu/result_mux0000)
     LUT3:I0->O            1   0.648   0.563  dp/srcbmux/y<1>1_SW0 (N92)
     LUT4:I0->O            1   0.648   0.000  dp/mainalu/Maddsub_result_addsub0000_lut<1> (dp/mainalu/Maddsub_result_addsub0000_lut<1>)
     MUXCY:S->O            1   0.632   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<1> (dp/mainalu/Maddsub_result_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<2> (dp/mainalu/Maddsub_result_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<3> (dp/mainalu/Maddsub_result_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<4> (dp/mainalu/Maddsub_result_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<5> (dp/mainalu/Maddsub_result_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<6> (dp/mainalu/Maddsub_result_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<7> (dp/mainalu/Maddsub_result_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<8> (dp/mainalu/Maddsub_result_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<9> (dp/mainalu/Maddsub_result_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<10> (dp/mainalu/Maddsub_result_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<11> (dp/mainalu/Maddsub_result_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<12> (dp/mainalu/Maddsub_result_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<13> (dp/mainalu/Maddsub_result_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<14> (dp/mainalu/Maddsub_result_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<15> (dp/mainalu/Maddsub_result_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<16> (dp/mainalu/Maddsub_result_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<17> (dp/mainalu/Maddsub_result_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<18> (dp/mainalu/Maddsub_result_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<19> (dp/mainalu/Maddsub_result_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<20> (dp/mainalu/Maddsub_result_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<21> (dp/mainalu/Maddsub_result_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<22> (dp/mainalu/Maddsub_result_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<23> (dp/mainalu/Maddsub_result_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<24> (dp/mainalu/Maddsub_result_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<25> (dp/mainalu/Maddsub_result_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<26> (dp/mainalu/Maddsub_result_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<27> (dp/mainalu/Maddsub_result_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<28> (dp/mainalu/Maddsub_result_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<29> (dp/mainalu/Maddsub_result_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  dp/mainalu/Maddsub_result_addsub0000_cy<30> (dp/mainalu/Maddsub_result_addsub0000_cy<30>)
     XORCY:CI->O           3   0.844   0.674  dp/mainalu/Maddsub_result_addsub0000_xor<31> (dp/mainalu/result_addsub0000<31>)
     LUT4:I0->O            1   0.648   0.420  dp/mainalu/result<31> (aluout_31_OBUF)
     OBUF:I->O                 4.520          aluout_31_OBUF (aluout<31>)
    ----------------------------------------
    Total                     21.541ns (14.190ns logic, 7.351ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================


Total REAL time to Xst completion: 44.00 secs
Total CPU time to Xst completion: 44.65 secs
 
--> 

Total memory usage is 4631120 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   32 (   0 filtered)
Number of infos    :    2 (   0 filtered)

