
8_channel_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006d70  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000578  08006f00  08006f00  00016f00  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007478  08007478  0002079c  2**0
                  CONTENTS
  4 .ARM          00000008  08007478  08007478  00017478  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007480  08007480  0002079c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007480  08007480  00017480  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007484  08007484  00017484  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000079c  20000000  08007488  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002079c  2**0
                  CONTENTS
 10 .bss          00000270  2000079c  2000079c  0002079c  2**2
                  ALLOC
 11 ._user_heap_stack 00001004  20000a0c  20000a0c  0002079c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002079c  2**0
                  CONTENTS, READONLY
 13 .comment      00000086  00000000  00000000  000207cc  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000e05f  00000000  00000000  00020852  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001f5e  00000000  00000000  0002e8b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000c48  00000000  00000000  00030810  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000985  00000000  00000000  00031458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00022572  00000000  00000000  00031ddd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000f20e  00000000  00000000  0005434f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d88e4  00000000  00000000  0006355d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004014  00000000  00000000  0013be44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000077  00000000  00000000  0013fe58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000079c 	.word	0x2000079c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006ee8 	.word	0x08006ee8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200007a0 	.word	0x200007a0
 80001cc:	08006ee8 	.word	0x08006ee8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_d2iz>:
 80005f8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80005fc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000600:	d215      	bcs.n	800062e <__aeabi_d2iz+0x36>
 8000602:	d511      	bpl.n	8000628 <__aeabi_d2iz+0x30>
 8000604:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000608:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800060c:	d912      	bls.n	8000634 <__aeabi_d2iz+0x3c>
 800060e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000612:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000616:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800061a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800061e:	fa23 f002 	lsr.w	r0, r3, r2
 8000622:	bf18      	it	ne
 8000624:	4240      	negne	r0, r0
 8000626:	4770      	bx	lr
 8000628:	f04f 0000 	mov.w	r0, #0
 800062c:	4770      	bx	lr
 800062e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000632:	d105      	bne.n	8000640 <__aeabi_d2iz+0x48>
 8000634:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000638:	bf08      	it	eq
 800063a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800063e:	4770      	bx	lr
 8000640:	f04f 0000 	mov.w	r0, #0
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop

08000648 <__aeabi_uldivmod>:
 8000648:	b953      	cbnz	r3, 8000660 <__aeabi_uldivmod+0x18>
 800064a:	b94a      	cbnz	r2, 8000660 <__aeabi_uldivmod+0x18>
 800064c:	2900      	cmp	r1, #0
 800064e:	bf08      	it	eq
 8000650:	2800      	cmpeq	r0, #0
 8000652:	bf1c      	itt	ne
 8000654:	f04f 31ff 	movne.w	r1, #4294967295
 8000658:	f04f 30ff 	movne.w	r0, #4294967295
 800065c:	f000 b970 	b.w	8000940 <__aeabi_idiv0>
 8000660:	f1ad 0c08 	sub.w	ip, sp, #8
 8000664:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000668:	f000 f806 	bl	8000678 <__udivmoddi4>
 800066c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000670:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000674:	b004      	add	sp, #16
 8000676:	4770      	bx	lr

08000678 <__udivmoddi4>:
 8000678:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800067c:	9e08      	ldr	r6, [sp, #32]
 800067e:	460d      	mov	r5, r1
 8000680:	4604      	mov	r4, r0
 8000682:	460f      	mov	r7, r1
 8000684:	2b00      	cmp	r3, #0
 8000686:	d14a      	bne.n	800071e <__udivmoddi4+0xa6>
 8000688:	428a      	cmp	r2, r1
 800068a:	4694      	mov	ip, r2
 800068c:	d965      	bls.n	800075a <__udivmoddi4+0xe2>
 800068e:	fab2 f382 	clz	r3, r2
 8000692:	b143      	cbz	r3, 80006a6 <__udivmoddi4+0x2e>
 8000694:	fa02 fc03 	lsl.w	ip, r2, r3
 8000698:	f1c3 0220 	rsb	r2, r3, #32
 800069c:	409f      	lsls	r7, r3
 800069e:	fa20 f202 	lsr.w	r2, r0, r2
 80006a2:	4317      	orrs	r7, r2
 80006a4:	409c      	lsls	r4, r3
 80006a6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80006aa:	fa1f f58c 	uxth.w	r5, ip
 80006ae:	fbb7 f1fe 	udiv	r1, r7, lr
 80006b2:	0c22      	lsrs	r2, r4, #16
 80006b4:	fb0e 7711 	mls	r7, lr, r1, r7
 80006b8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80006bc:	fb01 f005 	mul.w	r0, r1, r5
 80006c0:	4290      	cmp	r0, r2
 80006c2:	d90a      	bls.n	80006da <__udivmoddi4+0x62>
 80006c4:	eb1c 0202 	adds.w	r2, ip, r2
 80006c8:	f101 37ff 	add.w	r7, r1, #4294967295
 80006cc:	f080 811c 	bcs.w	8000908 <__udivmoddi4+0x290>
 80006d0:	4290      	cmp	r0, r2
 80006d2:	f240 8119 	bls.w	8000908 <__udivmoddi4+0x290>
 80006d6:	3902      	subs	r1, #2
 80006d8:	4462      	add	r2, ip
 80006da:	1a12      	subs	r2, r2, r0
 80006dc:	b2a4      	uxth	r4, r4
 80006de:	fbb2 f0fe 	udiv	r0, r2, lr
 80006e2:	fb0e 2210 	mls	r2, lr, r0, r2
 80006e6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80006ea:	fb00 f505 	mul.w	r5, r0, r5
 80006ee:	42a5      	cmp	r5, r4
 80006f0:	d90a      	bls.n	8000708 <__udivmoddi4+0x90>
 80006f2:	eb1c 0404 	adds.w	r4, ip, r4
 80006f6:	f100 32ff 	add.w	r2, r0, #4294967295
 80006fa:	f080 8107 	bcs.w	800090c <__udivmoddi4+0x294>
 80006fe:	42a5      	cmp	r5, r4
 8000700:	f240 8104 	bls.w	800090c <__udivmoddi4+0x294>
 8000704:	4464      	add	r4, ip
 8000706:	3802      	subs	r0, #2
 8000708:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800070c:	1b64      	subs	r4, r4, r5
 800070e:	2100      	movs	r1, #0
 8000710:	b11e      	cbz	r6, 800071a <__udivmoddi4+0xa2>
 8000712:	40dc      	lsrs	r4, r3
 8000714:	2300      	movs	r3, #0
 8000716:	e9c6 4300 	strd	r4, r3, [r6]
 800071a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800071e:	428b      	cmp	r3, r1
 8000720:	d908      	bls.n	8000734 <__udivmoddi4+0xbc>
 8000722:	2e00      	cmp	r6, #0
 8000724:	f000 80ed 	beq.w	8000902 <__udivmoddi4+0x28a>
 8000728:	2100      	movs	r1, #0
 800072a:	e9c6 0500 	strd	r0, r5, [r6]
 800072e:	4608      	mov	r0, r1
 8000730:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000734:	fab3 f183 	clz	r1, r3
 8000738:	2900      	cmp	r1, #0
 800073a:	d149      	bne.n	80007d0 <__udivmoddi4+0x158>
 800073c:	42ab      	cmp	r3, r5
 800073e:	d302      	bcc.n	8000746 <__udivmoddi4+0xce>
 8000740:	4282      	cmp	r2, r0
 8000742:	f200 80f8 	bhi.w	8000936 <__udivmoddi4+0x2be>
 8000746:	1a84      	subs	r4, r0, r2
 8000748:	eb65 0203 	sbc.w	r2, r5, r3
 800074c:	2001      	movs	r0, #1
 800074e:	4617      	mov	r7, r2
 8000750:	2e00      	cmp	r6, #0
 8000752:	d0e2      	beq.n	800071a <__udivmoddi4+0xa2>
 8000754:	e9c6 4700 	strd	r4, r7, [r6]
 8000758:	e7df      	b.n	800071a <__udivmoddi4+0xa2>
 800075a:	b902      	cbnz	r2, 800075e <__udivmoddi4+0xe6>
 800075c:	deff      	udf	#255	; 0xff
 800075e:	fab2 f382 	clz	r3, r2
 8000762:	2b00      	cmp	r3, #0
 8000764:	f040 8090 	bne.w	8000888 <__udivmoddi4+0x210>
 8000768:	1a8a      	subs	r2, r1, r2
 800076a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800076e:	fa1f fe8c 	uxth.w	lr, ip
 8000772:	2101      	movs	r1, #1
 8000774:	fbb2 f5f7 	udiv	r5, r2, r7
 8000778:	fb07 2015 	mls	r0, r7, r5, r2
 800077c:	0c22      	lsrs	r2, r4, #16
 800077e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000782:	fb0e f005 	mul.w	r0, lr, r5
 8000786:	4290      	cmp	r0, r2
 8000788:	d908      	bls.n	800079c <__udivmoddi4+0x124>
 800078a:	eb1c 0202 	adds.w	r2, ip, r2
 800078e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000792:	d202      	bcs.n	800079a <__udivmoddi4+0x122>
 8000794:	4290      	cmp	r0, r2
 8000796:	f200 80cb 	bhi.w	8000930 <__udivmoddi4+0x2b8>
 800079a:	4645      	mov	r5, r8
 800079c:	1a12      	subs	r2, r2, r0
 800079e:	b2a4      	uxth	r4, r4
 80007a0:	fbb2 f0f7 	udiv	r0, r2, r7
 80007a4:	fb07 2210 	mls	r2, r7, r0, r2
 80007a8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80007ac:	fb0e fe00 	mul.w	lr, lr, r0
 80007b0:	45a6      	cmp	lr, r4
 80007b2:	d908      	bls.n	80007c6 <__udivmoddi4+0x14e>
 80007b4:	eb1c 0404 	adds.w	r4, ip, r4
 80007b8:	f100 32ff 	add.w	r2, r0, #4294967295
 80007bc:	d202      	bcs.n	80007c4 <__udivmoddi4+0x14c>
 80007be:	45a6      	cmp	lr, r4
 80007c0:	f200 80bb 	bhi.w	800093a <__udivmoddi4+0x2c2>
 80007c4:	4610      	mov	r0, r2
 80007c6:	eba4 040e 	sub.w	r4, r4, lr
 80007ca:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80007ce:	e79f      	b.n	8000710 <__udivmoddi4+0x98>
 80007d0:	f1c1 0720 	rsb	r7, r1, #32
 80007d4:	408b      	lsls	r3, r1
 80007d6:	fa22 fc07 	lsr.w	ip, r2, r7
 80007da:	ea4c 0c03 	orr.w	ip, ip, r3
 80007de:	fa05 f401 	lsl.w	r4, r5, r1
 80007e2:	fa20 f307 	lsr.w	r3, r0, r7
 80007e6:	40fd      	lsrs	r5, r7
 80007e8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80007ec:	4323      	orrs	r3, r4
 80007ee:	fbb5 f8f9 	udiv	r8, r5, r9
 80007f2:	fa1f fe8c 	uxth.w	lr, ip
 80007f6:	fb09 5518 	mls	r5, r9, r8, r5
 80007fa:	0c1c      	lsrs	r4, r3, #16
 80007fc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000800:	fb08 f50e 	mul.w	r5, r8, lr
 8000804:	42a5      	cmp	r5, r4
 8000806:	fa02 f201 	lsl.w	r2, r2, r1
 800080a:	fa00 f001 	lsl.w	r0, r0, r1
 800080e:	d90b      	bls.n	8000828 <__udivmoddi4+0x1b0>
 8000810:	eb1c 0404 	adds.w	r4, ip, r4
 8000814:	f108 3aff 	add.w	sl, r8, #4294967295
 8000818:	f080 8088 	bcs.w	800092c <__udivmoddi4+0x2b4>
 800081c:	42a5      	cmp	r5, r4
 800081e:	f240 8085 	bls.w	800092c <__udivmoddi4+0x2b4>
 8000822:	f1a8 0802 	sub.w	r8, r8, #2
 8000826:	4464      	add	r4, ip
 8000828:	1b64      	subs	r4, r4, r5
 800082a:	b29d      	uxth	r5, r3
 800082c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000830:	fb09 4413 	mls	r4, r9, r3, r4
 8000834:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000838:	fb03 fe0e 	mul.w	lr, r3, lr
 800083c:	45a6      	cmp	lr, r4
 800083e:	d908      	bls.n	8000852 <__udivmoddi4+0x1da>
 8000840:	eb1c 0404 	adds.w	r4, ip, r4
 8000844:	f103 35ff 	add.w	r5, r3, #4294967295
 8000848:	d26c      	bcs.n	8000924 <__udivmoddi4+0x2ac>
 800084a:	45a6      	cmp	lr, r4
 800084c:	d96a      	bls.n	8000924 <__udivmoddi4+0x2ac>
 800084e:	3b02      	subs	r3, #2
 8000850:	4464      	add	r4, ip
 8000852:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000856:	fba3 9502 	umull	r9, r5, r3, r2
 800085a:	eba4 040e 	sub.w	r4, r4, lr
 800085e:	42ac      	cmp	r4, r5
 8000860:	46c8      	mov	r8, r9
 8000862:	46ae      	mov	lr, r5
 8000864:	d356      	bcc.n	8000914 <__udivmoddi4+0x29c>
 8000866:	d053      	beq.n	8000910 <__udivmoddi4+0x298>
 8000868:	b156      	cbz	r6, 8000880 <__udivmoddi4+0x208>
 800086a:	ebb0 0208 	subs.w	r2, r0, r8
 800086e:	eb64 040e 	sbc.w	r4, r4, lr
 8000872:	fa04 f707 	lsl.w	r7, r4, r7
 8000876:	40ca      	lsrs	r2, r1
 8000878:	40cc      	lsrs	r4, r1
 800087a:	4317      	orrs	r7, r2
 800087c:	e9c6 7400 	strd	r7, r4, [r6]
 8000880:	4618      	mov	r0, r3
 8000882:	2100      	movs	r1, #0
 8000884:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000888:	f1c3 0120 	rsb	r1, r3, #32
 800088c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000890:	fa20 f201 	lsr.w	r2, r0, r1
 8000894:	fa25 f101 	lsr.w	r1, r5, r1
 8000898:	409d      	lsls	r5, r3
 800089a:	432a      	orrs	r2, r5
 800089c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80008a0:	fa1f fe8c 	uxth.w	lr, ip
 80008a4:	fbb1 f0f7 	udiv	r0, r1, r7
 80008a8:	fb07 1510 	mls	r5, r7, r0, r1
 80008ac:	0c11      	lsrs	r1, r2, #16
 80008ae:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80008b2:	fb00 f50e 	mul.w	r5, r0, lr
 80008b6:	428d      	cmp	r5, r1
 80008b8:	fa04 f403 	lsl.w	r4, r4, r3
 80008bc:	d908      	bls.n	80008d0 <__udivmoddi4+0x258>
 80008be:	eb1c 0101 	adds.w	r1, ip, r1
 80008c2:	f100 38ff 	add.w	r8, r0, #4294967295
 80008c6:	d22f      	bcs.n	8000928 <__udivmoddi4+0x2b0>
 80008c8:	428d      	cmp	r5, r1
 80008ca:	d92d      	bls.n	8000928 <__udivmoddi4+0x2b0>
 80008cc:	3802      	subs	r0, #2
 80008ce:	4461      	add	r1, ip
 80008d0:	1b49      	subs	r1, r1, r5
 80008d2:	b292      	uxth	r2, r2
 80008d4:	fbb1 f5f7 	udiv	r5, r1, r7
 80008d8:	fb07 1115 	mls	r1, r7, r5, r1
 80008dc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80008e0:	fb05 f10e 	mul.w	r1, r5, lr
 80008e4:	4291      	cmp	r1, r2
 80008e6:	d908      	bls.n	80008fa <__udivmoddi4+0x282>
 80008e8:	eb1c 0202 	adds.w	r2, ip, r2
 80008ec:	f105 38ff 	add.w	r8, r5, #4294967295
 80008f0:	d216      	bcs.n	8000920 <__udivmoddi4+0x2a8>
 80008f2:	4291      	cmp	r1, r2
 80008f4:	d914      	bls.n	8000920 <__udivmoddi4+0x2a8>
 80008f6:	3d02      	subs	r5, #2
 80008f8:	4462      	add	r2, ip
 80008fa:	1a52      	subs	r2, r2, r1
 80008fc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000900:	e738      	b.n	8000774 <__udivmoddi4+0xfc>
 8000902:	4631      	mov	r1, r6
 8000904:	4630      	mov	r0, r6
 8000906:	e708      	b.n	800071a <__udivmoddi4+0xa2>
 8000908:	4639      	mov	r1, r7
 800090a:	e6e6      	b.n	80006da <__udivmoddi4+0x62>
 800090c:	4610      	mov	r0, r2
 800090e:	e6fb      	b.n	8000708 <__udivmoddi4+0x90>
 8000910:	4548      	cmp	r0, r9
 8000912:	d2a9      	bcs.n	8000868 <__udivmoddi4+0x1f0>
 8000914:	ebb9 0802 	subs.w	r8, r9, r2
 8000918:	eb65 0e0c 	sbc.w	lr, r5, ip
 800091c:	3b01      	subs	r3, #1
 800091e:	e7a3      	b.n	8000868 <__udivmoddi4+0x1f0>
 8000920:	4645      	mov	r5, r8
 8000922:	e7ea      	b.n	80008fa <__udivmoddi4+0x282>
 8000924:	462b      	mov	r3, r5
 8000926:	e794      	b.n	8000852 <__udivmoddi4+0x1da>
 8000928:	4640      	mov	r0, r8
 800092a:	e7d1      	b.n	80008d0 <__udivmoddi4+0x258>
 800092c:	46d0      	mov	r8, sl
 800092e:	e77b      	b.n	8000828 <__udivmoddi4+0x1b0>
 8000930:	3d02      	subs	r5, #2
 8000932:	4462      	add	r2, ip
 8000934:	e732      	b.n	800079c <__udivmoddi4+0x124>
 8000936:	4608      	mov	r0, r1
 8000938:	e70a      	b.n	8000750 <__udivmoddi4+0xd8>
 800093a:	4464      	add	r4, ip
 800093c:	3802      	subs	r0, #2
 800093e:	e742      	b.n	80007c6 <__udivmoddi4+0x14e>

08000940 <__aeabi_idiv0>:
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop

08000944 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000944:	b5b0      	push	{r4, r5, r7, lr}
 8000946:	f5ad 7d5c 	sub.w	sp, sp, #880	; 0x370
 800094a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	/* USER CODE BEGIN PV */
	char buf[100];
	int buf_len = 0;
 800094c:	2300      	movs	r3, #0
 800094e:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354
	ai_handle ai_model = AI_HANDLE_NULL;
 8000952:	2300      	movs	r3, #0
 8000954:	f8c7 32c8 	str.w	r3, [r7, #712]	; 0x2c8
	AI_ALIGNED(4) ai_u8 activations[AI_EIGHTCHANNEL_DATA_ACTIVATIONS_SIZE];
	AI_ALIGNED(4) ai_i8 in_data[AI_EIGHTCHANNEL_IN_1_SIZE];
	AI_ALIGNED(4) ai_i8 out_data[AI_EIGHTCHANNEL_OUT_1_SIZE];

	// Buffers d‚Äôentr√©e et de sortie
	ai_buffer* ai_input = NULL;
 8000958:	2300      	movs	r3, #0
 800095a:	f8c7 3350 	str.w	r3, [r7, #848]	; 0x350
	ai_buffer* ai_output = NULL;
 800095e:	2300      	movs	r3, #0
 8000960:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
	ai_u16 n_input = 0, n_output = 0;
 8000964:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8000968:	f2a3 23b6 	subw	r3, r3, #694	; 0x2b6
 800096c:	2200      	movs	r2, #0
 800096e:	801a      	strh	r2, [r3, #0]
 8000970:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8000974:	f5a3 732e 	sub.w	r3, r3, #696	; 0x2b8
 8000978:	2200      	movs	r2, #0
 800097a:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800097c:	f000 fc4e 	bl	800121c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000980:	f000 fa26 	bl	8000dd0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000984:	f000 faee 	bl	8000f64 <MX_GPIO_Init>
  MX_TIM6_Init();
 8000988:	f000 fa8c 	bl	8000ea4 <MX_TIM6_Init>
  MX_USART2_UART_Init();
 800098c:	f000 fac0 	bl	8000f10 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim6);
 8000990:	48dd      	ldr	r0, [pc, #884]	; (8000d08 <main+0x3c4>)
 8000992:	f001 fc43 	bl	800221c <HAL_TIM_Base_Start>

  // Cr√©ation du r√©seau
  ai_err = ai_eightchannel_create(&ai_model, AI_EIGHTCHANNEL_DATA_CONFIG);
 8000996:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 800099a:	2100      	movs	r1, #0
 800099c:	4618      	mov	r0, r3
 800099e:	f002 faa5 	bl	8002eec <ai_eightchannel_create>
 80009a2:	4603      	mov	r3, r0
 80009a4:	f8c7 32c4 	str.w	r3, [r7, #708]	; 0x2c4
  if (ai_err.type != AI_ERROR_NONE) {
 80009a8:	f897 32c4 	ldrb.w	r3, [r7, #708]	; 0x2c4
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d012      	beq.n	80009d6 <main+0x92>
      buf_len = sprintf(buf, "Error: model create failed\r\n");
 80009b0:	f507 7333 	add.w	r3, r7, #716	; 0x2cc
 80009b4:	49d5      	ldr	r1, [pc, #852]	; (8000d0c <main+0x3c8>)
 80009b6:	4618      	mov	r0, r3
 80009b8:	f005 fa32 	bl	8005e20 <siprintf>
 80009bc:	f8c7 0354 	str.w	r0, [r7, #852]	; 0x354
      HAL_UART_Transmit(&huart2, (uint8_t*)buf, buf_len, 100);
 80009c0:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 80009c4:	b29a      	uxth	r2, r3
 80009c6:	f507 7133 	add.w	r1, r7, #716	; 0x2cc
 80009ca:	2364      	movs	r3, #100	; 0x64
 80009cc:	48d0      	ldr	r0, [pc, #832]	; (8000d10 <main+0x3cc>)
 80009ce:	f001 fdf6 	bl	80025be <HAL_UART_Transmit>
      Error_Handler();
 80009d2:	f000 faef 	bl	8000fb4 <Error_Handler>
  }

  // Initialisation du r√©seau
  ai_network_params ai_params = {
      AI_EIGHTCHANNEL_DATA_WEIGHTS(ai_eightchannel_data_weights_get()),
 80009d6:	f002 fb87 	bl	80030e8 <ai_eightchannel_data_weights_get>
 80009da:	4602      	mov	r2, r0
 80009dc:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80009e0:	f5a3 733c 	sub.w	r3, r3, #752	; 0x2f0
 80009e4:	4611      	mov	r1, r2
 80009e6:	4618      	mov	r0, r3
 80009e8:	f002 fb4a 	bl	8003080 <ai_eightchannel_data_weights_buffer_get>
      AI_EIGHTCHANNEL_DATA_ACTIVATIONS(activations)
 80009ec:	f507 735c 	add.w	r3, r7, #880	; 0x370
 80009f0:	f5a3 733c 	sub.w	r3, r3, #752	; 0x2f0
 80009f4:	331c      	adds	r3, #28
 80009f6:	f107 02cc 	add.w	r2, r7, #204	; 0xcc
 80009fa:	4611      	mov	r1, r2
 80009fc:	4618      	mov	r0, r3
 80009fe:	f002 fb0b 	bl	8003018 <ai_eightchannel_data_activations_buffer_get>
  };
  if (!ai_eightchannel_init(ai_model, &ai_params)) {
 8000a02:	f8d7 32c8 	ldr.w	r3, [r7, #712]	; 0x2c8
 8000a06:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8000a0a:	4611      	mov	r1, r2
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f002 fab7 	bl	8002f80 <ai_eightchannel_init>
 8000a12:	4603      	mov	r3, r0
 8000a14:	f083 0301 	eor.w	r3, r3, #1
 8000a18:	b2db      	uxtb	r3, r3
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d012      	beq.n	8000a44 <main+0x100>
      buf_len = sprintf(buf, "Error: model init failed\r\n");
 8000a1e:	f507 7333 	add.w	r3, r7, #716	; 0x2cc
 8000a22:	49bc      	ldr	r1, [pc, #752]	; (8000d14 <main+0x3d0>)
 8000a24:	4618      	mov	r0, r3
 8000a26:	f005 f9fb 	bl	8005e20 <siprintf>
 8000a2a:	f8c7 0354 	str.w	r0, [r7, #852]	; 0x354
      HAL_UART_Transmit(&huart2, (uint8_t*)buf, buf_len, 100);
 8000a2e:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8000a32:	b29a      	uxth	r2, r3
 8000a34:	f507 7133 	add.w	r1, r7, #716	; 0x2cc
 8000a38:	2364      	movs	r3, #100	; 0x64
 8000a3a:	48b5      	ldr	r0, [pc, #724]	; (8000d10 <main+0x3cc>)
 8000a3c:	f001 fdbf 	bl	80025be <HAL_UART_Transmit>
      Error_Handler();
 8000a40:	f000 fab8 	bl	8000fb4 <Error_Handler>
  }

  // R√©cup√©ration des buffers
  ai_input = ai_eightchannel_inputs_get(ai_model, &n_input);
 8000a44:	f8d7 32c8 	ldr.w	r3, [r7, #712]	; 0x2c8
 8000a48:	f107 02ba 	add.w	r2, r7, #186	; 0xba
 8000a4c:	4611      	mov	r1, r2
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f002 fa62 	bl	8002f18 <ai_eightchannel_inputs_get>
 8000a54:	f8c7 0350 	str.w	r0, [r7, #848]	; 0x350
  ai_output = ai_eightchannel_outputs_get(ai_model, &n_output);
 8000a58:	f8d7 32c8 	ldr.w	r3, [r7, #712]	; 0x2c8
 8000a5c:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8000a60:	4611      	mov	r1, r2
 8000a62:	4618      	mov	r0, r3
 8000a64:	f002 fa72 	bl	8002f4c <ai_eightchannel_outputs_get>
 8000a68:	f8c7 034c 	str.w	r0, [r7, #844]	; 0x34c

  if (!ai_input || !ai_output || n_input == 0 || n_output == 0) {
 8000a6c:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d011      	beq.n	8000a98 <main+0x154>
 8000a74:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d00d      	beq.n	8000a98 <main+0x154>
 8000a7c:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8000a80:	f2a3 23b6 	subw	r3, r3, #694	; 0x2b6
 8000a84:	881b      	ldrh	r3, [r3, #0]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d006      	beq.n	8000a98 <main+0x154>
 8000a8a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8000a8e:	f5a3 732e 	sub.w	r3, r3, #696	; 0x2b8
 8000a92:	881b      	ldrh	r3, [r3, #0]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d112      	bne.n	8000abe <main+0x17a>
      buf_len = sprintf(buf, "Error: invalid I/O\r\n");
 8000a98:	f507 7333 	add.w	r3, r7, #716	; 0x2cc
 8000a9c:	499e      	ldr	r1, [pc, #632]	; (8000d18 <main+0x3d4>)
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f005 f9be 	bl	8005e20 <siprintf>
 8000aa4:	f8c7 0354 	str.w	r0, [r7, #852]	; 0x354
      HAL_UART_Transmit(&huart2, (uint8_t*)buf, buf_len, 100);
 8000aa8:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8000aac:	b29a      	uxth	r2, r3
 8000aae:	f507 7133 	add.w	r1, r7, #716	; 0x2cc
 8000ab2:	2364      	movs	r3, #100	; 0x64
 8000ab4:	4896      	ldr	r0, [pc, #600]	; (8000d10 <main+0x3cc>)
 8000ab6:	f001 fd82 	bl	80025be <HAL_UART_Transmit>
      Error_Handler();
 8000aba:	f000 fa7b 	bl	8000fb4 <Error_Handler>
  }




ai_input[0].data = AI_HANDLE_PTR(in_data);
 8000abe:	f8d7 3350 	ldr.w	r3, [r7, #848]	; 0x350
 8000ac2:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
 8000ac6:	605a      	str	r2, [r3, #4]
  ai_output[0].data = AI_HANDLE_PTR(out_data);
 8000ac8:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
 8000acc:	f107 02bc 	add.w	r2, r7, #188	; 0xbc
 8000ad0:	605a      	str	r2, [r3, #4]

  buf_len = sprintf(buf, "Model ready!\r\n");
 8000ad2:	f507 7333 	add.w	r3, r7, #716	; 0x2cc
 8000ad6:	4991      	ldr	r1, [pc, #580]	; (8000d1c <main+0x3d8>)
 8000ad8:	4618      	mov	r0, r3
 8000ada:	f005 f9a1 	bl	8005e20 <siprintf>
 8000ade:	f8c7 0354 	str.w	r0, [r7, #852]	; 0x354
  HAL_UART_Transmit(&huart2, (uint8_t*)buf, buf_len, 100);
 8000ae2:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8000ae6:	b29a      	uxth	r2, r3
 8000ae8:	f507 7133 	add.w	r1, r7, #716	; 0x2cc
 8000aec:	2364      	movs	r3, #100	; 0x64
 8000aee:	4888      	ldr	r0, [pc, #544]	; (8000d10 <main+0x3cc>)
 8000af0:	f001 fd65 	bl	80025be <HAL_UART_Transmit>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  srand(HAL_GetTick());
 8000af4:	f000 fbf8 	bl	80012e8 <HAL_GetTick>
 8000af8:	4603      	mov	r3, r0
 8000afa:	4618      	mov	r0, r3
 8000afc:	f005 f870 	bl	8005be0 <srand>

	  // Test 2 : valeurs dans [‚àí100, 100]
	// float sample_input[8] = {50, -40, 25, 60, -10, 30, -5, 80}
	  // Test 3 : valeurs entre [‚àí1e-3, 1e-3]
	// float sample_input[8] = {0.001, -0.0005, 0.0007, -0.0008, 0.0006, -0.0003, 0.0004, 0.0001};
	  float sample_input[8] = {8e-04,-0.00038,-9e-05,-2e-05,0.00022,-2e-05,1e-04,5e-05};
 8000b00:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8000b04:	f5a3 735b 	sub.w	r3, r3, #876	; 0x36c
 8000b08:	4a85      	ldr	r2, [pc, #532]	; (8000d20 <main+0x3dc>)
 8000b0a:	461c      	mov	r4, r3
 8000b0c:	4615      	mov	r5, r2
 8000b0e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b10:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b12:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000b16:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	 // Moyennes et √©carts-types calcul√©s sur X_train
	  float mean[8] = {-7.96011128e-06,-9.66981720e-06,-9.66191935e-06,-9.05605807e-06,-1.71333915e-05,-1.17907679e-05,-9.62428404e-06,-1.23505565e-05};
 8000b1a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8000b1e:	f5a3 7353 	sub.w	r3, r3, #844	; 0x34c
 8000b22:	4a80      	ldr	r2, [pc, #512]	; (8000d24 <main+0x3e0>)
 8000b24:	461c      	mov	r4, r3
 8000b26:	4615      	mov	r5, r2
 8000b28:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b2a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b2c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000b30:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	  float std[8]  = {0.00020818,0.00012829,0.00013016,0.00025104,0.0003306,0.00026214,0.00016807,0.00022023};
 8000b34:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8000b38:	f5a3 734b 	sub.w	r3, r3, #812	; 0x32c
 8000b3c:	4a7a      	ldr	r2, [pc, #488]	; (8000d28 <main+0x3e4>)
 8000b3e:	461c      	mov	r4, r3
 8000b40:	4615      	mov	r5, r2
 8000b42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b46:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000b4a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	  float input_scale = 0.070308536f;
 8000b4e:	4b77      	ldr	r3, [pc, #476]	; (8000d2c <main+0x3e8>)
 8000b50:	f8c7 3348 	str.w	r3, [r7, #840]	; 0x348
	  int input_zero_point = -12;
 8000b54:	f06f 030b 	mvn.w	r3, #11
 8000b58:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
	  // Normalisation


      for (int i = 0; i < 8; i++) {
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8000b62:	e060      	b.n	8000c26 <main+0x2e2>
          float norm = (sample_input[i] - mean[i]) / std[i];   // Normalisation
 8000b64:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8000b68:	f5a3 725b 	sub.w	r2, r3, #876	; 0x36c
 8000b6c:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8000b70:	009b      	lsls	r3, r3, #2
 8000b72:	4413      	add	r3, r2
 8000b74:	ed93 7a00 	vldr	s14, [r3]
 8000b78:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8000b7c:	f5a3 7253 	sub.w	r2, r3, #844	; 0x34c
 8000b80:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8000b84:	009b      	lsls	r3, r3, #2
 8000b86:	4413      	add	r3, r2
 8000b88:	edd3 7a00 	vldr	s15, [r3]
 8000b8c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000b90:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8000b94:	f5a3 724b 	sub.w	r2, r3, #812	; 0x32c
 8000b98:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8000b9c:	009b      	lsls	r3, r3, #2
 8000b9e:	4413      	add	r3, r2
 8000ba0:	ed93 7a00 	vldr	s14, [r3]
 8000ba4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ba8:	edc7 7acc 	vstr	s15, [r7, #816]	; 0x330
          int quant = (int)round(norm / input_scale) + input_zero_point;
 8000bac:	ed97 7acc 	vldr	s14, [r7, #816]	; 0x330
 8000bb0:	edd7 7ad2 	vldr	s15, [r7, #840]	; 0x348
 8000bb4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000bb8:	ee16 0a90 	vmov	r0, s13
 8000bbc:	f7ff fcc4 	bl	8000548 <__aeabi_f2d>
 8000bc0:	4602      	mov	r2, r0
 8000bc2:	460b      	mov	r3, r1
 8000bc4:	ec43 2b10 	vmov	d0, r2, r3
 8000bc8:	f006 f904 	bl	8006dd4 <round>
 8000bcc:	ec53 2b10 	vmov	r2, r3, d0
 8000bd0:	4610      	mov	r0, r2
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	f7ff fd10 	bl	80005f8 <__aeabi_d2iz>
 8000bd8:	4602      	mov	r2, r0
 8000bda:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
 8000bde:	4413      	add	r3, r2
 8000be0:	f8c7 3368 	str.w	r3, [r7, #872]	; 0x368
          if (quant > 127) quant = 127;
 8000be4:	f8d7 3368 	ldr.w	r3, [r7, #872]	; 0x368
 8000be8:	2b7f      	cmp	r3, #127	; 0x7f
 8000bea:	dd02      	ble.n	8000bf2 <main+0x2ae>
 8000bec:	237f      	movs	r3, #127	; 0x7f
 8000bee:	f8c7 3368 	str.w	r3, [r7, #872]	; 0x368
          if (quant < -128) quant = -128;
 8000bf2:	f8d7 3368 	ldr.w	r3, [r7, #872]	; 0x368
 8000bf6:	f113 0f80 	cmn.w	r3, #128	; 0x80
 8000bfa:	da03      	bge.n	8000c04 <main+0x2c0>
 8000bfc:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 8000c00:	f8c7 3368 	str.w	r3, [r7, #872]	; 0x368
          in_data[i] = (int8_t)quant;
 8000c04:	f8d7 3368 	ldr.w	r3, [r7, #872]	; 0x368
 8000c08:	b259      	sxtb	r1, r3
 8000c0a:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8000c0e:	f5a3 722b 	sub.w	r2, r3, #684	; 0x2ac
 8000c12:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8000c16:	4413      	add	r3, r2
 8000c18:	460a      	mov	r2, r1
 8000c1a:	701a      	strb	r2, [r3, #0]
      for (int i = 0; i < 8; i++) {
 8000c1c:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8000c20:	3301      	adds	r3, #1
 8000c22:	f8c7 336c 	str.w	r3, [r7, #876]	; 0x36c
 8000c26:	f8d7 336c 	ldr.w	r3, [r7, #876]	; 0x36c
 8000c2a:	2b07      	cmp	r3, #7
 8000c2c:	dd9a      	ble.n	8000b64 <main+0x220>
	      in_data[i] = (int8_t)((sample_input[i] - mean[i]) / (std[i] * scale) + zero_point);
	  }*/


      // Timestamp avant l‚Äôinf√©rence
      timestamp = htim6.Instance->CNT;
 8000c2e:	4b36      	ldr	r3, [pc, #216]	; (8000d08 <main+0x3c4>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c34:	f8c7 3340 	str.w	r3, [r7, #832]	; 0x340

      // Ex√©cution du mod√®le
      nbatch = ai_eightchannel_run(ai_model, ai_input, ai_output);
 8000c38:	f8d7 32c8 	ldr.w	r3, [r7, #712]	; 0x2c8
 8000c3c:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
 8000c40:	f8d7 1350 	ldr.w	r1, [r7, #848]	; 0x350
 8000c44:	4618      	mov	r0, r3
 8000c46:	f002 f9d7 	bl	8002ff8 <ai_eightchannel_run>
 8000c4a:	f8c7 033c 	str.w	r0, [r7, #828]	; 0x33c
      if (nbatch != 1) {
 8000c4e:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
 8000c52:	2b01      	cmp	r3, #1
 8000c54:	d012      	beq.n	8000c7c <main+0x338>
          buf_len = sprintf(buf, "Inference failed\r\n");
 8000c56:	f507 7333 	add.w	r3, r7, #716	; 0x2cc
 8000c5a:	4935      	ldr	r1, [pc, #212]	; (8000d30 <main+0x3ec>)
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f005 f8df 	bl	8005e20 <siprintf>
 8000c62:	f8c7 0354 	str.w	r0, [r7, #852]	; 0x354
          HAL_UART_Transmit(&huart2, (uint8_t*)buf, buf_len, 100);
 8000c66:	f8d7 3354 	ldr.w	r3, [r7, #852]	; 0x354
 8000c6a:	b29a      	uxth	r2, r3
 8000c6c:	f507 7133 	add.w	r1, r7, #716	; 0x2cc
 8000c70:	2364      	movs	r3, #100	; 0x64
 8000c72:	4827      	ldr	r0, [pc, #156]	; (8000d10 <main+0x3cc>)
 8000c74:	f001 fca3 	bl	80025be <HAL_UART_Transmit>
          Error_Handler();
 8000c78:	f000 f99c 	bl	8000fb4 <Error_Handler>


      // üßÆ Calcul simple du softmax de fa√ßon stable (on peut aussi seulement utiliser argmax)
      // Pour √©viter overflow et pour un affichage simple, on calcule argmax et on calcule probabilit√©s relatives scaled.
      // D√©quantification output int8 -> float
           float output_scale = 0.00390625f;
 8000c7c:	f04f 536e 	mov.w	r3, #998244352	; 0x3b800000
 8000c80:	f8c7 3338 	str.w	r3, [r7, #824]	; 0x338
           int output_zero_point = -128;
 8000c84:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 8000c88:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
           float output_float[AI_EIGHTCHANNEL_OUT_1_SIZE];

           for (int i = 0; i < AI_EIGHTCHANNEL_OUT_1_SIZE; i++) {
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	f8c7 3364 	str.w	r3, [r7, #868]	; 0x364
 8000c92:	e027      	b.n	8000ce4 <main+0x3a0>
               output_float[i] = ((float)out_data[i] - output_zero_point) * output_scale;
 8000c94:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8000c98:	f5a3 722d 	sub.w	r2, r3, #692	; 0x2b4
 8000c9c:	f8d7 3364 	ldr.w	r3, [r7, #868]	; 0x364
 8000ca0:	4413      	add	r3, r2
 8000ca2:	f993 3000 	ldrsb.w	r3, [r3]
 8000ca6:	ee07 3a90 	vmov	s15, r3
 8000caa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000cae:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
 8000cb2:	ee07 3a90 	vmov	s15, r3
 8000cb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000cba:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000cbe:	edd7 7ace 	vldr	s15, [r7, #824]	; 0x338
 8000cc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000cc6:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8000cca:	f5a3 7243 	sub.w	r2, r3, #780	; 0x30c
 8000cce:	f8d7 3364 	ldr.w	r3, [r7, #868]	; 0x364
 8000cd2:	009b      	lsls	r3, r3, #2
 8000cd4:	4413      	add	r3, r2
 8000cd6:	edc3 7a00 	vstr	s15, [r3]
           for (int i = 0; i < AI_EIGHTCHANNEL_OUT_1_SIZE; i++) {
 8000cda:	f8d7 3364 	ldr.w	r3, [r7, #868]	; 0x364
 8000cde:	3301      	adds	r3, #1
 8000ce0:	f8c7 3364 	str.w	r3, [r7, #868]	; 0x364
 8000ce4:	f8d7 3364 	ldr.w	r3, [r7, #868]	; 0x364
 8000ce8:	2b06      	cmp	r3, #6
 8000cea:	ddd3      	ble.n	8000c94 <main+0x350>
           }

           // Trouver la classe pr√©dite
           int predicted_class = 0;
 8000cec:	2300      	movs	r3, #0
 8000cee:	f8c7 3360 	str.w	r3, [r7, #864]	; 0x360
           float max_val = output_float[0];
 8000cf2:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8000cf6:	f5a3 7343 	sub.w	r3, r3, #780	; 0x30c
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	f8c7 335c 	str.w	r3, [r7, #860]	; 0x35c
           for (int i = 1; i < AI_EIGHTCHANNEL_OUT_1_SIZE; i++) {
 8000d00:	2301      	movs	r3, #1
 8000d02:	f8c7 3358 	str.w	r3, [r7, #856]	; 0x358
 8000d06:	e03a      	b.n	8000d7e <main+0x43a>
 8000d08:	200007b8 	.word	0x200007b8
 8000d0c:	08006f00 	.word	0x08006f00
 8000d10:	20000800 	.word	0x20000800
 8000d14:	08006f20 	.word	0x08006f20
 8000d18:	08006f3c 	.word	0x08006f3c
 8000d1c:	08006f54 	.word	0x08006f54
 8000d20:	08006fa4 	.word	0x08006fa4
 8000d24:	08006fc4 	.word	0x08006fc4
 8000d28:	08006fe4 	.word	0x08006fe4
 8000d2c:	3d8ffdec 	.word	0x3d8ffdec
 8000d30:	08006f64 	.word	0x08006f64
               if (output_float[i] > max_val) {
 8000d34:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8000d38:	f5a3 7243 	sub.w	r2, r3, #780	; 0x30c
 8000d3c:	f8d7 3358 	ldr.w	r3, [r7, #856]	; 0x358
 8000d40:	009b      	lsls	r3, r3, #2
 8000d42:	4413      	add	r3, r2
 8000d44:	edd3 7a00 	vldr	s15, [r3]
 8000d48:	ed97 7ad7 	vldr	s14, [r7, #860]	; 0x35c
 8000d4c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000d50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d54:	d50e      	bpl.n	8000d74 <main+0x430>
                   max_val = output_float[i];
 8000d56:	f507 735c 	add.w	r3, r7, #880	; 0x370
 8000d5a:	f5a3 7243 	sub.w	r2, r3, #780	; 0x30c
 8000d5e:	f8d7 3358 	ldr.w	r3, [r7, #856]	; 0x358
 8000d62:	009b      	lsls	r3, r3, #2
 8000d64:	4413      	add	r3, r2
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f8c7 335c 	str.w	r3, [r7, #860]	; 0x35c
                   predicted_class = i;
 8000d6c:	f8d7 3358 	ldr.w	r3, [r7, #856]	; 0x358
 8000d70:	f8c7 3360 	str.w	r3, [r7, #864]	; 0x360
           for (int i = 1; i < AI_EIGHTCHANNEL_OUT_1_SIZE; i++) {
 8000d74:	f8d7 3358 	ldr.w	r3, [r7, #856]	; 0x358
 8000d78:	3301      	adds	r3, #1
 8000d7a:	f8c7 3358 	str.w	r3, [r7, #856]	; 0x358
 8000d7e:	f8d7 3358 	ldr.w	r3, [r7, #856]	; 0x358
 8000d82:	2b06      	cmp	r3, #6
 8000d84:	ddd6      	ble.n	8000d34 <main+0x3f0>
               }
           }

           sprintf(buf, "Predicted class: %d | duration: %lu us\r\n", predicted_class,
                   (unsigned long)(htim6.Instance->CNT - timestamp));
 8000d86:	4b0f      	ldr	r3, [pc, #60]	; (8000dc4 <main+0x480>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d8c:	f8d7 3340 	ldr.w	r3, [r7, #832]	; 0x340
 8000d90:	1ad3      	subs	r3, r2, r3
           sprintf(buf, "Predicted class: %d | duration: %lu us\r\n", predicted_class,
 8000d92:	f507 7033 	add.w	r0, r7, #716	; 0x2cc
 8000d96:	f8d7 2360 	ldr.w	r2, [r7, #864]	; 0x360
 8000d9a:	490b      	ldr	r1, [pc, #44]	; (8000dc8 <main+0x484>)
 8000d9c:	f005 f840 	bl	8005e20 <siprintf>
           HAL_UART_Transmit(&huart2, (uint8_t*)buf, strlen(buf), 100);
 8000da0:	f507 7333 	add.w	r3, r7, #716	; 0x2cc
 8000da4:	4618      	mov	r0, r3
 8000da6:	f7ff fa13 	bl	80001d0 <strlen>
 8000daa:	4603      	mov	r3, r0
 8000dac:	b29a      	uxth	r2, r3
 8000dae:	f507 7133 	add.w	r1, r7, #716	; 0x2cc
 8000db2:	2364      	movs	r3, #100	; 0x64
 8000db4:	4805      	ldr	r0, [pc, #20]	; (8000dcc <main+0x488>)
 8000db6:	f001 fc02 	bl	80025be <HAL_UART_Transmit>

           HAL_Delay(1000);
 8000dba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000dbe:	f000 fa9f 	bl	8001300 <HAL_Delay>
  {
 8000dc2:	e69d      	b.n	8000b00 <main+0x1bc>
 8000dc4:	200007b8 	.word	0x200007b8
 8000dc8:	08006f78 	.word	0x08006f78
 8000dcc:	20000800 	.word	0x20000800

08000dd0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b094      	sub	sp, #80	; 0x50
 8000dd4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dd6:	f107 0320 	add.w	r3, r7, #32
 8000dda:	2230      	movs	r2, #48	; 0x30
 8000ddc:	2100      	movs	r1, #0
 8000dde:	4618      	mov	r0, r3
 8000de0:	f005 f881 	bl	8005ee6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000de4:	f107 030c 	add.w	r3, r7, #12
 8000de8:	2200      	movs	r2, #0
 8000dea:	601a      	str	r2, [r3, #0]
 8000dec:	605a      	str	r2, [r3, #4]
 8000dee:	609a      	str	r2, [r3, #8]
 8000df0:	60da      	str	r2, [r3, #12]
 8000df2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000df4:	2300      	movs	r3, #0
 8000df6:	60bb      	str	r3, [r7, #8]
 8000df8:	4b28      	ldr	r3, [pc, #160]	; (8000e9c <SystemClock_Config+0xcc>)
 8000dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dfc:	4a27      	ldr	r2, [pc, #156]	; (8000e9c <SystemClock_Config+0xcc>)
 8000dfe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e02:	6413      	str	r3, [r2, #64]	; 0x40
 8000e04:	4b25      	ldr	r3, [pc, #148]	; (8000e9c <SystemClock_Config+0xcc>)
 8000e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e0c:	60bb      	str	r3, [r7, #8]
 8000e0e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e10:	2300      	movs	r3, #0
 8000e12:	607b      	str	r3, [r7, #4]
 8000e14:	4b22      	ldr	r3, [pc, #136]	; (8000ea0 <SystemClock_Config+0xd0>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a21      	ldr	r2, [pc, #132]	; (8000ea0 <SystemClock_Config+0xd0>)
 8000e1a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e1e:	6013      	str	r3, [r2, #0]
 8000e20:	4b1f      	ldr	r3, [pc, #124]	; (8000ea0 <SystemClock_Config+0xd0>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e28:	607b      	str	r3, [r7, #4]
 8000e2a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e2c:	2302      	movs	r3, #2
 8000e2e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e30:	2301      	movs	r3, #1
 8000e32:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e34:	2310      	movs	r3, #16
 8000e36:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e38:	2302      	movs	r3, #2
 8000e3a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000e40:	2308      	movs	r3, #8
 8000e42:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000e44:	23a8      	movs	r3, #168	; 0xa8
 8000e46:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000e48:	2302      	movs	r3, #2
 8000e4a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000e4c:	2307      	movs	r3, #7
 8000e4e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e50:	f107 0320 	add.w	r3, r7, #32
 8000e54:	4618      	mov	r0, r3
 8000e56:	f000 fcf9 	bl	800184c <HAL_RCC_OscConfig>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d001      	beq.n	8000e64 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000e60:	f000 f8a8 	bl	8000fb4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e64:	230f      	movs	r3, #15
 8000e66:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e68:	2302      	movs	r3, #2
 8000e6a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000e70:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000e74:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000e76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e7a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000e7c:	f107 030c 	add.w	r3, r7, #12
 8000e80:	2105      	movs	r1, #5
 8000e82:	4618      	mov	r0, r3
 8000e84:	f000 ff5a 	bl	8001d3c <HAL_RCC_ClockConfig>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d001      	beq.n	8000e92 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000e8e:	f000 f891 	bl	8000fb4 <Error_Handler>
  }
}
 8000e92:	bf00      	nop
 8000e94:	3750      	adds	r7, #80	; 0x50
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	40023800 	.word	0x40023800
 8000ea0:	40007000 	.word	0x40007000

08000ea4 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000eaa:	463b      	mov	r3, r7
 8000eac:	2200      	movs	r2, #0
 8000eae:	601a      	str	r2, [r3, #0]
 8000eb0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000eb2:	4b15      	ldr	r3, [pc, #84]	; (8000f08 <MX_TIM6_Init+0x64>)
 8000eb4:	4a15      	ldr	r2, [pc, #84]	; (8000f0c <MX_TIM6_Init+0x68>)
 8000eb6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 167;
 8000eb8:	4b13      	ldr	r3, [pc, #76]	; (8000f08 <MX_TIM6_Init+0x64>)
 8000eba:	22a7      	movs	r2, #167	; 0xa7
 8000ebc:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ebe:	4b12      	ldr	r3, [pc, #72]	; (8000f08 <MX_TIM6_Init+0x64>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8000ec4:	4b10      	ldr	r3, [pc, #64]	; (8000f08 <MX_TIM6_Init+0x64>)
 8000ec6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000eca:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ecc:	4b0e      	ldr	r3, [pc, #56]	; (8000f08 <MX_TIM6_Init+0x64>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000ed2:	480d      	ldr	r0, [pc, #52]	; (8000f08 <MX_TIM6_Init+0x64>)
 8000ed4:	f001 f952 	bl	800217c <HAL_TIM_Base_Init>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d001      	beq.n	8000ee2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8000ede:	f000 f869 	bl	8000fb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000eea:	463b      	mov	r3, r7
 8000eec:	4619      	mov	r1, r3
 8000eee:	4806      	ldr	r0, [pc, #24]	; (8000f08 <MX_TIM6_Init+0x64>)
 8000ef0:	f001 fa9c 	bl	800242c <HAL_TIMEx_MasterConfigSynchronization>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8000efa:	f000 f85b 	bl	8000fb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000efe:	bf00      	nop
 8000f00:	3708      	adds	r7, #8
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	200007b8 	.word	0x200007b8
 8000f0c:	40001000 	.word	0x40001000

08000f10 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f14:	4b11      	ldr	r3, [pc, #68]	; (8000f5c <MX_USART2_UART_Init+0x4c>)
 8000f16:	4a12      	ldr	r2, [pc, #72]	; (8000f60 <MX_USART2_UART_Init+0x50>)
 8000f18:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f1a:	4b10      	ldr	r3, [pc, #64]	; (8000f5c <MX_USART2_UART_Init+0x4c>)
 8000f1c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f20:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f22:	4b0e      	ldr	r3, [pc, #56]	; (8000f5c <MX_USART2_UART_Init+0x4c>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f28:	4b0c      	ldr	r3, [pc, #48]	; (8000f5c <MX_USART2_UART_Init+0x4c>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f2e:	4b0b      	ldr	r3, [pc, #44]	; (8000f5c <MX_USART2_UART_Init+0x4c>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f34:	4b09      	ldr	r3, [pc, #36]	; (8000f5c <MX_USART2_UART_Init+0x4c>)
 8000f36:	220c      	movs	r2, #12
 8000f38:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f3a:	4b08      	ldr	r3, [pc, #32]	; (8000f5c <MX_USART2_UART_Init+0x4c>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f40:	4b06      	ldr	r3, [pc, #24]	; (8000f5c <MX_USART2_UART_Init+0x4c>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f46:	4805      	ldr	r0, [pc, #20]	; (8000f5c <MX_USART2_UART_Init+0x4c>)
 8000f48:	f001 faec 	bl	8002524 <HAL_UART_Init>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000f52:	f000 f82f 	bl	8000fb4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f56:	bf00      	nop
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	20000800 	.word	0x20000800
 8000f60:	40004400 	.word	0x40004400

08000f64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b083      	sub	sp, #12
 8000f68:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	607b      	str	r3, [r7, #4]
 8000f6e:	4b10      	ldr	r3, [pc, #64]	; (8000fb0 <MX_GPIO_Init+0x4c>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f72:	4a0f      	ldr	r2, [pc, #60]	; (8000fb0 <MX_GPIO_Init+0x4c>)
 8000f74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f78:	6313      	str	r3, [r2, #48]	; 0x30
 8000f7a:	4b0d      	ldr	r3, [pc, #52]	; (8000fb0 <MX_GPIO_Init+0x4c>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f82:	607b      	str	r3, [r7, #4]
 8000f84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f86:	2300      	movs	r3, #0
 8000f88:	603b      	str	r3, [r7, #0]
 8000f8a:	4b09      	ldr	r3, [pc, #36]	; (8000fb0 <MX_GPIO_Init+0x4c>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8e:	4a08      	ldr	r2, [pc, #32]	; (8000fb0 <MX_GPIO_Init+0x4c>)
 8000f90:	f043 0301 	orr.w	r3, r3, #1
 8000f94:	6313      	str	r3, [r2, #48]	; 0x30
 8000f96:	4b06      	ldr	r3, [pc, #24]	; (8000fb0 <MX_GPIO_Init+0x4c>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9a:	f003 0301 	and.w	r3, r3, #1
 8000f9e:	603b      	str	r3, [r7, #0]
 8000fa0:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000fa2:	bf00      	nop
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	40023800 	.word	0x40023800

08000fb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fb8:	b672      	cpsid	i
}
 8000fba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fbc:	e7fe      	b.n	8000fbc <Error_Handler+0x8>
	...

08000fc0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	607b      	str	r3, [r7, #4]
 8000fca:	4b10      	ldr	r3, [pc, #64]	; (800100c <HAL_MspInit+0x4c>)
 8000fcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fce:	4a0f      	ldr	r2, [pc, #60]	; (800100c <HAL_MspInit+0x4c>)
 8000fd0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fd4:	6453      	str	r3, [r2, #68]	; 0x44
 8000fd6:	4b0d      	ldr	r3, [pc, #52]	; (800100c <HAL_MspInit+0x4c>)
 8000fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fde:	607b      	str	r3, [r7, #4]
 8000fe0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	603b      	str	r3, [r7, #0]
 8000fe6:	4b09      	ldr	r3, [pc, #36]	; (800100c <HAL_MspInit+0x4c>)
 8000fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fea:	4a08      	ldr	r2, [pc, #32]	; (800100c <HAL_MspInit+0x4c>)
 8000fec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ff0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ff2:	4b06      	ldr	r3, [pc, #24]	; (800100c <HAL_MspInit+0x4c>)
 8000ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ffa:	603b      	str	r3, [r7, #0]
 8000ffc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ffe:	2007      	movs	r0, #7
 8001000:	f000 fa54 	bl	80014ac <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001004:	bf00      	nop
 8001006:	3708      	adds	r7, #8
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	40023800 	.word	0x40023800

08001010 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001010:	b480      	push	{r7}
 8001012:	b085      	sub	sp, #20
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a0b      	ldr	r2, [pc, #44]	; (800104c <HAL_TIM_Base_MspInit+0x3c>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d10d      	bne.n	800103e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001022:	2300      	movs	r3, #0
 8001024:	60fb      	str	r3, [r7, #12]
 8001026:	4b0a      	ldr	r3, [pc, #40]	; (8001050 <HAL_TIM_Base_MspInit+0x40>)
 8001028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800102a:	4a09      	ldr	r2, [pc, #36]	; (8001050 <HAL_TIM_Base_MspInit+0x40>)
 800102c:	f043 0310 	orr.w	r3, r3, #16
 8001030:	6413      	str	r3, [r2, #64]	; 0x40
 8001032:	4b07      	ldr	r3, [pc, #28]	; (8001050 <HAL_TIM_Base_MspInit+0x40>)
 8001034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001036:	f003 0310 	and.w	r3, r3, #16
 800103a:	60fb      	str	r3, [r7, #12]
 800103c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800103e:	bf00      	nop
 8001040:	3714      	adds	r7, #20
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	40001000 	.word	0x40001000
 8001050:	40023800 	.word	0x40023800

08001054 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b08a      	sub	sp, #40	; 0x28
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800105c:	f107 0314 	add.w	r3, r7, #20
 8001060:	2200      	movs	r2, #0
 8001062:	601a      	str	r2, [r3, #0]
 8001064:	605a      	str	r2, [r3, #4]
 8001066:	609a      	str	r2, [r3, #8]
 8001068:	60da      	str	r2, [r3, #12]
 800106a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a19      	ldr	r2, [pc, #100]	; (80010d8 <HAL_UART_MspInit+0x84>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d12b      	bne.n	80010ce <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001076:	2300      	movs	r3, #0
 8001078:	613b      	str	r3, [r7, #16]
 800107a:	4b18      	ldr	r3, [pc, #96]	; (80010dc <HAL_UART_MspInit+0x88>)
 800107c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800107e:	4a17      	ldr	r2, [pc, #92]	; (80010dc <HAL_UART_MspInit+0x88>)
 8001080:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001084:	6413      	str	r3, [r2, #64]	; 0x40
 8001086:	4b15      	ldr	r3, [pc, #84]	; (80010dc <HAL_UART_MspInit+0x88>)
 8001088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800108a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800108e:	613b      	str	r3, [r7, #16]
 8001090:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001092:	2300      	movs	r3, #0
 8001094:	60fb      	str	r3, [r7, #12]
 8001096:	4b11      	ldr	r3, [pc, #68]	; (80010dc <HAL_UART_MspInit+0x88>)
 8001098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109a:	4a10      	ldr	r2, [pc, #64]	; (80010dc <HAL_UART_MspInit+0x88>)
 800109c:	f043 0301 	orr.w	r3, r3, #1
 80010a0:	6313      	str	r3, [r2, #48]	; 0x30
 80010a2:	4b0e      	ldr	r3, [pc, #56]	; (80010dc <HAL_UART_MspInit+0x88>)
 80010a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010a6:	f003 0301 	and.w	r3, r3, #1
 80010aa:	60fb      	str	r3, [r7, #12]
 80010ac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80010ae:	230c      	movs	r3, #12
 80010b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b2:	2302      	movs	r3, #2
 80010b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b6:	2300      	movs	r3, #0
 80010b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010ba:	2303      	movs	r3, #3
 80010bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010be:	2307      	movs	r3, #7
 80010c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010c2:	f107 0314 	add.w	r3, r7, #20
 80010c6:	4619      	mov	r1, r3
 80010c8:	4805      	ldr	r0, [pc, #20]	; (80010e0 <HAL_UART_MspInit+0x8c>)
 80010ca:	f000 fa23 	bl	8001514 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80010ce:	bf00      	nop
 80010d0:	3728      	adds	r7, #40	; 0x28
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	40004400 	.word	0x40004400
 80010dc:	40023800 	.word	0x40023800
 80010e0:	40020000 	.word	0x40020000

080010e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80010e8:	e7fe      	b.n	80010e8 <NMI_Handler+0x4>

080010ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010ea:	b480      	push	{r7}
 80010ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010ee:	e7fe      	b.n	80010ee <HardFault_Handler+0x4>

080010f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010f4:	e7fe      	b.n	80010f4 <MemManage_Handler+0x4>

080010f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010f6:	b480      	push	{r7}
 80010f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010fa:	e7fe      	b.n	80010fa <BusFault_Handler+0x4>

080010fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001100:	e7fe      	b.n	8001100 <UsageFault_Handler+0x4>

08001102 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001102:	b480      	push	{r7}
 8001104:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001106:	bf00      	nop
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr

08001110 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001114:	bf00      	nop
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr

0800111e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800111e:	b480      	push	{r7}
 8001120:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001122:	bf00      	nop
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr

0800112c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001130:	f000 f8c6 	bl	80012c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001134:	bf00      	nop
 8001136:	bd80      	pop	{r7, pc}

08001138 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b086      	sub	sp, #24
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001140:	4a14      	ldr	r2, [pc, #80]	; (8001194 <_sbrk+0x5c>)
 8001142:	4b15      	ldr	r3, [pc, #84]	; (8001198 <_sbrk+0x60>)
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800114c:	4b13      	ldr	r3, [pc, #76]	; (800119c <_sbrk+0x64>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d102      	bne.n	800115a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001154:	4b11      	ldr	r3, [pc, #68]	; (800119c <_sbrk+0x64>)
 8001156:	4a12      	ldr	r2, [pc, #72]	; (80011a0 <_sbrk+0x68>)
 8001158:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800115a:	4b10      	ldr	r3, [pc, #64]	; (800119c <_sbrk+0x64>)
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4413      	add	r3, r2
 8001162:	693a      	ldr	r2, [r7, #16]
 8001164:	429a      	cmp	r2, r3
 8001166:	d207      	bcs.n	8001178 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001168:	f004 ff1c 	bl	8005fa4 <__errno>
 800116c:	4603      	mov	r3, r0
 800116e:	220c      	movs	r2, #12
 8001170:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001172:	f04f 33ff 	mov.w	r3, #4294967295
 8001176:	e009      	b.n	800118c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001178:	4b08      	ldr	r3, [pc, #32]	; (800119c <_sbrk+0x64>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800117e:	4b07      	ldr	r3, [pc, #28]	; (800119c <_sbrk+0x64>)
 8001180:	681a      	ldr	r2, [r3, #0]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4413      	add	r3, r2
 8001186:	4a05      	ldr	r2, [pc, #20]	; (800119c <_sbrk+0x64>)
 8001188:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800118a:	68fb      	ldr	r3, [r7, #12]
}
 800118c:	4618      	mov	r0, r3
 800118e:	3718      	adds	r7, #24
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	2001c000 	.word	0x2001c000
 8001198:	00000800 	.word	0x00000800
 800119c:	20000844 	.word	0x20000844
 80011a0:	20000a10 	.word	0x20000a10

080011a4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011a8:	4b06      	ldr	r3, [pc, #24]	; (80011c4 <SystemInit+0x20>)
 80011aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011ae:	4a05      	ldr	r2, [pc, #20]	; (80011c4 <SystemInit+0x20>)
 80011b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011b8:	bf00      	nop
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop
 80011c4:	e000ed00 	.word	0xe000ed00

080011c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80011c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001200 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011cc:	480d      	ldr	r0, [pc, #52]	; (8001204 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80011ce:	490e      	ldr	r1, [pc, #56]	; (8001208 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80011d0:	4a0e      	ldr	r2, [pc, #56]	; (800120c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011d4:	e002      	b.n	80011dc <LoopCopyDataInit>

080011d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011da:	3304      	adds	r3, #4

080011dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011e0:	d3f9      	bcc.n	80011d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011e2:	4a0b      	ldr	r2, [pc, #44]	; (8001210 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80011e4:	4c0b      	ldr	r4, [pc, #44]	; (8001214 <LoopFillZerobss+0x26>)
  movs r3, #0
 80011e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011e8:	e001      	b.n	80011ee <LoopFillZerobss>

080011ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011ec:	3204      	adds	r2, #4

080011ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011f0:	d3fb      	bcc.n	80011ea <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80011f2:	f7ff ffd7 	bl	80011a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011f6:	f004 fedb 	bl	8005fb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011fa:	f7ff fba3 	bl	8000944 <main>
  bx  lr    
 80011fe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001200:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 8001204:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001208:	2000079c 	.word	0x2000079c
  ldr r2, =_sidata
 800120c:	08007488 	.word	0x08007488
  ldr r2, =_sbss
 8001210:	2000079c 	.word	0x2000079c
  ldr r4, =_ebss
 8001214:	20000a0c 	.word	0x20000a0c

08001218 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001218:	e7fe      	b.n	8001218 <ADC_IRQHandler>
	...

0800121c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001220:	4b0e      	ldr	r3, [pc, #56]	; (800125c <HAL_Init+0x40>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4a0d      	ldr	r2, [pc, #52]	; (800125c <HAL_Init+0x40>)
 8001226:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800122a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800122c:	4b0b      	ldr	r3, [pc, #44]	; (800125c <HAL_Init+0x40>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a0a      	ldr	r2, [pc, #40]	; (800125c <HAL_Init+0x40>)
 8001232:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001236:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001238:	4b08      	ldr	r3, [pc, #32]	; (800125c <HAL_Init+0x40>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a07      	ldr	r2, [pc, #28]	; (800125c <HAL_Init+0x40>)
 800123e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001242:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001244:	2003      	movs	r0, #3
 8001246:	f000 f931 	bl	80014ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800124a:	2000      	movs	r0, #0
 800124c:	f000 f808 	bl	8001260 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001250:	f7ff feb6 	bl	8000fc0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001254:	2300      	movs	r3, #0
}
 8001256:	4618      	mov	r0, r3
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	40023c00 	.word	0x40023c00

08001260 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001268:	4b12      	ldr	r3, [pc, #72]	; (80012b4 <HAL_InitTick+0x54>)
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	4b12      	ldr	r3, [pc, #72]	; (80012b8 <HAL_InitTick+0x58>)
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	4619      	mov	r1, r3
 8001272:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001276:	fbb3 f3f1 	udiv	r3, r3, r1
 800127a:	fbb2 f3f3 	udiv	r3, r2, r3
 800127e:	4618      	mov	r0, r3
 8001280:	f000 f93b 	bl	80014fa <HAL_SYSTICK_Config>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800128a:	2301      	movs	r3, #1
 800128c:	e00e      	b.n	80012ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2b0f      	cmp	r3, #15
 8001292:	d80a      	bhi.n	80012aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001294:	2200      	movs	r2, #0
 8001296:	6879      	ldr	r1, [r7, #4]
 8001298:	f04f 30ff 	mov.w	r0, #4294967295
 800129c:	f000 f911 	bl	80014c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012a0:	4a06      	ldr	r2, [pc, #24]	; (80012bc <HAL_InitTick+0x5c>)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012a6:	2300      	movs	r3, #0
 80012a8:	e000      	b.n	80012ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3708      	adds	r7, #8
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	20000000 	.word	0x20000000
 80012b8:	20000008 	.word	0x20000008
 80012bc:	20000004 	.word	0x20000004

080012c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012c4:	4b06      	ldr	r3, [pc, #24]	; (80012e0 <HAL_IncTick+0x20>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	461a      	mov	r2, r3
 80012ca:	4b06      	ldr	r3, [pc, #24]	; (80012e4 <HAL_IncTick+0x24>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4413      	add	r3, r2
 80012d0:	4a04      	ldr	r2, [pc, #16]	; (80012e4 <HAL_IncTick+0x24>)
 80012d2:	6013      	str	r3, [r2, #0]
}
 80012d4:	bf00      	nop
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	20000008 	.word	0x20000008
 80012e4:	20000848 	.word	0x20000848

080012e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  return uwTick;
 80012ec:	4b03      	ldr	r3, [pc, #12]	; (80012fc <HAL_GetTick+0x14>)
 80012ee:	681b      	ldr	r3, [r3, #0]
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	20000848 	.word	0x20000848

08001300 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001308:	f7ff ffee 	bl	80012e8 <HAL_GetTick>
 800130c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001318:	d005      	beq.n	8001326 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800131a:	4b0a      	ldr	r3, [pc, #40]	; (8001344 <HAL_Delay+0x44>)
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	461a      	mov	r2, r3
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	4413      	add	r3, r2
 8001324:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001326:	bf00      	nop
 8001328:	f7ff ffde 	bl	80012e8 <HAL_GetTick>
 800132c:	4602      	mov	r2, r0
 800132e:	68bb      	ldr	r3, [r7, #8]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	68fa      	ldr	r2, [r7, #12]
 8001334:	429a      	cmp	r2, r3
 8001336:	d8f7      	bhi.n	8001328 <HAL_Delay+0x28>
  {
  }
}
 8001338:	bf00      	nop
 800133a:	bf00      	nop
 800133c:	3710      	adds	r7, #16
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	20000008 	.word	0x20000008

08001348 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001348:	b480      	push	{r7}
 800134a:	b085      	sub	sp, #20
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	f003 0307 	and.w	r3, r3, #7
 8001356:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001358:	4b0c      	ldr	r3, [pc, #48]	; (800138c <__NVIC_SetPriorityGrouping+0x44>)
 800135a:	68db      	ldr	r3, [r3, #12]
 800135c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800135e:	68ba      	ldr	r2, [r7, #8]
 8001360:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001364:	4013      	ands	r3, r2
 8001366:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800136c:	68bb      	ldr	r3, [r7, #8]
 800136e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001370:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001374:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001378:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800137a:	4a04      	ldr	r2, [pc, #16]	; (800138c <__NVIC_SetPriorityGrouping+0x44>)
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	60d3      	str	r3, [r2, #12]
}
 8001380:	bf00      	nop
 8001382:	3714      	adds	r7, #20
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr
 800138c:	e000ed00 	.word	0xe000ed00

08001390 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001394:	4b04      	ldr	r3, [pc, #16]	; (80013a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001396:	68db      	ldr	r3, [r3, #12]
 8001398:	0a1b      	lsrs	r3, r3, #8
 800139a:	f003 0307 	and.w	r3, r3, #7
}
 800139e:	4618      	mov	r0, r3
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr
 80013a8:	e000ed00 	.word	0xe000ed00

080013ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	4603      	mov	r3, r0
 80013b4:	6039      	str	r1, [r7, #0]
 80013b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	db0a      	blt.n	80013d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	b2da      	uxtb	r2, r3
 80013c4:	490c      	ldr	r1, [pc, #48]	; (80013f8 <__NVIC_SetPriority+0x4c>)
 80013c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ca:	0112      	lsls	r2, r2, #4
 80013cc:	b2d2      	uxtb	r2, r2
 80013ce:	440b      	add	r3, r1
 80013d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013d4:	e00a      	b.n	80013ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	b2da      	uxtb	r2, r3
 80013da:	4908      	ldr	r1, [pc, #32]	; (80013fc <__NVIC_SetPriority+0x50>)
 80013dc:	79fb      	ldrb	r3, [r7, #7]
 80013de:	f003 030f 	and.w	r3, r3, #15
 80013e2:	3b04      	subs	r3, #4
 80013e4:	0112      	lsls	r2, r2, #4
 80013e6:	b2d2      	uxtb	r2, r2
 80013e8:	440b      	add	r3, r1
 80013ea:	761a      	strb	r2, [r3, #24]
}
 80013ec:	bf00      	nop
 80013ee:	370c      	adds	r7, #12
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr
 80013f8:	e000e100 	.word	0xe000e100
 80013fc:	e000ed00 	.word	0xe000ed00

08001400 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001400:	b480      	push	{r7}
 8001402:	b089      	sub	sp, #36	; 0x24
 8001404:	af00      	add	r7, sp, #0
 8001406:	60f8      	str	r0, [r7, #12]
 8001408:	60b9      	str	r1, [r7, #8]
 800140a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	f003 0307 	and.w	r3, r3, #7
 8001412:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001414:	69fb      	ldr	r3, [r7, #28]
 8001416:	f1c3 0307 	rsb	r3, r3, #7
 800141a:	2b04      	cmp	r3, #4
 800141c:	bf28      	it	cs
 800141e:	2304      	movcs	r3, #4
 8001420:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	3304      	adds	r3, #4
 8001426:	2b06      	cmp	r3, #6
 8001428:	d902      	bls.n	8001430 <NVIC_EncodePriority+0x30>
 800142a:	69fb      	ldr	r3, [r7, #28]
 800142c:	3b03      	subs	r3, #3
 800142e:	e000      	b.n	8001432 <NVIC_EncodePriority+0x32>
 8001430:	2300      	movs	r3, #0
 8001432:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001434:	f04f 32ff 	mov.w	r2, #4294967295
 8001438:	69bb      	ldr	r3, [r7, #24]
 800143a:	fa02 f303 	lsl.w	r3, r2, r3
 800143e:	43da      	mvns	r2, r3
 8001440:	68bb      	ldr	r3, [r7, #8]
 8001442:	401a      	ands	r2, r3
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001448:	f04f 31ff 	mov.w	r1, #4294967295
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	fa01 f303 	lsl.w	r3, r1, r3
 8001452:	43d9      	mvns	r1, r3
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001458:	4313      	orrs	r3, r2
         );
}
 800145a:	4618      	mov	r0, r3
 800145c:	3724      	adds	r7, #36	; 0x24
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
	...

08001468 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	3b01      	subs	r3, #1
 8001474:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001478:	d301      	bcc.n	800147e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800147a:	2301      	movs	r3, #1
 800147c:	e00f      	b.n	800149e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800147e:	4a0a      	ldr	r2, [pc, #40]	; (80014a8 <SysTick_Config+0x40>)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	3b01      	subs	r3, #1
 8001484:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001486:	210f      	movs	r1, #15
 8001488:	f04f 30ff 	mov.w	r0, #4294967295
 800148c:	f7ff ff8e 	bl	80013ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001490:	4b05      	ldr	r3, [pc, #20]	; (80014a8 <SysTick_Config+0x40>)
 8001492:	2200      	movs	r2, #0
 8001494:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001496:	4b04      	ldr	r3, [pc, #16]	; (80014a8 <SysTick_Config+0x40>)
 8001498:	2207      	movs	r2, #7
 800149a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800149c:	2300      	movs	r3, #0
}
 800149e:	4618      	mov	r0, r3
 80014a0:	3708      	adds	r7, #8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	e000e010 	.word	0xe000e010

080014ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014b4:	6878      	ldr	r0, [r7, #4]
 80014b6:	f7ff ff47 	bl	8001348 <__NVIC_SetPriorityGrouping>
}
 80014ba:	bf00      	nop
 80014bc:	3708      	adds	r7, #8
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014c2:	b580      	push	{r7, lr}
 80014c4:	b086      	sub	sp, #24
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	4603      	mov	r3, r0
 80014ca:	60b9      	str	r1, [r7, #8]
 80014cc:	607a      	str	r2, [r7, #4]
 80014ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014d0:	2300      	movs	r3, #0
 80014d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014d4:	f7ff ff5c 	bl	8001390 <__NVIC_GetPriorityGrouping>
 80014d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	68b9      	ldr	r1, [r7, #8]
 80014de:	6978      	ldr	r0, [r7, #20]
 80014e0:	f7ff ff8e 	bl	8001400 <NVIC_EncodePriority>
 80014e4:	4602      	mov	r2, r0
 80014e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014ea:	4611      	mov	r1, r2
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff ff5d 	bl	80013ac <__NVIC_SetPriority>
}
 80014f2:	bf00      	nop
 80014f4:	3718      	adds	r7, #24
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}

080014fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014fa:	b580      	push	{r7, lr}
 80014fc:	b082      	sub	sp, #8
 80014fe:	af00      	add	r7, sp, #0
 8001500:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001502:	6878      	ldr	r0, [r7, #4]
 8001504:	f7ff ffb0 	bl	8001468 <SysTick_Config>
 8001508:	4603      	mov	r3, r0
}
 800150a:	4618      	mov	r0, r3
 800150c:	3708      	adds	r7, #8
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
	...

08001514 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001514:	b480      	push	{r7}
 8001516:	b089      	sub	sp, #36	; 0x24
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
 800151c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800151e:	2300      	movs	r3, #0
 8001520:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001522:	2300      	movs	r3, #0
 8001524:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001526:	2300      	movs	r3, #0
 8001528:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800152a:	2300      	movs	r3, #0
 800152c:	61fb      	str	r3, [r7, #28]
 800152e:	e16b      	b.n	8001808 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001530:	2201      	movs	r2, #1
 8001532:	69fb      	ldr	r3, [r7, #28]
 8001534:	fa02 f303 	lsl.w	r3, r2, r3
 8001538:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	697a      	ldr	r2, [r7, #20]
 8001540:	4013      	ands	r3, r2
 8001542:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001544:	693a      	ldr	r2, [r7, #16]
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	429a      	cmp	r2, r3
 800154a:	f040 815a 	bne.w	8001802 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f003 0303 	and.w	r3, r3, #3
 8001556:	2b01      	cmp	r3, #1
 8001558:	d005      	beq.n	8001566 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001562:	2b02      	cmp	r3, #2
 8001564:	d130      	bne.n	80015c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800156c:	69fb      	ldr	r3, [r7, #28]
 800156e:	005b      	lsls	r3, r3, #1
 8001570:	2203      	movs	r2, #3
 8001572:	fa02 f303 	lsl.w	r3, r2, r3
 8001576:	43db      	mvns	r3, r3
 8001578:	69ba      	ldr	r2, [r7, #24]
 800157a:	4013      	ands	r3, r2
 800157c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	68da      	ldr	r2, [r3, #12]
 8001582:	69fb      	ldr	r3, [r7, #28]
 8001584:	005b      	lsls	r3, r3, #1
 8001586:	fa02 f303 	lsl.w	r3, r2, r3
 800158a:	69ba      	ldr	r2, [r7, #24]
 800158c:	4313      	orrs	r3, r2
 800158e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	69ba      	ldr	r2, [r7, #24]
 8001594:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800159c:	2201      	movs	r2, #1
 800159e:	69fb      	ldr	r3, [r7, #28]
 80015a0:	fa02 f303 	lsl.w	r3, r2, r3
 80015a4:	43db      	mvns	r3, r3
 80015a6:	69ba      	ldr	r2, [r7, #24]
 80015a8:	4013      	ands	r3, r2
 80015aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	091b      	lsrs	r3, r3, #4
 80015b2:	f003 0201 	and.w	r2, r3, #1
 80015b6:	69fb      	ldr	r3, [r7, #28]
 80015b8:	fa02 f303 	lsl.w	r3, r2, r3
 80015bc:	69ba      	ldr	r2, [r7, #24]
 80015be:	4313      	orrs	r3, r2
 80015c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	69ba      	ldr	r2, [r7, #24]
 80015c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	f003 0303 	and.w	r3, r3, #3
 80015d0:	2b03      	cmp	r3, #3
 80015d2:	d017      	beq.n	8001604 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	005b      	lsls	r3, r3, #1
 80015de:	2203      	movs	r2, #3
 80015e0:	fa02 f303 	lsl.w	r3, r2, r3
 80015e4:	43db      	mvns	r3, r3
 80015e6:	69ba      	ldr	r2, [r7, #24]
 80015e8:	4013      	ands	r3, r2
 80015ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	689a      	ldr	r2, [r3, #8]
 80015f0:	69fb      	ldr	r3, [r7, #28]
 80015f2:	005b      	lsls	r3, r3, #1
 80015f4:	fa02 f303 	lsl.w	r3, r2, r3
 80015f8:	69ba      	ldr	r2, [r7, #24]
 80015fa:	4313      	orrs	r3, r2
 80015fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	69ba      	ldr	r2, [r7, #24]
 8001602:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	f003 0303 	and.w	r3, r3, #3
 800160c:	2b02      	cmp	r3, #2
 800160e:	d123      	bne.n	8001658 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001610:	69fb      	ldr	r3, [r7, #28]
 8001612:	08da      	lsrs	r2, r3, #3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	3208      	adds	r2, #8
 8001618:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800161c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800161e:	69fb      	ldr	r3, [r7, #28]
 8001620:	f003 0307 	and.w	r3, r3, #7
 8001624:	009b      	lsls	r3, r3, #2
 8001626:	220f      	movs	r2, #15
 8001628:	fa02 f303 	lsl.w	r3, r2, r3
 800162c:	43db      	mvns	r3, r3
 800162e:	69ba      	ldr	r2, [r7, #24]
 8001630:	4013      	ands	r3, r2
 8001632:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	691a      	ldr	r2, [r3, #16]
 8001638:	69fb      	ldr	r3, [r7, #28]
 800163a:	f003 0307 	and.w	r3, r3, #7
 800163e:	009b      	lsls	r3, r3, #2
 8001640:	fa02 f303 	lsl.w	r3, r2, r3
 8001644:	69ba      	ldr	r2, [r7, #24]
 8001646:	4313      	orrs	r3, r2
 8001648:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	08da      	lsrs	r2, r3, #3
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	3208      	adds	r2, #8
 8001652:	69b9      	ldr	r1, [r7, #24]
 8001654:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800165e:	69fb      	ldr	r3, [r7, #28]
 8001660:	005b      	lsls	r3, r3, #1
 8001662:	2203      	movs	r2, #3
 8001664:	fa02 f303 	lsl.w	r3, r2, r3
 8001668:	43db      	mvns	r3, r3
 800166a:	69ba      	ldr	r2, [r7, #24]
 800166c:	4013      	ands	r3, r2
 800166e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	f003 0203 	and.w	r2, r3, #3
 8001678:	69fb      	ldr	r3, [r7, #28]
 800167a:	005b      	lsls	r3, r3, #1
 800167c:	fa02 f303 	lsl.w	r3, r2, r3
 8001680:	69ba      	ldr	r2, [r7, #24]
 8001682:	4313      	orrs	r3, r2
 8001684:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	69ba      	ldr	r2, [r7, #24]
 800168a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001694:	2b00      	cmp	r3, #0
 8001696:	f000 80b4 	beq.w	8001802 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800169a:	2300      	movs	r3, #0
 800169c:	60fb      	str	r3, [r7, #12]
 800169e:	4b60      	ldr	r3, [pc, #384]	; (8001820 <HAL_GPIO_Init+0x30c>)
 80016a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016a2:	4a5f      	ldr	r2, [pc, #380]	; (8001820 <HAL_GPIO_Init+0x30c>)
 80016a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016a8:	6453      	str	r3, [r2, #68]	; 0x44
 80016aa:	4b5d      	ldr	r3, [pc, #372]	; (8001820 <HAL_GPIO_Init+0x30c>)
 80016ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016b2:	60fb      	str	r3, [r7, #12]
 80016b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80016b6:	4a5b      	ldr	r2, [pc, #364]	; (8001824 <HAL_GPIO_Init+0x310>)
 80016b8:	69fb      	ldr	r3, [r7, #28]
 80016ba:	089b      	lsrs	r3, r3, #2
 80016bc:	3302      	adds	r3, #2
 80016be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	f003 0303 	and.w	r3, r3, #3
 80016ca:	009b      	lsls	r3, r3, #2
 80016cc:	220f      	movs	r2, #15
 80016ce:	fa02 f303 	lsl.w	r3, r2, r3
 80016d2:	43db      	mvns	r3, r3
 80016d4:	69ba      	ldr	r2, [r7, #24]
 80016d6:	4013      	ands	r3, r2
 80016d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4a52      	ldr	r2, [pc, #328]	; (8001828 <HAL_GPIO_Init+0x314>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d02b      	beq.n	800173a <HAL_GPIO_Init+0x226>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	4a51      	ldr	r2, [pc, #324]	; (800182c <HAL_GPIO_Init+0x318>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d025      	beq.n	8001736 <HAL_GPIO_Init+0x222>
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	4a50      	ldr	r2, [pc, #320]	; (8001830 <HAL_GPIO_Init+0x31c>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d01f      	beq.n	8001732 <HAL_GPIO_Init+0x21e>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4a4f      	ldr	r2, [pc, #316]	; (8001834 <HAL_GPIO_Init+0x320>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d019      	beq.n	800172e <HAL_GPIO_Init+0x21a>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	4a4e      	ldr	r2, [pc, #312]	; (8001838 <HAL_GPIO_Init+0x324>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d013      	beq.n	800172a <HAL_GPIO_Init+0x216>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	4a4d      	ldr	r2, [pc, #308]	; (800183c <HAL_GPIO_Init+0x328>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d00d      	beq.n	8001726 <HAL_GPIO_Init+0x212>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	4a4c      	ldr	r2, [pc, #304]	; (8001840 <HAL_GPIO_Init+0x32c>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d007      	beq.n	8001722 <HAL_GPIO_Init+0x20e>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	4a4b      	ldr	r2, [pc, #300]	; (8001844 <HAL_GPIO_Init+0x330>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d101      	bne.n	800171e <HAL_GPIO_Init+0x20a>
 800171a:	2307      	movs	r3, #7
 800171c:	e00e      	b.n	800173c <HAL_GPIO_Init+0x228>
 800171e:	2308      	movs	r3, #8
 8001720:	e00c      	b.n	800173c <HAL_GPIO_Init+0x228>
 8001722:	2306      	movs	r3, #6
 8001724:	e00a      	b.n	800173c <HAL_GPIO_Init+0x228>
 8001726:	2305      	movs	r3, #5
 8001728:	e008      	b.n	800173c <HAL_GPIO_Init+0x228>
 800172a:	2304      	movs	r3, #4
 800172c:	e006      	b.n	800173c <HAL_GPIO_Init+0x228>
 800172e:	2303      	movs	r3, #3
 8001730:	e004      	b.n	800173c <HAL_GPIO_Init+0x228>
 8001732:	2302      	movs	r3, #2
 8001734:	e002      	b.n	800173c <HAL_GPIO_Init+0x228>
 8001736:	2301      	movs	r3, #1
 8001738:	e000      	b.n	800173c <HAL_GPIO_Init+0x228>
 800173a:	2300      	movs	r3, #0
 800173c:	69fa      	ldr	r2, [r7, #28]
 800173e:	f002 0203 	and.w	r2, r2, #3
 8001742:	0092      	lsls	r2, r2, #2
 8001744:	4093      	lsls	r3, r2
 8001746:	69ba      	ldr	r2, [r7, #24]
 8001748:	4313      	orrs	r3, r2
 800174a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800174c:	4935      	ldr	r1, [pc, #212]	; (8001824 <HAL_GPIO_Init+0x310>)
 800174e:	69fb      	ldr	r3, [r7, #28]
 8001750:	089b      	lsrs	r3, r3, #2
 8001752:	3302      	adds	r3, #2
 8001754:	69ba      	ldr	r2, [r7, #24]
 8001756:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800175a:	4b3b      	ldr	r3, [pc, #236]	; (8001848 <HAL_GPIO_Init+0x334>)
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	43db      	mvns	r3, r3
 8001764:	69ba      	ldr	r2, [r7, #24]
 8001766:	4013      	ands	r3, r2
 8001768:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001772:	2b00      	cmp	r3, #0
 8001774:	d003      	beq.n	800177e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001776:	69ba      	ldr	r2, [r7, #24]
 8001778:	693b      	ldr	r3, [r7, #16]
 800177a:	4313      	orrs	r3, r2
 800177c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800177e:	4a32      	ldr	r2, [pc, #200]	; (8001848 <HAL_GPIO_Init+0x334>)
 8001780:	69bb      	ldr	r3, [r7, #24]
 8001782:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001784:	4b30      	ldr	r3, [pc, #192]	; (8001848 <HAL_GPIO_Init+0x334>)
 8001786:	68db      	ldr	r3, [r3, #12]
 8001788:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	43db      	mvns	r3, r3
 800178e:	69ba      	ldr	r2, [r7, #24]
 8001790:	4013      	ands	r3, r2
 8001792:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800179c:	2b00      	cmp	r3, #0
 800179e:	d003      	beq.n	80017a8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80017a0:	69ba      	ldr	r2, [r7, #24]
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	4313      	orrs	r3, r2
 80017a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80017a8:	4a27      	ldr	r2, [pc, #156]	; (8001848 <HAL_GPIO_Init+0x334>)
 80017aa:	69bb      	ldr	r3, [r7, #24]
 80017ac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80017ae:	4b26      	ldr	r3, [pc, #152]	; (8001848 <HAL_GPIO_Init+0x334>)
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	43db      	mvns	r3, r3
 80017b8:	69ba      	ldr	r2, [r7, #24]
 80017ba:	4013      	ands	r3, r2
 80017bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d003      	beq.n	80017d2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80017ca:	69ba      	ldr	r2, [r7, #24]
 80017cc:	693b      	ldr	r3, [r7, #16]
 80017ce:	4313      	orrs	r3, r2
 80017d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80017d2:	4a1d      	ldr	r2, [pc, #116]	; (8001848 <HAL_GPIO_Init+0x334>)
 80017d4:	69bb      	ldr	r3, [r7, #24]
 80017d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017d8:	4b1b      	ldr	r3, [pc, #108]	; (8001848 <HAL_GPIO_Init+0x334>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017de:	693b      	ldr	r3, [r7, #16]
 80017e0:	43db      	mvns	r3, r3
 80017e2:	69ba      	ldr	r2, [r7, #24]
 80017e4:	4013      	ands	r3, r2
 80017e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d003      	beq.n	80017fc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80017f4:	69ba      	ldr	r2, [r7, #24]
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	4313      	orrs	r3, r2
 80017fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80017fc:	4a12      	ldr	r2, [pc, #72]	; (8001848 <HAL_GPIO_Init+0x334>)
 80017fe:	69bb      	ldr	r3, [r7, #24]
 8001800:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	3301      	adds	r3, #1
 8001806:	61fb      	str	r3, [r7, #28]
 8001808:	69fb      	ldr	r3, [r7, #28]
 800180a:	2b0f      	cmp	r3, #15
 800180c:	f67f ae90 	bls.w	8001530 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001810:	bf00      	nop
 8001812:	bf00      	nop
 8001814:	3724      	adds	r7, #36	; 0x24
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	40023800 	.word	0x40023800
 8001824:	40013800 	.word	0x40013800
 8001828:	40020000 	.word	0x40020000
 800182c:	40020400 	.word	0x40020400
 8001830:	40020800 	.word	0x40020800
 8001834:	40020c00 	.word	0x40020c00
 8001838:	40021000 	.word	0x40021000
 800183c:	40021400 	.word	0x40021400
 8001840:	40021800 	.word	0x40021800
 8001844:	40021c00 	.word	0x40021c00
 8001848:	40013c00 	.word	0x40013c00

0800184c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b086      	sub	sp, #24
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d101      	bne.n	800185e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e267      	b.n	8001d2e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f003 0301 	and.w	r3, r3, #1
 8001866:	2b00      	cmp	r3, #0
 8001868:	d075      	beq.n	8001956 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800186a:	4b88      	ldr	r3, [pc, #544]	; (8001a8c <HAL_RCC_OscConfig+0x240>)
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	f003 030c 	and.w	r3, r3, #12
 8001872:	2b04      	cmp	r3, #4
 8001874:	d00c      	beq.n	8001890 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001876:	4b85      	ldr	r3, [pc, #532]	; (8001a8c <HAL_RCC_OscConfig+0x240>)
 8001878:	689b      	ldr	r3, [r3, #8]
 800187a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800187e:	2b08      	cmp	r3, #8
 8001880:	d112      	bne.n	80018a8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001882:	4b82      	ldr	r3, [pc, #520]	; (8001a8c <HAL_RCC_OscConfig+0x240>)
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800188a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800188e:	d10b      	bne.n	80018a8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001890:	4b7e      	ldr	r3, [pc, #504]	; (8001a8c <HAL_RCC_OscConfig+0x240>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001898:	2b00      	cmp	r3, #0
 800189a:	d05b      	beq.n	8001954 <HAL_RCC_OscConfig+0x108>
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d157      	bne.n	8001954 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80018a4:	2301      	movs	r3, #1
 80018a6:	e242      	b.n	8001d2e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018b0:	d106      	bne.n	80018c0 <HAL_RCC_OscConfig+0x74>
 80018b2:	4b76      	ldr	r3, [pc, #472]	; (8001a8c <HAL_RCC_OscConfig+0x240>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a75      	ldr	r2, [pc, #468]	; (8001a8c <HAL_RCC_OscConfig+0x240>)
 80018b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018bc:	6013      	str	r3, [r2, #0]
 80018be:	e01d      	b.n	80018fc <HAL_RCC_OscConfig+0xb0>
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80018c8:	d10c      	bne.n	80018e4 <HAL_RCC_OscConfig+0x98>
 80018ca:	4b70      	ldr	r3, [pc, #448]	; (8001a8c <HAL_RCC_OscConfig+0x240>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4a6f      	ldr	r2, [pc, #444]	; (8001a8c <HAL_RCC_OscConfig+0x240>)
 80018d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018d4:	6013      	str	r3, [r2, #0]
 80018d6:	4b6d      	ldr	r3, [pc, #436]	; (8001a8c <HAL_RCC_OscConfig+0x240>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a6c      	ldr	r2, [pc, #432]	; (8001a8c <HAL_RCC_OscConfig+0x240>)
 80018dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018e0:	6013      	str	r3, [r2, #0]
 80018e2:	e00b      	b.n	80018fc <HAL_RCC_OscConfig+0xb0>
 80018e4:	4b69      	ldr	r3, [pc, #420]	; (8001a8c <HAL_RCC_OscConfig+0x240>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a68      	ldr	r2, [pc, #416]	; (8001a8c <HAL_RCC_OscConfig+0x240>)
 80018ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018ee:	6013      	str	r3, [r2, #0]
 80018f0:	4b66      	ldr	r3, [pc, #408]	; (8001a8c <HAL_RCC_OscConfig+0x240>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a65      	ldr	r2, [pc, #404]	; (8001a8c <HAL_RCC_OscConfig+0x240>)
 80018f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d013      	beq.n	800192c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001904:	f7ff fcf0 	bl	80012e8 <HAL_GetTick>
 8001908:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800190a:	e008      	b.n	800191e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800190c:	f7ff fcec 	bl	80012e8 <HAL_GetTick>
 8001910:	4602      	mov	r2, r0
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	2b64      	cmp	r3, #100	; 0x64
 8001918:	d901      	bls.n	800191e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800191a:	2303      	movs	r3, #3
 800191c:	e207      	b.n	8001d2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800191e:	4b5b      	ldr	r3, [pc, #364]	; (8001a8c <HAL_RCC_OscConfig+0x240>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001926:	2b00      	cmp	r3, #0
 8001928:	d0f0      	beq.n	800190c <HAL_RCC_OscConfig+0xc0>
 800192a:	e014      	b.n	8001956 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800192c:	f7ff fcdc 	bl	80012e8 <HAL_GetTick>
 8001930:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001932:	e008      	b.n	8001946 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001934:	f7ff fcd8 	bl	80012e8 <HAL_GetTick>
 8001938:	4602      	mov	r2, r0
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	2b64      	cmp	r3, #100	; 0x64
 8001940:	d901      	bls.n	8001946 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001942:	2303      	movs	r3, #3
 8001944:	e1f3      	b.n	8001d2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001946:	4b51      	ldr	r3, [pc, #324]	; (8001a8c <HAL_RCC_OscConfig+0x240>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800194e:	2b00      	cmp	r3, #0
 8001950:	d1f0      	bne.n	8001934 <HAL_RCC_OscConfig+0xe8>
 8001952:	e000      	b.n	8001956 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001954:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	2b00      	cmp	r3, #0
 8001960:	d063      	beq.n	8001a2a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001962:	4b4a      	ldr	r3, [pc, #296]	; (8001a8c <HAL_RCC_OscConfig+0x240>)
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	f003 030c 	and.w	r3, r3, #12
 800196a:	2b00      	cmp	r3, #0
 800196c:	d00b      	beq.n	8001986 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800196e:	4b47      	ldr	r3, [pc, #284]	; (8001a8c <HAL_RCC_OscConfig+0x240>)
 8001970:	689b      	ldr	r3, [r3, #8]
 8001972:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001976:	2b08      	cmp	r3, #8
 8001978:	d11c      	bne.n	80019b4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800197a:	4b44      	ldr	r3, [pc, #272]	; (8001a8c <HAL_RCC_OscConfig+0x240>)
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001982:	2b00      	cmp	r3, #0
 8001984:	d116      	bne.n	80019b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001986:	4b41      	ldr	r3, [pc, #260]	; (8001a8c <HAL_RCC_OscConfig+0x240>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f003 0302 	and.w	r3, r3, #2
 800198e:	2b00      	cmp	r3, #0
 8001990:	d005      	beq.n	800199e <HAL_RCC_OscConfig+0x152>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	68db      	ldr	r3, [r3, #12]
 8001996:	2b01      	cmp	r3, #1
 8001998:	d001      	beq.n	800199e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e1c7      	b.n	8001d2e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800199e:	4b3b      	ldr	r3, [pc, #236]	; (8001a8c <HAL_RCC_OscConfig+0x240>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	691b      	ldr	r3, [r3, #16]
 80019aa:	00db      	lsls	r3, r3, #3
 80019ac:	4937      	ldr	r1, [pc, #220]	; (8001a8c <HAL_RCC_OscConfig+0x240>)
 80019ae:	4313      	orrs	r3, r2
 80019b0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019b2:	e03a      	b.n	8001a2a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d020      	beq.n	80019fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019bc:	4b34      	ldr	r3, [pc, #208]	; (8001a90 <HAL_RCC_OscConfig+0x244>)
 80019be:	2201      	movs	r2, #1
 80019c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019c2:	f7ff fc91 	bl	80012e8 <HAL_GetTick>
 80019c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019c8:	e008      	b.n	80019dc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019ca:	f7ff fc8d 	bl	80012e8 <HAL_GetTick>
 80019ce:	4602      	mov	r2, r0
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	2b02      	cmp	r3, #2
 80019d6:	d901      	bls.n	80019dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80019d8:	2303      	movs	r3, #3
 80019da:	e1a8      	b.n	8001d2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019dc:	4b2b      	ldr	r3, [pc, #172]	; (8001a8c <HAL_RCC_OscConfig+0x240>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f003 0302 	and.w	r3, r3, #2
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d0f0      	beq.n	80019ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019e8:	4b28      	ldr	r3, [pc, #160]	; (8001a8c <HAL_RCC_OscConfig+0x240>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	691b      	ldr	r3, [r3, #16]
 80019f4:	00db      	lsls	r3, r3, #3
 80019f6:	4925      	ldr	r1, [pc, #148]	; (8001a8c <HAL_RCC_OscConfig+0x240>)
 80019f8:	4313      	orrs	r3, r2
 80019fa:	600b      	str	r3, [r1, #0]
 80019fc:	e015      	b.n	8001a2a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019fe:	4b24      	ldr	r3, [pc, #144]	; (8001a90 <HAL_RCC_OscConfig+0x244>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a04:	f7ff fc70 	bl	80012e8 <HAL_GetTick>
 8001a08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a0a:	e008      	b.n	8001a1e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a0c:	f7ff fc6c 	bl	80012e8 <HAL_GetTick>
 8001a10:	4602      	mov	r2, r0
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	1ad3      	subs	r3, r2, r3
 8001a16:	2b02      	cmp	r3, #2
 8001a18:	d901      	bls.n	8001a1e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001a1a:	2303      	movs	r3, #3
 8001a1c:	e187      	b.n	8001d2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a1e:	4b1b      	ldr	r3, [pc, #108]	; (8001a8c <HAL_RCC_OscConfig+0x240>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f003 0302 	and.w	r3, r3, #2
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d1f0      	bne.n	8001a0c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f003 0308 	and.w	r3, r3, #8
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d036      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	695b      	ldr	r3, [r3, #20]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d016      	beq.n	8001a6c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a3e:	4b15      	ldr	r3, [pc, #84]	; (8001a94 <HAL_RCC_OscConfig+0x248>)
 8001a40:	2201      	movs	r2, #1
 8001a42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a44:	f7ff fc50 	bl	80012e8 <HAL_GetTick>
 8001a48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a4a:	e008      	b.n	8001a5e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a4c:	f7ff fc4c 	bl	80012e8 <HAL_GetTick>
 8001a50:	4602      	mov	r2, r0
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	1ad3      	subs	r3, r2, r3
 8001a56:	2b02      	cmp	r3, #2
 8001a58:	d901      	bls.n	8001a5e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	e167      	b.n	8001d2e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a5e:	4b0b      	ldr	r3, [pc, #44]	; (8001a8c <HAL_RCC_OscConfig+0x240>)
 8001a60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a62:	f003 0302 	and.w	r3, r3, #2
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d0f0      	beq.n	8001a4c <HAL_RCC_OscConfig+0x200>
 8001a6a:	e01b      	b.n	8001aa4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a6c:	4b09      	ldr	r3, [pc, #36]	; (8001a94 <HAL_RCC_OscConfig+0x248>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a72:	f7ff fc39 	bl	80012e8 <HAL_GetTick>
 8001a76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a78:	e00e      	b.n	8001a98 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a7a:	f7ff fc35 	bl	80012e8 <HAL_GetTick>
 8001a7e:	4602      	mov	r2, r0
 8001a80:	693b      	ldr	r3, [r7, #16]
 8001a82:	1ad3      	subs	r3, r2, r3
 8001a84:	2b02      	cmp	r3, #2
 8001a86:	d907      	bls.n	8001a98 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001a88:	2303      	movs	r3, #3
 8001a8a:	e150      	b.n	8001d2e <HAL_RCC_OscConfig+0x4e2>
 8001a8c:	40023800 	.word	0x40023800
 8001a90:	42470000 	.word	0x42470000
 8001a94:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a98:	4b88      	ldr	r3, [pc, #544]	; (8001cbc <HAL_RCC_OscConfig+0x470>)
 8001a9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a9c:	f003 0302 	and.w	r3, r3, #2
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d1ea      	bne.n	8001a7a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 0304 	and.w	r3, r3, #4
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	f000 8097 	beq.w	8001be0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ab6:	4b81      	ldr	r3, [pc, #516]	; (8001cbc <HAL_RCC_OscConfig+0x470>)
 8001ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d10f      	bne.n	8001ae2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	60bb      	str	r3, [r7, #8]
 8001ac6:	4b7d      	ldr	r3, [pc, #500]	; (8001cbc <HAL_RCC_OscConfig+0x470>)
 8001ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aca:	4a7c      	ldr	r2, [pc, #496]	; (8001cbc <HAL_RCC_OscConfig+0x470>)
 8001acc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ad0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ad2:	4b7a      	ldr	r3, [pc, #488]	; (8001cbc <HAL_RCC_OscConfig+0x470>)
 8001ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ada:	60bb      	str	r3, [r7, #8]
 8001adc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ae2:	4b77      	ldr	r3, [pc, #476]	; (8001cc0 <HAL_RCC_OscConfig+0x474>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d118      	bne.n	8001b20 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001aee:	4b74      	ldr	r3, [pc, #464]	; (8001cc0 <HAL_RCC_OscConfig+0x474>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4a73      	ldr	r2, [pc, #460]	; (8001cc0 <HAL_RCC_OscConfig+0x474>)
 8001af4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001af8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001afa:	f7ff fbf5 	bl	80012e8 <HAL_GetTick>
 8001afe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b00:	e008      	b.n	8001b14 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b02:	f7ff fbf1 	bl	80012e8 <HAL_GetTick>
 8001b06:	4602      	mov	r2, r0
 8001b08:	693b      	ldr	r3, [r7, #16]
 8001b0a:	1ad3      	subs	r3, r2, r3
 8001b0c:	2b02      	cmp	r3, #2
 8001b0e:	d901      	bls.n	8001b14 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001b10:	2303      	movs	r3, #3
 8001b12:	e10c      	b.n	8001d2e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b14:	4b6a      	ldr	r3, [pc, #424]	; (8001cc0 <HAL_RCC_OscConfig+0x474>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d0f0      	beq.n	8001b02 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d106      	bne.n	8001b36 <HAL_RCC_OscConfig+0x2ea>
 8001b28:	4b64      	ldr	r3, [pc, #400]	; (8001cbc <HAL_RCC_OscConfig+0x470>)
 8001b2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b2c:	4a63      	ldr	r2, [pc, #396]	; (8001cbc <HAL_RCC_OscConfig+0x470>)
 8001b2e:	f043 0301 	orr.w	r3, r3, #1
 8001b32:	6713      	str	r3, [r2, #112]	; 0x70
 8001b34:	e01c      	b.n	8001b70 <HAL_RCC_OscConfig+0x324>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	2b05      	cmp	r3, #5
 8001b3c:	d10c      	bne.n	8001b58 <HAL_RCC_OscConfig+0x30c>
 8001b3e:	4b5f      	ldr	r3, [pc, #380]	; (8001cbc <HAL_RCC_OscConfig+0x470>)
 8001b40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b42:	4a5e      	ldr	r2, [pc, #376]	; (8001cbc <HAL_RCC_OscConfig+0x470>)
 8001b44:	f043 0304 	orr.w	r3, r3, #4
 8001b48:	6713      	str	r3, [r2, #112]	; 0x70
 8001b4a:	4b5c      	ldr	r3, [pc, #368]	; (8001cbc <HAL_RCC_OscConfig+0x470>)
 8001b4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b4e:	4a5b      	ldr	r2, [pc, #364]	; (8001cbc <HAL_RCC_OscConfig+0x470>)
 8001b50:	f043 0301 	orr.w	r3, r3, #1
 8001b54:	6713      	str	r3, [r2, #112]	; 0x70
 8001b56:	e00b      	b.n	8001b70 <HAL_RCC_OscConfig+0x324>
 8001b58:	4b58      	ldr	r3, [pc, #352]	; (8001cbc <HAL_RCC_OscConfig+0x470>)
 8001b5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b5c:	4a57      	ldr	r2, [pc, #348]	; (8001cbc <HAL_RCC_OscConfig+0x470>)
 8001b5e:	f023 0301 	bic.w	r3, r3, #1
 8001b62:	6713      	str	r3, [r2, #112]	; 0x70
 8001b64:	4b55      	ldr	r3, [pc, #340]	; (8001cbc <HAL_RCC_OscConfig+0x470>)
 8001b66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b68:	4a54      	ldr	r2, [pc, #336]	; (8001cbc <HAL_RCC_OscConfig+0x470>)
 8001b6a:	f023 0304 	bic.w	r3, r3, #4
 8001b6e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d015      	beq.n	8001ba4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b78:	f7ff fbb6 	bl	80012e8 <HAL_GetTick>
 8001b7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b7e:	e00a      	b.n	8001b96 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b80:	f7ff fbb2 	bl	80012e8 <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d901      	bls.n	8001b96 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001b92:	2303      	movs	r3, #3
 8001b94:	e0cb      	b.n	8001d2e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b96:	4b49      	ldr	r3, [pc, #292]	; (8001cbc <HAL_RCC_OscConfig+0x470>)
 8001b98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b9a:	f003 0302 	and.w	r3, r3, #2
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d0ee      	beq.n	8001b80 <HAL_RCC_OscConfig+0x334>
 8001ba2:	e014      	b.n	8001bce <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ba4:	f7ff fba0 	bl	80012e8 <HAL_GetTick>
 8001ba8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001baa:	e00a      	b.n	8001bc2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bac:	f7ff fb9c 	bl	80012e8 <HAL_GetTick>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d901      	bls.n	8001bc2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	e0b5      	b.n	8001d2e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bc2:	4b3e      	ldr	r3, [pc, #248]	; (8001cbc <HAL_RCC_OscConfig+0x470>)
 8001bc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bc6:	f003 0302 	and.w	r3, r3, #2
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d1ee      	bne.n	8001bac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001bce:	7dfb      	ldrb	r3, [r7, #23]
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d105      	bne.n	8001be0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bd4:	4b39      	ldr	r3, [pc, #228]	; (8001cbc <HAL_RCC_OscConfig+0x470>)
 8001bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd8:	4a38      	ldr	r2, [pc, #224]	; (8001cbc <HAL_RCC_OscConfig+0x470>)
 8001bda:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bde:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	699b      	ldr	r3, [r3, #24]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	f000 80a1 	beq.w	8001d2c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001bea:	4b34      	ldr	r3, [pc, #208]	; (8001cbc <HAL_RCC_OscConfig+0x470>)
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	f003 030c 	and.w	r3, r3, #12
 8001bf2:	2b08      	cmp	r3, #8
 8001bf4:	d05c      	beq.n	8001cb0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	699b      	ldr	r3, [r3, #24]
 8001bfa:	2b02      	cmp	r3, #2
 8001bfc:	d141      	bne.n	8001c82 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bfe:	4b31      	ldr	r3, [pc, #196]	; (8001cc4 <HAL_RCC_OscConfig+0x478>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c04:	f7ff fb70 	bl	80012e8 <HAL_GetTick>
 8001c08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c0a:	e008      	b.n	8001c1e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c0c:	f7ff fb6c 	bl	80012e8 <HAL_GetTick>
 8001c10:	4602      	mov	r2, r0
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	2b02      	cmp	r3, #2
 8001c18:	d901      	bls.n	8001c1e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	e087      	b.n	8001d2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c1e:	4b27      	ldr	r3, [pc, #156]	; (8001cbc <HAL_RCC_OscConfig+0x470>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d1f0      	bne.n	8001c0c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	69da      	ldr	r2, [r3, #28]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6a1b      	ldr	r3, [r3, #32]
 8001c32:	431a      	orrs	r2, r3
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c38:	019b      	lsls	r3, r3, #6
 8001c3a:	431a      	orrs	r2, r3
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c40:	085b      	lsrs	r3, r3, #1
 8001c42:	3b01      	subs	r3, #1
 8001c44:	041b      	lsls	r3, r3, #16
 8001c46:	431a      	orrs	r2, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c4c:	061b      	lsls	r3, r3, #24
 8001c4e:	491b      	ldr	r1, [pc, #108]	; (8001cbc <HAL_RCC_OscConfig+0x470>)
 8001c50:	4313      	orrs	r3, r2
 8001c52:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c54:	4b1b      	ldr	r3, [pc, #108]	; (8001cc4 <HAL_RCC_OscConfig+0x478>)
 8001c56:	2201      	movs	r2, #1
 8001c58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c5a:	f7ff fb45 	bl	80012e8 <HAL_GetTick>
 8001c5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c60:	e008      	b.n	8001c74 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c62:	f7ff fb41 	bl	80012e8 <HAL_GetTick>
 8001c66:	4602      	mov	r2, r0
 8001c68:	693b      	ldr	r3, [r7, #16]
 8001c6a:	1ad3      	subs	r3, r2, r3
 8001c6c:	2b02      	cmp	r3, #2
 8001c6e:	d901      	bls.n	8001c74 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001c70:	2303      	movs	r3, #3
 8001c72:	e05c      	b.n	8001d2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c74:	4b11      	ldr	r3, [pc, #68]	; (8001cbc <HAL_RCC_OscConfig+0x470>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d0f0      	beq.n	8001c62 <HAL_RCC_OscConfig+0x416>
 8001c80:	e054      	b.n	8001d2c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c82:	4b10      	ldr	r3, [pc, #64]	; (8001cc4 <HAL_RCC_OscConfig+0x478>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c88:	f7ff fb2e 	bl	80012e8 <HAL_GetTick>
 8001c8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c8e:	e008      	b.n	8001ca2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c90:	f7ff fb2a 	bl	80012e8 <HAL_GetTick>
 8001c94:	4602      	mov	r2, r0
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	1ad3      	subs	r3, r2, r3
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d901      	bls.n	8001ca2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e045      	b.n	8001d2e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ca2:	4b06      	ldr	r3, [pc, #24]	; (8001cbc <HAL_RCC_OscConfig+0x470>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d1f0      	bne.n	8001c90 <HAL_RCC_OscConfig+0x444>
 8001cae:	e03d      	b.n	8001d2c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	699b      	ldr	r3, [r3, #24]
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d107      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e038      	b.n	8001d2e <HAL_RCC_OscConfig+0x4e2>
 8001cbc:	40023800 	.word	0x40023800
 8001cc0:	40007000 	.word	0x40007000
 8001cc4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001cc8:	4b1b      	ldr	r3, [pc, #108]	; (8001d38 <HAL_RCC_OscConfig+0x4ec>)
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	699b      	ldr	r3, [r3, #24]
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d028      	beq.n	8001d28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	d121      	bne.n	8001d28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	d11a      	bne.n	8001d28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001cf2:	68fa      	ldr	r2, [r7, #12]
 8001cf4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	687a      	ldr	r2, [r7, #4]
 8001cfc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001cfe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d111      	bne.n	8001d28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d0e:	085b      	lsrs	r3, r3, #1
 8001d10:	3b01      	subs	r3, #1
 8001d12:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d107      	bne.n	8001d28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d22:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d24:	429a      	cmp	r2, r3
 8001d26:	d001      	beq.n	8001d2c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	e000      	b.n	8001d2e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001d2c:	2300      	movs	r3, #0
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	3718      	adds	r7, #24
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	40023800 	.word	0x40023800

08001d3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b084      	sub	sp, #16
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
 8001d44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d101      	bne.n	8001d50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	e0cc      	b.n	8001eea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d50:	4b68      	ldr	r3, [pc, #416]	; (8001ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f003 0307 	and.w	r3, r3, #7
 8001d58:	683a      	ldr	r2, [r7, #0]
 8001d5a:	429a      	cmp	r2, r3
 8001d5c:	d90c      	bls.n	8001d78 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d5e:	4b65      	ldr	r3, [pc, #404]	; (8001ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8001d60:	683a      	ldr	r2, [r7, #0]
 8001d62:	b2d2      	uxtb	r2, r2
 8001d64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d66:	4b63      	ldr	r3, [pc, #396]	; (8001ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f003 0307 	and.w	r3, r3, #7
 8001d6e:	683a      	ldr	r2, [r7, #0]
 8001d70:	429a      	cmp	r2, r3
 8001d72:	d001      	beq.n	8001d78 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001d74:	2301      	movs	r3, #1
 8001d76:	e0b8      	b.n	8001eea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 0302 	and.w	r3, r3, #2
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d020      	beq.n	8001dc6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 0304 	and.w	r3, r3, #4
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d005      	beq.n	8001d9c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d90:	4b59      	ldr	r3, [pc, #356]	; (8001ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	4a58      	ldr	r2, [pc, #352]	; (8001ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d96:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001d9a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f003 0308 	and.w	r3, r3, #8
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d005      	beq.n	8001db4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001da8:	4b53      	ldr	r3, [pc, #332]	; (8001ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	4a52      	ldr	r2, [pc, #328]	; (8001ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8001dae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001db2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001db4:	4b50      	ldr	r3, [pc, #320]	; (8001ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	689b      	ldr	r3, [r3, #8]
 8001dc0:	494d      	ldr	r1, [pc, #308]	; (8001ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f003 0301 	and.w	r3, r3, #1
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d044      	beq.n	8001e5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	2b01      	cmp	r3, #1
 8001dd8:	d107      	bne.n	8001dea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dda:	4b47      	ldr	r3, [pc, #284]	; (8001ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d119      	bne.n	8001e1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	e07f      	b.n	8001eea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	2b02      	cmp	r3, #2
 8001df0:	d003      	beq.n	8001dfa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001df6:	2b03      	cmp	r3, #3
 8001df8:	d107      	bne.n	8001e0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dfa:	4b3f      	ldr	r3, [pc, #252]	; (8001ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d109      	bne.n	8001e1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e06f      	b.n	8001eea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e0a:	4b3b      	ldr	r3, [pc, #236]	; (8001ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f003 0302 	and.w	r3, r3, #2
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d101      	bne.n	8001e1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e067      	b.n	8001eea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e1a:	4b37      	ldr	r3, [pc, #220]	; (8001ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	f023 0203 	bic.w	r2, r3, #3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	4934      	ldr	r1, [pc, #208]	; (8001ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e2c:	f7ff fa5c 	bl	80012e8 <HAL_GetTick>
 8001e30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e32:	e00a      	b.n	8001e4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e34:	f7ff fa58 	bl	80012e8 <HAL_GetTick>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d901      	bls.n	8001e4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e46:	2303      	movs	r3, #3
 8001e48:	e04f      	b.n	8001eea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e4a:	4b2b      	ldr	r3, [pc, #172]	; (8001ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	f003 020c 	and.w	r2, r3, #12
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	009b      	lsls	r3, r3, #2
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d1eb      	bne.n	8001e34 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e5c:	4b25      	ldr	r3, [pc, #148]	; (8001ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 0307 	and.w	r3, r3, #7
 8001e64:	683a      	ldr	r2, [r7, #0]
 8001e66:	429a      	cmp	r2, r3
 8001e68:	d20c      	bcs.n	8001e84 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e6a:	4b22      	ldr	r3, [pc, #136]	; (8001ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8001e6c:	683a      	ldr	r2, [r7, #0]
 8001e6e:	b2d2      	uxtb	r2, r2
 8001e70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e72:	4b20      	ldr	r3, [pc, #128]	; (8001ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f003 0307 	and.w	r3, r3, #7
 8001e7a:	683a      	ldr	r2, [r7, #0]
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	d001      	beq.n	8001e84 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
 8001e82:	e032      	b.n	8001eea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f003 0304 	and.w	r3, r3, #4
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d008      	beq.n	8001ea2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e90:	4b19      	ldr	r3, [pc, #100]	; (8001ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	68db      	ldr	r3, [r3, #12]
 8001e9c:	4916      	ldr	r1, [pc, #88]	; (8001ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f003 0308 	and.w	r3, r3, #8
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d009      	beq.n	8001ec2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001eae:	4b12      	ldr	r3, [pc, #72]	; (8001ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	691b      	ldr	r3, [r3, #16]
 8001eba:	00db      	lsls	r3, r3, #3
 8001ebc:	490e      	ldr	r1, [pc, #56]	; (8001ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ec2:	f000 f821 	bl	8001f08 <HAL_RCC_GetSysClockFreq>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	4b0b      	ldr	r3, [pc, #44]	; (8001ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	091b      	lsrs	r3, r3, #4
 8001ece:	f003 030f 	and.w	r3, r3, #15
 8001ed2:	490a      	ldr	r1, [pc, #40]	; (8001efc <HAL_RCC_ClockConfig+0x1c0>)
 8001ed4:	5ccb      	ldrb	r3, [r1, r3]
 8001ed6:	fa22 f303 	lsr.w	r3, r2, r3
 8001eda:	4a09      	ldr	r2, [pc, #36]	; (8001f00 <HAL_RCC_ClockConfig+0x1c4>)
 8001edc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001ede:	4b09      	ldr	r3, [pc, #36]	; (8001f04 <HAL_RCC_ClockConfig+0x1c8>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f7ff f9bc 	bl	8001260 <HAL_InitTick>

  return HAL_OK;
 8001ee8:	2300      	movs	r3, #0
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3710      	adds	r7, #16
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	40023c00 	.word	0x40023c00
 8001ef8:	40023800 	.word	0x40023800
 8001efc:	08007034 	.word	0x08007034
 8001f00:	20000000 	.word	0x20000000
 8001f04:	20000004 	.word	0x20000004

08001f08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f0c:	b094      	sub	sp, #80	; 0x50
 8001f0e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001f10:	2300      	movs	r3, #0
 8001f12:	647b      	str	r3, [r7, #68]	; 0x44
 8001f14:	2300      	movs	r3, #0
 8001f16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001f18:	2300      	movs	r3, #0
 8001f1a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f20:	4b79      	ldr	r3, [pc, #484]	; (8002108 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f22:	689b      	ldr	r3, [r3, #8]
 8001f24:	f003 030c 	and.w	r3, r3, #12
 8001f28:	2b08      	cmp	r3, #8
 8001f2a:	d00d      	beq.n	8001f48 <HAL_RCC_GetSysClockFreq+0x40>
 8001f2c:	2b08      	cmp	r3, #8
 8001f2e:	f200 80e1 	bhi.w	80020f4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d002      	beq.n	8001f3c <HAL_RCC_GetSysClockFreq+0x34>
 8001f36:	2b04      	cmp	r3, #4
 8001f38:	d003      	beq.n	8001f42 <HAL_RCC_GetSysClockFreq+0x3a>
 8001f3a:	e0db      	b.n	80020f4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f3c:	4b73      	ldr	r3, [pc, #460]	; (800210c <HAL_RCC_GetSysClockFreq+0x204>)
 8001f3e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001f40:	e0db      	b.n	80020fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f42:	4b73      	ldr	r3, [pc, #460]	; (8002110 <HAL_RCC_GetSysClockFreq+0x208>)
 8001f44:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001f46:	e0d8      	b.n	80020fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f48:	4b6f      	ldr	r3, [pc, #444]	; (8002108 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f50:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f52:	4b6d      	ldr	r3, [pc, #436]	; (8002108 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d063      	beq.n	8002026 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f5e:	4b6a      	ldr	r3, [pc, #424]	; (8002108 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	099b      	lsrs	r3, r3, #6
 8001f64:	2200      	movs	r2, #0
 8001f66:	63bb      	str	r3, [r7, #56]	; 0x38
 8001f68:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001f6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f70:	633b      	str	r3, [r7, #48]	; 0x30
 8001f72:	2300      	movs	r3, #0
 8001f74:	637b      	str	r3, [r7, #52]	; 0x34
 8001f76:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001f7a:	4622      	mov	r2, r4
 8001f7c:	462b      	mov	r3, r5
 8001f7e:	f04f 0000 	mov.w	r0, #0
 8001f82:	f04f 0100 	mov.w	r1, #0
 8001f86:	0159      	lsls	r1, r3, #5
 8001f88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f8c:	0150      	lsls	r0, r2, #5
 8001f8e:	4602      	mov	r2, r0
 8001f90:	460b      	mov	r3, r1
 8001f92:	4621      	mov	r1, r4
 8001f94:	1a51      	subs	r1, r2, r1
 8001f96:	6139      	str	r1, [r7, #16]
 8001f98:	4629      	mov	r1, r5
 8001f9a:	eb63 0301 	sbc.w	r3, r3, r1
 8001f9e:	617b      	str	r3, [r7, #20]
 8001fa0:	f04f 0200 	mov.w	r2, #0
 8001fa4:	f04f 0300 	mov.w	r3, #0
 8001fa8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001fac:	4659      	mov	r1, fp
 8001fae:	018b      	lsls	r3, r1, #6
 8001fb0:	4651      	mov	r1, sl
 8001fb2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001fb6:	4651      	mov	r1, sl
 8001fb8:	018a      	lsls	r2, r1, #6
 8001fba:	4651      	mov	r1, sl
 8001fbc:	ebb2 0801 	subs.w	r8, r2, r1
 8001fc0:	4659      	mov	r1, fp
 8001fc2:	eb63 0901 	sbc.w	r9, r3, r1
 8001fc6:	f04f 0200 	mov.w	r2, #0
 8001fca:	f04f 0300 	mov.w	r3, #0
 8001fce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001fd2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001fd6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001fda:	4690      	mov	r8, r2
 8001fdc:	4699      	mov	r9, r3
 8001fde:	4623      	mov	r3, r4
 8001fe0:	eb18 0303 	adds.w	r3, r8, r3
 8001fe4:	60bb      	str	r3, [r7, #8]
 8001fe6:	462b      	mov	r3, r5
 8001fe8:	eb49 0303 	adc.w	r3, r9, r3
 8001fec:	60fb      	str	r3, [r7, #12]
 8001fee:	f04f 0200 	mov.w	r2, #0
 8001ff2:	f04f 0300 	mov.w	r3, #0
 8001ff6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001ffa:	4629      	mov	r1, r5
 8001ffc:	024b      	lsls	r3, r1, #9
 8001ffe:	4621      	mov	r1, r4
 8002000:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002004:	4621      	mov	r1, r4
 8002006:	024a      	lsls	r2, r1, #9
 8002008:	4610      	mov	r0, r2
 800200a:	4619      	mov	r1, r3
 800200c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800200e:	2200      	movs	r2, #0
 8002010:	62bb      	str	r3, [r7, #40]	; 0x28
 8002012:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002014:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002018:	f7fe fb16 	bl	8000648 <__aeabi_uldivmod>
 800201c:	4602      	mov	r2, r0
 800201e:	460b      	mov	r3, r1
 8002020:	4613      	mov	r3, r2
 8002022:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002024:	e058      	b.n	80020d8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002026:	4b38      	ldr	r3, [pc, #224]	; (8002108 <HAL_RCC_GetSysClockFreq+0x200>)
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	099b      	lsrs	r3, r3, #6
 800202c:	2200      	movs	r2, #0
 800202e:	4618      	mov	r0, r3
 8002030:	4611      	mov	r1, r2
 8002032:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002036:	623b      	str	r3, [r7, #32]
 8002038:	2300      	movs	r3, #0
 800203a:	627b      	str	r3, [r7, #36]	; 0x24
 800203c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002040:	4642      	mov	r2, r8
 8002042:	464b      	mov	r3, r9
 8002044:	f04f 0000 	mov.w	r0, #0
 8002048:	f04f 0100 	mov.w	r1, #0
 800204c:	0159      	lsls	r1, r3, #5
 800204e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002052:	0150      	lsls	r0, r2, #5
 8002054:	4602      	mov	r2, r0
 8002056:	460b      	mov	r3, r1
 8002058:	4641      	mov	r1, r8
 800205a:	ebb2 0a01 	subs.w	sl, r2, r1
 800205e:	4649      	mov	r1, r9
 8002060:	eb63 0b01 	sbc.w	fp, r3, r1
 8002064:	f04f 0200 	mov.w	r2, #0
 8002068:	f04f 0300 	mov.w	r3, #0
 800206c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002070:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002074:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002078:	ebb2 040a 	subs.w	r4, r2, sl
 800207c:	eb63 050b 	sbc.w	r5, r3, fp
 8002080:	f04f 0200 	mov.w	r2, #0
 8002084:	f04f 0300 	mov.w	r3, #0
 8002088:	00eb      	lsls	r3, r5, #3
 800208a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800208e:	00e2      	lsls	r2, r4, #3
 8002090:	4614      	mov	r4, r2
 8002092:	461d      	mov	r5, r3
 8002094:	4643      	mov	r3, r8
 8002096:	18e3      	adds	r3, r4, r3
 8002098:	603b      	str	r3, [r7, #0]
 800209a:	464b      	mov	r3, r9
 800209c:	eb45 0303 	adc.w	r3, r5, r3
 80020a0:	607b      	str	r3, [r7, #4]
 80020a2:	f04f 0200 	mov.w	r2, #0
 80020a6:	f04f 0300 	mov.w	r3, #0
 80020aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80020ae:	4629      	mov	r1, r5
 80020b0:	028b      	lsls	r3, r1, #10
 80020b2:	4621      	mov	r1, r4
 80020b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80020b8:	4621      	mov	r1, r4
 80020ba:	028a      	lsls	r2, r1, #10
 80020bc:	4610      	mov	r0, r2
 80020be:	4619      	mov	r1, r3
 80020c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020c2:	2200      	movs	r2, #0
 80020c4:	61bb      	str	r3, [r7, #24]
 80020c6:	61fa      	str	r2, [r7, #28]
 80020c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020cc:	f7fe fabc 	bl	8000648 <__aeabi_uldivmod>
 80020d0:	4602      	mov	r2, r0
 80020d2:	460b      	mov	r3, r1
 80020d4:	4613      	mov	r3, r2
 80020d6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80020d8:	4b0b      	ldr	r3, [pc, #44]	; (8002108 <HAL_RCC_GetSysClockFreq+0x200>)
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	0c1b      	lsrs	r3, r3, #16
 80020de:	f003 0303 	and.w	r3, r3, #3
 80020e2:	3301      	adds	r3, #1
 80020e4:	005b      	lsls	r3, r3, #1
 80020e6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80020e8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80020ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80020ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80020f0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80020f2:	e002      	b.n	80020fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80020f4:	4b05      	ldr	r3, [pc, #20]	; (800210c <HAL_RCC_GetSysClockFreq+0x204>)
 80020f6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80020f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3750      	adds	r7, #80	; 0x50
 8002100:	46bd      	mov	sp, r7
 8002102:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002106:	bf00      	nop
 8002108:	40023800 	.word	0x40023800
 800210c:	00f42400 	.word	0x00f42400
 8002110:	007a1200 	.word	0x007a1200

08002114 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002118:	4b03      	ldr	r3, [pc, #12]	; (8002128 <HAL_RCC_GetHCLKFreq+0x14>)
 800211a:	681b      	ldr	r3, [r3, #0]
}
 800211c:	4618      	mov	r0, r3
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr
 8002126:	bf00      	nop
 8002128:	20000000 	.word	0x20000000

0800212c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002130:	f7ff fff0 	bl	8002114 <HAL_RCC_GetHCLKFreq>
 8002134:	4602      	mov	r2, r0
 8002136:	4b05      	ldr	r3, [pc, #20]	; (800214c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	0a9b      	lsrs	r3, r3, #10
 800213c:	f003 0307 	and.w	r3, r3, #7
 8002140:	4903      	ldr	r1, [pc, #12]	; (8002150 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002142:	5ccb      	ldrb	r3, [r1, r3]
 8002144:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002148:	4618      	mov	r0, r3
 800214a:	bd80      	pop	{r7, pc}
 800214c:	40023800 	.word	0x40023800
 8002150:	08007044 	.word	0x08007044

08002154 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002158:	f7ff ffdc 	bl	8002114 <HAL_RCC_GetHCLKFreq>
 800215c:	4602      	mov	r2, r0
 800215e:	4b05      	ldr	r3, [pc, #20]	; (8002174 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	0b5b      	lsrs	r3, r3, #13
 8002164:	f003 0307 	and.w	r3, r3, #7
 8002168:	4903      	ldr	r1, [pc, #12]	; (8002178 <HAL_RCC_GetPCLK2Freq+0x24>)
 800216a:	5ccb      	ldrb	r3, [r1, r3]
 800216c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002170:	4618      	mov	r0, r3
 8002172:	bd80      	pop	{r7, pc}
 8002174:	40023800 	.word	0x40023800
 8002178:	08007044 	.word	0x08007044

0800217c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d101      	bne.n	800218e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	e041      	b.n	8002212 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002194:	b2db      	uxtb	r3, r3
 8002196:	2b00      	cmp	r3, #0
 8002198:	d106      	bne.n	80021a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2200      	movs	r2, #0
 800219e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f7fe ff34 	bl	8001010 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2202      	movs	r2, #2
 80021ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	3304      	adds	r3, #4
 80021b8:	4619      	mov	r1, r3
 80021ba:	4610      	mov	r0, r2
 80021bc:	f000 f896 	bl	80022ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2201      	movs	r2, #1
 80021c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2201      	movs	r2, #1
 80021cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2201      	movs	r2, #1
 80021d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2201      	movs	r2, #1
 80021dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2201      	movs	r2, #1
 80021e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	2201      	movs	r2, #1
 80021ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2201      	movs	r2, #1
 80021f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2201      	movs	r2, #1
 80021fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2201      	movs	r2, #1
 8002204:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2201      	movs	r2, #1
 800220c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002210:	2300      	movs	r3, #0
}
 8002212:	4618      	mov	r0, r3
 8002214:	3708      	adds	r7, #8
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
	...

0800221c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800221c:	b480      	push	{r7}
 800221e:	b085      	sub	sp, #20
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800222a:	b2db      	uxtb	r3, r3
 800222c:	2b01      	cmp	r3, #1
 800222e:	d001      	beq.n	8002234 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002230:	2301      	movs	r3, #1
 8002232:	e046      	b.n	80022c2 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2202      	movs	r2, #2
 8002238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a23      	ldr	r2, [pc, #140]	; (80022d0 <HAL_TIM_Base_Start+0xb4>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d022      	beq.n	800228c <HAL_TIM_Base_Start+0x70>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800224e:	d01d      	beq.n	800228c <HAL_TIM_Base_Start+0x70>
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a1f      	ldr	r2, [pc, #124]	; (80022d4 <HAL_TIM_Base_Start+0xb8>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d018      	beq.n	800228c <HAL_TIM_Base_Start+0x70>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a1e      	ldr	r2, [pc, #120]	; (80022d8 <HAL_TIM_Base_Start+0xbc>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d013      	beq.n	800228c <HAL_TIM_Base_Start+0x70>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a1c      	ldr	r2, [pc, #112]	; (80022dc <HAL_TIM_Base_Start+0xc0>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d00e      	beq.n	800228c <HAL_TIM_Base_Start+0x70>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a1b      	ldr	r2, [pc, #108]	; (80022e0 <HAL_TIM_Base_Start+0xc4>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d009      	beq.n	800228c <HAL_TIM_Base_Start+0x70>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a19      	ldr	r2, [pc, #100]	; (80022e4 <HAL_TIM_Base_Start+0xc8>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d004      	beq.n	800228c <HAL_TIM_Base_Start+0x70>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a18      	ldr	r2, [pc, #96]	; (80022e8 <HAL_TIM_Base_Start+0xcc>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d111      	bne.n	80022b0 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	f003 0307 	and.w	r3, r3, #7
 8002296:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	2b06      	cmp	r3, #6
 800229c:	d010      	beq.n	80022c0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f042 0201 	orr.w	r2, r2, #1
 80022ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022ae:	e007      	b.n	80022c0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f042 0201 	orr.w	r2, r2, #1
 80022be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80022c0:	2300      	movs	r3, #0
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3714      	adds	r7, #20
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	40010000 	.word	0x40010000
 80022d4:	40000400 	.word	0x40000400
 80022d8:	40000800 	.word	0x40000800
 80022dc:	40000c00 	.word	0x40000c00
 80022e0:	40010400 	.word	0x40010400
 80022e4:	40014000 	.word	0x40014000
 80022e8:	40001800 	.word	0x40001800

080022ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b085      	sub	sp, #20
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	4a40      	ldr	r2, [pc, #256]	; (8002400 <TIM_Base_SetConfig+0x114>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d013      	beq.n	800232c <TIM_Base_SetConfig+0x40>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800230a:	d00f      	beq.n	800232c <TIM_Base_SetConfig+0x40>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	4a3d      	ldr	r2, [pc, #244]	; (8002404 <TIM_Base_SetConfig+0x118>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d00b      	beq.n	800232c <TIM_Base_SetConfig+0x40>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	4a3c      	ldr	r2, [pc, #240]	; (8002408 <TIM_Base_SetConfig+0x11c>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d007      	beq.n	800232c <TIM_Base_SetConfig+0x40>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	4a3b      	ldr	r2, [pc, #236]	; (800240c <TIM_Base_SetConfig+0x120>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d003      	beq.n	800232c <TIM_Base_SetConfig+0x40>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	4a3a      	ldr	r2, [pc, #232]	; (8002410 <TIM_Base_SetConfig+0x124>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d108      	bne.n	800233e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002332:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	68fa      	ldr	r2, [r7, #12]
 800233a:	4313      	orrs	r3, r2
 800233c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	4a2f      	ldr	r2, [pc, #188]	; (8002400 <TIM_Base_SetConfig+0x114>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d02b      	beq.n	800239e <TIM_Base_SetConfig+0xb2>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800234c:	d027      	beq.n	800239e <TIM_Base_SetConfig+0xb2>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	4a2c      	ldr	r2, [pc, #176]	; (8002404 <TIM_Base_SetConfig+0x118>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d023      	beq.n	800239e <TIM_Base_SetConfig+0xb2>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4a2b      	ldr	r2, [pc, #172]	; (8002408 <TIM_Base_SetConfig+0x11c>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d01f      	beq.n	800239e <TIM_Base_SetConfig+0xb2>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	4a2a      	ldr	r2, [pc, #168]	; (800240c <TIM_Base_SetConfig+0x120>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d01b      	beq.n	800239e <TIM_Base_SetConfig+0xb2>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4a29      	ldr	r2, [pc, #164]	; (8002410 <TIM_Base_SetConfig+0x124>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d017      	beq.n	800239e <TIM_Base_SetConfig+0xb2>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	4a28      	ldr	r2, [pc, #160]	; (8002414 <TIM_Base_SetConfig+0x128>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d013      	beq.n	800239e <TIM_Base_SetConfig+0xb2>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4a27      	ldr	r2, [pc, #156]	; (8002418 <TIM_Base_SetConfig+0x12c>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d00f      	beq.n	800239e <TIM_Base_SetConfig+0xb2>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4a26      	ldr	r2, [pc, #152]	; (800241c <TIM_Base_SetConfig+0x130>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d00b      	beq.n	800239e <TIM_Base_SetConfig+0xb2>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4a25      	ldr	r2, [pc, #148]	; (8002420 <TIM_Base_SetConfig+0x134>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d007      	beq.n	800239e <TIM_Base_SetConfig+0xb2>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4a24      	ldr	r2, [pc, #144]	; (8002424 <TIM_Base_SetConfig+0x138>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d003      	beq.n	800239e <TIM_Base_SetConfig+0xb2>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4a23      	ldr	r2, [pc, #140]	; (8002428 <TIM_Base_SetConfig+0x13c>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d108      	bne.n	80023b0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	68db      	ldr	r3, [r3, #12]
 80023aa:	68fa      	ldr	r2, [r7, #12]
 80023ac:	4313      	orrs	r3, r2
 80023ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	695b      	ldr	r3, [r3, #20]
 80023ba:	4313      	orrs	r3, r2
 80023bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	68fa      	ldr	r2, [r7, #12]
 80023c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	689a      	ldr	r2, [r3, #8]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	4a0a      	ldr	r2, [pc, #40]	; (8002400 <TIM_Base_SetConfig+0x114>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d003      	beq.n	80023e4 <TIM_Base_SetConfig+0xf8>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	4a0c      	ldr	r2, [pc, #48]	; (8002410 <TIM_Base_SetConfig+0x124>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d103      	bne.n	80023ec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	691a      	ldr	r2, [r3, #16]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2201      	movs	r2, #1
 80023f0:	615a      	str	r2, [r3, #20]
}
 80023f2:	bf00      	nop
 80023f4:	3714      	adds	r7, #20
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr
 80023fe:	bf00      	nop
 8002400:	40010000 	.word	0x40010000
 8002404:	40000400 	.word	0x40000400
 8002408:	40000800 	.word	0x40000800
 800240c:	40000c00 	.word	0x40000c00
 8002410:	40010400 	.word	0x40010400
 8002414:	40014000 	.word	0x40014000
 8002418:	40014400 	.word	0x40014400
 800241c:	40014800 	.word	0x40014800
 8002420:	40001800 	.word	0x40001800
 8002424:	40001c00 	.word	0x40001c00
 8002428:	40002000 	.word	0x40002000

0800242c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800242c:	b480      	push	{r7}
 800242e:	b085      	sub	sp, #20
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
 8002434:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800243c:	2b01      	cmp	r3, #1
 800243e:	d101      	bne.n	8002444 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002440:	2302      	movs	r3, #2
 8002442:	e05a      	b.n	80024fa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2201      	movs	r2, #1
 8002448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2202      	movs	r2, #2
 8002450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800246a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	68fa      	ldr	r2, [r7, #12]
 8002472:	4313      	orrs	r3, r2
 8002474:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	68fa      	ldr	r2, [r7, #12]
 800247c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a21      	ldr	r2, [pc, #132]	; (8002508 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d022      	beq.n	80024ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002490:	d01d      	beq.n	80024ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a1d      	ldr	r2, [pc, #116]	; (800250c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d018      	beq.n	80024ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a1b      	ldr	r2, [pc, #108]	; (8002510 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d013      	beq.n	80024ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a1a      	ldr	r2, [pc, #104]	; (8002514 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d00e      	beq.n	80024ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a18      	ldr	r2, [pc, #96]	; (8002518 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d009      	beq.n	80024ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a17      	ldr	r2, [pc, #92]	; (800251c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d004      	beq.n	80024ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a15      	ldr	r2, [pc, #84]	; (8002520 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d10c      	bne.n	80024e8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80024d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	68ba      	ldr	r2, [r7, #8]
 80024dc:	4313      	orrs	r3, r2
 80024de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	68ba      	ldr	r2, [r7, #8]
 80024e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2201      	movs	r2, #1
 80024ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2200      	movs	r2, #0
 80024f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80024f8:	2300      	movs	r3, #0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3714      	adds	r7, #20
 80024fe:	46bd      	mov	sp, r7
 8002500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002504:	4770      	bx	lr
 8002506:	bf00      	nop
 8002508:	40010000 	.word	0x40010000
 800250c:	40000400 	.word	0x40000400
 8002510:	40000800 	.word	0x40000800
 8002514:	40000c00 	.word	0x40000c00
 8002518:	40010400 	.word	0x40010400
 800251c:	40014000 	.word	0x40014000
 8002520:	40001800 	.word	0x40001800

08002524 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d101      	bne.n	8002536 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e03f      	b.n	80025b6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800253c:	b2db      	uxtb	r3, r3
 800253e:	2b00      	cmp	r3, #0
 8002540:	d106      	bne.n	8002550 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2200      	movs	r2, #0
 8002546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	f7fe fd82 	bl	8001054 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2224      	movs	r2, #36	; 0x24
 8002554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	68da      	ldr	r2, [r3, #12]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002566:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f000 f929 	bl	80027c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	691a      	ldr	r2, [r3, #16]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800257c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	695a      	ldr	r2, [r3, #20]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800258c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	68da      	ldr	r2, [r3, #12]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800259c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2200      	movs	r2, #0
 80025a2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2220      	movs	r2, #32
 80025a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2220      	movs	r2, #32
 80025b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80025b4:	2300      	movs	r3, #0
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	3708      	adds	r7, #8
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}

080025be <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025be:	b580      	push	{r7, lr}
 80025c0:	b08a      	sub	sp, #40	; 0x28
 80025c2:	af02      	add	r7, sp, #8
 80025c4:	60f8      	str	r0, [r7, #12]
 80025c6:	60b9      	str	r1, [r7, #8]
 80025c8:	603b      	str	r3, [r7, #0]
 80025ca:	4613      	mov	r3, r2
 80025cc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80025ce:	2300      	movs	r3, #0
 80025d0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	2b20      	cmp	r3, #32
 80025dc:	d17c      	bne.n	80026d8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d002      	beq.n	80025ea <HAL_UART_Transmit+0x2c>
 80025e4:	88fb      	ldrh	r3, [r7, #6]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d101      	bne.n	80025ee <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e075      	b.n	80026da <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025f4:	2b01      	cmp	r3, #1
 80025f6:	d101      	bne.n	80025fc <HAL_UART_Transmit+0x3e>
 80025f8:	2302      	movs	r3, #2
 80025fa:	e06e      	b.n	80026da <HAL_UART_Transmit+0x11c>
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2201      	movs	r2, #1
 8002600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2200      	movs	r2, #0
 8002608:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2221      	movs	r2, #33	; 0x21
 800260e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002612:	f7fe fe69 	bl	80012e8 <HAL_GetTick>
 8002616:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	88fa      	ldrh	r2, [r7, #6]
 800261c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	88fa      	ldrh	r2, [r7, #6]
 8002622:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800262c:	d108      	bne.n	8002640 <HAL_UART_Transmit+0x82>
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	691b      	ldr	r3, [r3, #16]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d104      	bne.n	8002640 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002636:	2300      	movs	r3, #0
 8002638:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800263a:	68bb      	ldr	r3, [r7, #8]
 800263c:	61bb      	str	r3, [r7, #24]
 800263e:	e003      	b.n	8002648 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002644:	2300      	movs	r3, #0
 8002646:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2200      	movs	r2, #0
 800264c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002650:	e02a      	b.n	80026a8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	9300      	str	r3, [sp, #0]
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	2200      	movs	r2, #0
 800265a:	2180      	movs	r1, #128	; 0x80
 800265c:	68f8      	ldr	r0, [r7, #12]
 800265e:	f000 f840 	bl	80026e2 <UART_WaitOnFlagUntilTimeout>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d001      	beq.n	800266c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002668:	2303      	movs	r3, #3
 800266a:	e036      	b.n	80026da <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800266c:	69fb      	ldr	r3, [r7, #28]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d10b      	bne.n	800268a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002672:	69bb      	ldr	r3, [r7, #24]
 8002674:	881b      	ldrh	r3, [r3, #0]
 8002676:	461a      	mov	r2, r3
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002680:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	3302      	adds	r3, #2
 8002686:	61bb      	str	r3, [r7, #24]
 8002688:	e007      	b.n	800269a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	781a      	ldrb	r2, [r3, #0]
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002694:	69fb      	ldr	r3, [r7, #28]
 8002696:	3301      	adds	r3, #1
 8002698:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800269e:	b29b      	uxth	r3, r3
 80026a0:	3b01      	subs	r3, #1
 80026a2:	b29a      	uxth	r2, r3
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80026ac:	b29b      	uxth	r3, r3
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d1cf      	bne.n	8002652 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	9300      	str	r3, [sp, #0]
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	2200      	movs	r2, #0
 80026ba:	2140      	movs	r1, #64	; 0x40
 80026bc:	68f8      	ldr	r0, [r7, #12]
 80026be:	f000 f810 	bl	80026e2 <UART_WaitOnFlagUntilTimeout>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d001      	beq.n	80026cc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80026c8:	2303      	movs	r3, #3
 80026ca:	e006      	b.n	80026da <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	2220      	movs	r2, #32
 80026d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80026d4:	2300      	movs	r3, #0
 80026d6:	e000      	b.n	80026da <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80026d8:	2302      	movs	r3, #2
  }
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3720      	adds	r7, #32
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}

080026e2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80026e2:	b580      	push	{r7, lr}
 80026e4:	b090      	sub	sp, #64	; 0x40
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	60f8      	str	r0, [r7, #12]
 80026ea:	60b9      	str	r1, [r7, #8]
 80026ec:	603b      	str	r3, [r7, #0]
 80026ee:	4613      	mov	r3, r2
 80026f0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026f2:	e050      	b.n	8002796 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80026f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026fa:	d04c      	beq.n	8002796 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80026fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d007      	beq.n	8002712 <UART_WaitOnFlagUntilTimeout+0x30>
 8002702:	f7fe fdf1 	bl	80012e8 <HAL_GetTick>
 8002706:	4602      	mov	r2, r0
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	1ad3      	subs	r3, r2, r3
 800270c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800270e:	429a      	cmp	r2, r3
 8002710:	d241      	bcs.n	8002796 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	330c      	adds	r3, #12
 8002718:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800271a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800271c:	e853 3f00 	ldrex	r3, [r3]
 8002720:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002724:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002728:	63fb      	str	r3, [r7, #60]	; 0x3c
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	330c      	adds	r3, #12
 8002730:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002732:	637a      	str	r2, [r7, #52]	; 0x34
 8002734:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002736:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002738:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800273a:	e841 2300 	strex	r3, r2, [r1]
 800273e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002740:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002742:	2b00      	cmp	r3, #0
 8002744:	d1e5      	bne.n	8002712 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	3314      	adds	r3, #20
 800274c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	e853 3f00 	ldrex	r3, [r3]
 8002754:	613b      	str	r3, [r7, #16]
   return(result);
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	f023 0301 	bic.w	r3, r3, #1
 800275c:	63bb      	str	r3, [r7, #56]	; 0x38
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	3314      	adds	r3, #20
 8002764:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002766:	623a      	str	r2, [r7, #32]
 8002768:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800276a:	69f9      	ldr	r1, [r7, #28]
 800276c:	6a3a      	ldr	r2, [r7, #32]
 800276e:	e841 2300 	strex	r3, r2, [r1]
 8002772:	61bb      	str	r3, [r7, #24]
   return(result);
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d1e5      	bne.n	8002746 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2220      	movs	r2, #32
 800277e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2220      	movs	r2, #32
 8002786:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2200      	movs	r2, #0
 800278e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e00f      	b.n	80027b6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	4013      	ands	r3, r2
 80027a0:	68ba      	ldr	r2, [r7, #8]
 80027a2:	429a      	cmp	r2, r3
 80027a4:	bf0c      	ite	eq
 80027a6:	2301      	moveq	r3, #1
 80027a8:	2300      	movne	r3, #0
 80027aa:	b2db      	uxtb	r3, r3
 80027ac:	461a      	mov	r2, r3
 80027ae:	79fb      	ldrb	r3, [r7, #7]
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d09f      	beq.n	80026f4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80027b4:	2300      	movs	r3, #0
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3740      	adds	r7, #64	; 0x40
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
	...

080027c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027c4:	b0c0      	sub	sp, #256	; 0x100
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	691b      	ldr	r3, [r3, #16]
 80027d4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80027d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027dc:	68d9      	ldr	r1, [r3, #12]
 80027de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	ea40 0301 	orr.w	r3, r0, r1
 80027e8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80027ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027ee:	689a      	ldr	r2, [r3, #8]
 80027f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027f4:	691b      	ldr	r3, [r3, #16]
 80027f6:	431a      	orrs	r2, r3
 80027f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027fc:	695b      	ldr	r3, [r3, #20]
 80027fe:	431a      	orrs	r2, r3
 8002800:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002804:	69db      	ldr	r3, [r3, #28]
 8002806:	4313      	orrs	r3, r2
 8002808:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800280c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002818:	f021 010c 	bic.w	r1, r1, #12
 800281c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002826:	430b      	orrs	r3, r1
 8002828:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800282a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	695b      	ldr	r3, [r3, #20]
 8002832:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002836:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800283a:	6999      	ldr	r1, [r3, #24]
 800283c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	ea40 0301 	orr.w	r3, r0, r1
 8002846:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	4b8f      	ldr	r3, [pc, #572]	; (8002a8c <UART_SetConfig+0x2cc>)
 8002850:	429a      	cmp	r2, r3
 8002852:	d005      	beq.n	8002860 <UART_SetConfig+0xa0>
 8002854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	4b8d      	ldr	r3, [pc, #564]	; (8002a90 <UART_SetConfig+0x2d0>)
 800285c:	429a      	cmp	r2, r3
 800285e:	d104      	bne.n	800286a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002860:	f7ff fc78 	bl	8002154 <HAL_RCC_GetPCLK2Freq>
 8002864:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002868:	e003      	b.n	8002872 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800286a:	f7ff fc5f 	bl	800212c <HAL_RCC_GetPCLK1Freq>
 800286e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002872:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002876:	69db      	ldr	r3, [r3, #28]
 8002878:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800287c:	f040 810c 	bne.w	8002a98 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002880:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002884:	2200      	movs	r2, #0
 8002886:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800288a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800288e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002892:	4622      	mov	r2, r4
 8002894:	462b      	mov	r3, r5
 8002896:	1891      	adds	r1, r2, r2
 8002898:	65b9      	str	r1, [r7, #88]	; 0x58
 800289a:	415b      	adcs	r3, r3
 800289c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800289e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80028a2:	4621      	mov	r1, r4
 80028a4:	eb12 0801 	adds.w	r8, r2, r1
 80028a8:	4629      	mov	r1, r5
 80028aa:	eb43 0901 	adc.w	r9, r3, r1
 80028ae:	f04f 0200 	mov.w	r2, #0
 80028b2:	f04f 0300 	mov.w	r3, #0
 80028b6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80028ba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80028be:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80028c2:	4690      	mov	r8, r2
 80028c4:	4699      	mov	r9, r3
 80028c6:	4623      	mov	r3, r4
 80028c8:	eb18 0303 	adds.w	r3, r8, r3
 80028cc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80028d0:	462b      	mov	r3, r5
 80028d2:	eb49 0303 	adc.w	r3, r9, r3
 80028d6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80028da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80028e6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80028ea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80028ee:	460b      	mov	r3, r1
 80028f0:	18db      	adds	r3, r3, r3
 80028f2:	653b      	str	r3, [r7, #80]	; 0x50
 80028f4:	4613      	mov	r3, r2
 80028f6:	eb42 0303 	adc.w	r3, r2, r3
 80028fa:	657b      	str	r3, [r7, #84]	; 0x54
 80028fc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002900:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002904:	f7fd fea0 	bl	8000648 <__aeabi_uldivmod>
 8002908:	4602      	mov	r2, r0
 800290a:	460b      	mov	r3, r1
 800290c:	4b61      	ldr	r3, [pc, #388]	; (8002a94 <UART_SetConfig+0x2d4>)
 800290e:	fba3 2302 	umull	r2, r3, r3, r2
 8002912:	095b      	lsrs	r3, r3, #5
 8002914:	011c      	lsls	r4, r3, #4
 8002916:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800291a:	2200      	movs	r2, #0
 800291c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002920:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002924:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002928:	4642      	mov	r2, r8
 800292a:	464b      	mov	r3, r9
 800292c:	1891      	adds	r1, r2, r2
 800292e:	64b9      	str	r1, [r7, #72]	; 0x48
 8002930:	415b      	adcs	r3, r3
 8002932:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002934:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002938:	4641      	mov	r1, r8
 800293a:	eb12 0a01 	adds.w	sl, r2, r1
 800293e:	4649      	mov	r1, r9
 8002940:	eb43 0b01 	adc.w	fp, r3, r1
 8002944:	f04f 0200 	mov.w	r2, #0
 8002948:	f04f 0300 	mov.w	r3, #0
 800294c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002950:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002954:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002958:	4692      	mov	sl, r2
 800295a:	469b      	mov	fp, r3
 800295c:	4643      	mov	r3, r8
 800295e:	eb1a 0303 	adds.w	r3, sl, r3
 8002962:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002966:	464b      	mov	r3, r9
 8002968:	eb4b 0303 	adc.w	r3, fp, r3
 800296c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002970:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	2200      	movs	r2, #0
 8002978:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800297c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002980:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002984:	460b      	mov	r3, r1
 8002986:	18db      	adds	r3, r3, r3
 8002988:	643b      	str	r3, [r7, #64]	; 0x40
 800298a:	4613      	mov	r3, r2
 800298c:	eb42 0303 	adc.w	r3, r2, r3
 8002990:	647b      	str	r3, [r7, #68]	; 0x44
 8002992:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002996:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800299a:	f7fd fe55 	bl	8000648 <__aeabi_uldivmod>
 800299e:	4602      	mov	r2, r0
 80029a0:	460b      	mov	r3, r1
 80029a2:	4611      	mov	r1, r2
 80029a4:	4b3b      	ldr	r3, [pc, #236]	; (8002a94 <UART_SetConfig+0x2d4>)
 80029a6:	fba3 2301 	umull	r2, r3, r3, r1
 80029aa:	095b      	lsrs	r3, r3, #5
 80029ac:	2264      	movs	r2, #100	; 0x64
 80029ae:	fb02 f303 	mul.w	r3, r2, r3
 80029b2:	1acb      	subs	r3, r1, r3
 80029b4:	00db      	lsls	r3, r3, #3
 80029b6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80029ba:	4b36      	ldr	r3, [pc, #216]	; (8002a94 <UART_SetConfig+0x2d4>)
 80029bc:	fba3 2302 	umull	r2, r3, r3, r2
 80029c0:	095b      	lsrs	r3, r3, #5
 80029c2:	005b      	lsls	r3, r3, #1
 80029c4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80029c8:	441c      	add	r4, r3
 80029ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80029ce:	2200      	movs	r2, #0
 80029d0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80029d4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80029d8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80029dc:	4642      	mov	r2, r8
 80029de:	464b      	mov	r3, r9
 80029e0:	1891      	adds	r1, r2, r2
 80029e2:	63b9      	str	r1, [r7, #56]	; 0x38
 80029e4:	415b      	adcs	r3, r3
 80029e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80029e8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80029ec:	4641      	mov	r1, r8
 80029ee:	1851      	adds	r1, r2, r1
 80029f0:	6339      	str	r1, [r7, #48]	; 0x30
 80029f2:	4649      	mov	r1, r9
 80029f4:	414b      	adcs	r3, r1
 80029f6:	637b      	str	r3, [r7, #52]	; 0x34
 80029f8:	f04f 0200 	mov.w	r2, #0
 80029fc:	f04f 0300 	mov.w	r3, #0
 8002a00:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002a04:	4659      	mov	r1, fp
 8002a06:	00cb      	lsls	r3, r1, #3
 8002a08:	4651      	mov	r1, sl
 8002a0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a0e:	4651      	mov	r1, sl
 8002a10:	00ca      	lsls	r2, r1, #3
 8002a12:	4610      	mov	r0, r2
 8002a14:	4619      	mov	r1, r3
 8002a16:	4603      	mov	r3, r0
 8002a18:	4642      	mov	r2, r8
 8002a1a:	189b      	adds	r3, r3, r2
 8002a1c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002a20:	464b      	mov	r3, r9
 8002a22:	460a      	mov	r2, r1
 8002a24:	eb42 0303 	adc.w	r3, r2, r3
 8002a28:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002a2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	2200      	movs	r2, #0
 8002a34:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002a38:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002a3c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002a40:	460b      	mov	r3, r1
 8002a42:	18db      	adds	r3, r3, r3
 8002a44:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a46:	4613      	mov	r3, r2
 8002a48:	eb42 0303 	adc.w	r3, r2, r3
 8002a4c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a4e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002a52:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002a56:	f7fd fdf7 	bl	8000648 <__aeabi_uldivmod>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	460b      	mov	r3, r1
 8002a5e:	4b0d      	ldr	r3, [pc, #52]	; (8002a94 <UART_SetConfig+0x2d4>)
 8002a60:	fba3 1302 	umull	r1, r3, r3, r2
 8002a64:	095b      	lsrs	r3, r3, #5
 8002a66:	2164      	movs	r1, #100	; 0x64
 8002a68:	fb01 f303 	mul.w	r3, r1, r3
 8002a6c:	1ad3      	subs	r3, r2, r3
 8002a6e:	00db      	lsls	r3, r3, #3
 8002a70:	3332      	adds	r3, #50	; 0x32
 8002a72:	4a08      	ldr	r2, [pc, #32]	; (8002a94 <UART_SetConfig+0x2d4>)
 8002a74:	fba2 2303 	umull	r2, r3, r2, r3
 8002a78:	095b      	lsrs	r3, r3, #5
 8002a7a:	f003 0207 	and.w	r2, r3, #7
 8002a7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4422      	add	r2, r4
 8002a86:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002a88:	e106      	b.n	8002c98 <UART_SetConfig+0x4d8>
 8002a8a:	bf00      	nop
 8002a8c:	40011000 	.word	0x40011000
 8002a90:	40011400 	.word	0x40011400
 8002a94:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002a98:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002aa2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002aa6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002aaa:	4642      	mov	r2, r8
 8002aac:	464b      	mov	r3, r9
 8002aae:	1891      	adds	r1, r2, r2
 8002ab0:	6239      	str	r1, [r7, #32]
 8002ab2:	415b      	adcs	r3, r3
 8002ab4:	627b      	str	r3, [r7, #36]	; 0x24
 8002ab6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002aba:	4641      	mov	r1, r8
 8002abc:	1854      	adds	r4, r2, r1
 8002abe:	4649      	mov	r1, r9
 8002ac0:	eb43 0501 	adc.w	r5, r3, r1
 8002ac4:	f04f 0200 	mov.w	r2, #0
 8002ac8:	f04f 0300 	mov.w	r3, #0
 8002acc:	00eb      	lsls	r3, r5, #3
 8002ace:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ad2:	00e2      	lsls	r2, r4, #3
 8002ad4:	4614      	mov	r4, r2
 8002ad6:	461d      	mov	r5, r3
 8002ad8:	4643      	mov	r3, r8
 8002ada:	18e3      	adds	r3, r4, r3
 8002adc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002ae0:	464b      	mov	r3, r9
 8002ae2:	eb45 0303 	adc.w	r3, r5, r3
 8002ae6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002aea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002af6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002afa:	f04f 0200 	mov.w	r2, #0
 8002afe:	f04f 0300 	mov.w	r3, #0
 8002b02:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002b06:	4629      	mov	r1, r5
 8002b08:	008b      	lsls	r3, r1, #2
 8002b0a:	4621      	mov	r1, r4
 8002b0c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b10:	4621      	mov	r1, r4
 8002b12:	008a      	lsls	r2, r1, #2
 8002b14:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002b18:	f7fd fd96 	bl	8000648 <__aeabi_uldivmod>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	460b      	mov	r3, r1
 8002b20:	4b60      	ldr	r3, [pc, #384]	; (8002ca4 <UART_SetConfig+0x4e4>)
 8002b22:	fba3 2302 	umull	r2, r3, r3, r2
 8002b26:	095b      	lsrs	r3, r3, #5
 8002b28:	011c      	lsls	r4, r3, #4
 8002b2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002b2e:	2200      	movs	r2, #0
 8002b30:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002b34:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002b38:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002b3c:	4642      	mov	r2, r8
 8002b3e:	464b      	mov	r3, r9
 8002b40:	1891      	adds	r1, r2, r2
 8002b42:	61b9      	str	r1, [r7, #24]
 8002b44:	415b      	adcs	r3, r3
 8002b46:	61fb      	str	r3, [r7, #28]
 8002b48:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b4c:	4641      	mov	r1, r8
 8002b4e:	1851      	adds	r1, r2, r1
 8002b50:	6139      	str	r1, [r7, #16]
 8002b52:	4649      	mov	r1, r9
 8002b54:	414b      	adcs	r3, r1
 8002b56:	617b      	str	r3, [r7, #20]
 8002b58:	f04f 0200 	mov.w	r2, #0
 8002b5c:	f04f 0300 	mov.w	r3, #0
 8002b60:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002b64:	4659      	mov	r1, fp
 8002b66:	00cb      	lsls	r3, r1, #3
 8002b68:	4651      	mov	r1, sl
 8002b6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b6e:	4651      	mov	r1, sl
 8002b70:	00ca      	lsls	r2, r1, #3
 8002b72:	4610      	mov	r0, r2
 8002b74:	4619      	mov	r1, r3
 8002b76:	4603      	mov	r3, r0
 8002b78:	4642      	mov	r2, r8
 8002b7a:	189b      	adds	r3, r3, r2
 8002b7c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002b80:	464b      	mov	r3, r9
 8002b82:	460a      	mov	r2, r1
 8002b84:	eb42 0303 	adc.w	r3, r2, r3
 8002b88:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002b8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	2200      	movs	r2, #0
 8002b94:	67bb      	str	r3, [r7, #120]	; 0x78
 8002b96:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002b98:	f04f 0200 	mov.w	r2, #0
 8002b9c:	f04f 0300 	mov.w	r3, #0
 8002ba0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002ba4:	4649      	mov	r1, r9
 8002ba6:	008b      	lsls	r3, r1, #2
 8002ba8:	4641      	mov	r1, r8
 8002baa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002bae:	4641      	mov	r1, r8
 8002bb0:	008a      	lsls	r2, r1, #2
 8002bb2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002bb6:	f7fd fd47 	bl	8000648 <__aeabi_uldivmod>
 8002bba:	4602      	mov	r2, r0
 8002bbc:	460b      	mov	r3, r1
 8002bbe:	4611      	mov	r1, r2
 8002bc0:	4b38      	ldr	r3, [pc, #224]	; (8002ca4 <UART_SetConfig+0x4e4>)
 8002bc2:	fba3 2301 	umull	r2, r3, r3, r1
 8002bc6:	095b      	lsrs	r3, r3, #5
 8002bc8:	2264      	movs	r2, #100	; 0x64
 8002bca:	fb02 f303 	mul.w	r3, r2, r3
 8002bce:	1acb      	subs	r3, r1, r3
 8002bd0:	011b      	lsls	r3, r3, #4
 8002bd2:	3332      	adds	r3, #50	; 0x32
 8002bd4:	4a33      	ldr	r2, [pc, #204]	; (8002ca4 <UART_SetConfig+0x4e4>)
 8002bd6:	fba2 2303 	umull	r2, r3, r2, r3
 8002bda:	095b      	lsrs	r3, r3, #5
 8002bdc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002be0:	441c      	add	r4, r3
 8002be2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002be6:	2200      	movs	r2, #0
 8002be8:	673b      	str	r3, [r7, #112]	; 0x70
 8002bea:	677a      	str	r2, [r7, #116]	; 0x74
 8002bec:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002bf0:	4642      	mov	r2, r8
 8002bf2:	464b      	mov	r3, r9
 8002bf4:	1891      	adds	r1, r2, r2
 8002bf6:	60b9      	str	r1, [r7, #8]
 8002bf8:	415b      	adcs	r3, r3
 8002bfa:	60fb      	str	r3, [r7, #12]
 8002bfc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c00:	4641      	mov	r1, r8
 8002c02:	1851      	adds	r1, r2, r1
 8002c04:	6039      	str	r1, [r7, #0]
 8002c06:	4649      	mov	r1, r9
 8002c08:	414b      	adcs	r3, r1
 8002c0a:	607b      	str	r3, [r7, #4]
 8002c0c:	f04f 0200 	mov.w	r2, #0
 8002c10:	f04f 0300 	mov.w	r3, #0
 8002c14:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002c18:	4659      	mov	r1, fp
 8002c1a:	00cb      	lsls	r3, r1, #3
 8002c1c:	4651      	mov	r1, sl
 8002c1e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c22:	4651      	mov	r1, sl
 8002c24:	00ca      	lsls	r2, r1, #3
 8002c26:	4610      	mov	r0, r2
 8002c28:	4619      	mov	r1, r3
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	4642      	mov	r2, r8
 8002c2e:	189b      	adds	r3, r3, r2
 8002c30:	66bb      	str	r3, [r7, #104]	; 0x68
 8002c32:	464b      	mov	r3, r9
 8002c34:	460a      	mov	r2, r1
 8002c36:	eb42 0303 	adc.w	r3, r2, r3
 8002c3a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	2200      	movs	r2, #0
 8002c44:	663b      	str	r3, [r7, #96]	; 0x60
 8002c46:	667a      	str	r2, [r7, #100]	; 0x64
 8002c48:	f04f 0200 	mov.w	r2, #0
 8002c4c:	f04f 0300 	mov.w	r3, #0
 8002c50:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002c54:	4649      	mov	r1, r9
 8002c56:	008b      	lsls	r3, r1, #2
 8002c58:	4641      	mov	r1, r8
 8002c5a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c5e:	4641      	mov	r1, r8
 8002c60:	008a      	lsls	r2, r1, #2
 8002c62:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002c66:	f7fd fcef 	bl	8000648 <__aeabi_uldivmod>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	460b      	mov	r3, r1
 8002c6e:	4b0d      	ldr	r3, [pc, #52]	; (8002ca4 <UART_SetConfig+0x4e4>)
 8002c70:	fba3 1302 	umull	r1, r3, r3, r2
 8002c74:	095b      	lsrs	r3, r3, #5
 8002c76:	2164      	movs	r1, #100	; 0x64
 8002c78:	fb01 f303 	mul.w	r3, r1, r3
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	011b      	lsls	r3, r3, #4
 8002c80:	3332      	adds	r3, #50	; 0x32
 8002c82:	4a08      	ldr	r2, [pc, #32]	; (8002ca4 <UART_SetConfig+0x4e4>)
 8002c84:	fba2 2303 	umull	r2, r3, r2, r3
 8002c88:	095b      	lsrs	r3, r3, #5
 8002c8a:	f003 020f 	and.w	r2, r3, #15
 8002c8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4422      	add	r2, r4
 8002c96:	609a      	str	r2, [r3, #8]
}
 8002c98:	bf00      	nop
 8002c9a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ca4:	51eb851f 	.word	0x51eb851f

08002ca8 <eightchannel_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool eightchannel_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_eightchannel_activations_map, 1, params)) {
 8002cb2:	683a      	ldr	r2, [r7, #0]
 8002cb4:	2101      	movs	r1, #1
 8002cb6:	483d      	ldr	r0, [pc, #244]	; (8002dac <eightchannel_configure_activations+0x104>)
 8002cb8:	f000 faae 	bl	8003218 <ai_platform_get_activations_map>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d069      	beq.n	8002d96 <eightchannel_configure_activations+0xee>
    /* Updating activations (byte) offsets */
    
    serving_default_keras_tensor_640_output_array.data = AI_PTR(g_eightchannel_activations_map[0] + 288);
 8002cc2:	4b3a      	ldr	r3, [pc, #232]	; (8002dac <eightchannel_configure_activations+0x104>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8002cca:	4a39      	ldr	r2, [pc, #228]	; (8002db0 <eightchannel_configure_activations+0x108>)
 8002ccc:	6093      	str	r3, [r2, #8]
    serving_default_keras_tensor_640_output_array.data_start = AI_PTR(g_eightchannel_activations_map[0] + 288);
 8002cce:	4b37      	ldr	r3, [pc, #220]	; (8002dac <eightchannel_configure_activations+0x104>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8002cd6:	4a36      	ldr	r2, [pc, #216]	; (8002db0 <eightchannel_configure_activations+0x108>)
 8002cd8:	60d3      	str	r3, [r2, #12]
    gemm_0_scratch0_array.data = AI_PTR(g_eightchannel_activations_map[0] + 296);
 8002cda:	4b34      	ldr	r3, [pc, #208]	; (8002dac <eightchannel_configure_activations+0x104>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002ce2:	4a34      	ldr	r2, [pc, #208]	; (8002db4 <eightchannel_configure_activations+0x10c>)
 8002ce4:	6093      	str	r3, [r2, #8]
    gemm_0_scratch0_array.data_start = AI_PTR(g_eightchannel_activations_map[0] + 296);
 8002ce6:	4b31      	ldr	r3, [pc, #196]	; (8002dac <eightchannel_configure_activations+0x104>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8002cee:	4a31      	ldr	r2, [pc, #196]	; (8002db4 <eightchannel_configure_activations+0x10c>)
 8002cf0:	60d3      	str	r3, [r2, #12]
    gemm_0_output_array.data = AI_PTR(g_eightchannel_activations_map[0] + 472);
 8002cf2:	4b2e      	ldr	r3, [pc, #184]	; (8002dac <eightchannel_configure_activations+0x104>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 8002cfa:	4a2f      	ldr	r2, [pc, #188]	; (8002db8 <eightchannel_configure_activations+0x110>)
 8002cfc:	6093      	str	r3, [r2, #8]
    gemm_0_output_array.data_start = AI_PTR(g_eightchannel_activations_map[0] + 472);
 8002cfe:	4b2b      	ldr	r3, [pc, #172]	; (8002dac <eightchannel_configure_activations+0x104>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 8002d06:	4a2c      	ldr	r2, [pc, #176]	; (8002db8 <eightchannel_configure_activations+0x110>)
 8002d08:	60d3      	str	r3, [r2, #12]
    gemm_1_scratch0_array.data = AI_PTR(g_eightchannel_activations_map[0] + 288);
 8002d0a:	4b28      	ldr	r3, [pc, #160]	; (8002dac <eightchannel_configure_activations+0x104>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8002d12:	4a2a      	ldr	r2, [pc, #168]	; (8002dbc <eightchannel_configure_activations+0x114>)
 8002d14:	6093      	str	r3, [r2, #8]
    gemm_1_scratch0_array.data_start = AI_PTR(g_eightchannel_activations_map[0] + 288);
 8002d16:	4b25      	ldr	r3, [pc, #148]	; (8002dac <eightchannel_configure_activations+0x104>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8002d1e:	4a27      	ldr	r2, [pc, #156]	; (8002dbc <eightchannel_configure_activations+0x114>)
 8002d20:	60d3      	str	r3, [r2, #12]
    gemm_1_output_array.data = AI_PTR(g_eightchannel_activations_map[0] + 400);
 8002d22:	4b22      	ldr	r3, [pc, #136]	; (8002dac <eightchannel_configure_activations+0x104>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8002d2a:	4a25      	ldr	r2, [pc, #148]	; (8002dc0 <eightchannel_configure_activations+0x118>)
 8002d2c:	6093      	str	r3, [r2, #8]
    gemm_1_output_array.data_start = AI_PTR(g_eightchannel_activations_map[0] + 400);
 8002d2e:	4b1f      	ldr	r3, [pc, #124]	; (8002dac <eightchannel_configure_activations+0x104>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8002d36:	4a22      	ldr	r2, [pc, #136]	; (8002dc0 <eightchannel_configure_activations+0x118>)
 8002d38:	60d3      	str	r3, [r2, #12]
    gemm_2_scratch0_array.data = AI_PTR(g_eightchannel_activations_map[0] + 408);
 8002d3a:	4b1c      	ldr	r3, [pc, #112]	; (8002dac <eightchannel_configure_activations+0x104>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f503 73cc 	add.w	r3, r3, #408	; 0x198
 8002d42:	4a20      	ldr	r2, [pc, #128]	; (8002dc4 <eightchannel_configure_activations+0x11c>)
 8002d44:	6093      	str	r3, [r2, #8]
    gemm_2_scratch0_array.data_start = AI_PTR(g_eightchannel_activations_map[0] + 408);
 8002d46:	4b19      	ldr	r3, [pc, #100]	; (8002dac <eightchannel_configure_activations+0x104>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f503 73cc 	add.w	r3, r3, #408	; 0x198
 8002d4e:	4a1d      	ldr	r2, [pc, #116]	; (8002dc4 <eightchannel_configure_activations+0x11c>)
 8002d50:	60d3      	str	r3, [r2, #12]
    gemm_2_output_array.data = AI_PTR(g_eightchannel_activations_map[0] + 496);
 8002d52:	4b16      	ldr	r3, [pc, #88]	; (8002dac <eightchannel_configure_activations+0x104>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 8002d5a:	4a1b      	ldr	r2, [pc, #108]	; (8002dc8 <eightchannel_configure_activations+0x120>)
 8002d5c:	6093      	str	r3, [r2, #8]
    gemm_2_output_array.data_start = AI_PTR(g_eightchannel_activations_map[0] + 496);
 8002d5e:	4b13      	ldr	r3, [pc, #76]	; (8002dac <eightchannel_configure_activations+0x104>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 8002d66:	4a18      	ldr	r2, [pc, #96]	; (8002dc8 <eightchannel_configure_activations+0x120>)
 8002d68:	60d3      	str	r3, [r2, #12]
    nl_3_scratch0_array.data = AI_PTR(g_eightchannel_activations_map[0] + 0);
 8002d6a:	4b10      	ldr	r3, [pc, #64]	; (8002dac <eightchannel_configure_activations+0x104>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a17      	ldr	r2, [pc, #92]	; (8002dcc <eightchannel_configure_activations+0x124>)
 8002d70:	6093      	str	r3, [r2, #8]
    nl_3_scratch0_array.data_start = AI_PTR(g_eightchannel_activations_map[0] + 0);
 8002d72:	4b0e      	ldr	r3, [pc, #56]	; (8002dac <eightchannel_configure_activations+0x104>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a15      	ldr	r2, [pc, #84]	; (8002dcc <eightchannel_configure_activations+0x124>)
 8002d78:	60d3      	str	r3, [r2, #12]
    nl_3_output_array.data = AI_PTR(g_eightchannel_activations_map[0] + 496);
 8002d7a:	4b0c      	ldr	r3, [pc, #48]	; (8002dac <eightchannel_configure_activations+0x104>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 8002d82:	4a13      	ldr	r2, [pc, #76]	; (8002dd0 <eightchannel_configure_activations+0x128>)
 8002d84:	6093      	str	r3, [r2, #8]
    nl_3_output_array.data_start = AI_PTR(g_eightchannel_activations_map[0] + 496);
 8002d86:	4b09      	ldr	r3, [pc, #36]	; (8002dac <eightchannel_configure_activations+0x104>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 8002d8e:	4a10      	ldr	r2, [pc, #64]	; (8002dd0 <eightchannel_configure_activations+0x128>)
 8002d90:	60d3      	str	r3, [r2, #12]
    return true;
 8002d92:	2301      	movs	r3, #1
 8002d94:	e005      	b.n	8002da2 <eightchannel_configure_activations+0xfa>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 8002d96:	2213      	movs	r2, #19
 8002d98:	2130      	movs	r1, #48	; 0x30
 8002d9a:	6878      	ldr	r0, [r7, #4]
 8002d9c:	f000 fa90 	bl	80032c0 <ai_platform_network_set_error>
  return false;
 8002da0:	2300      	movs	r3, #0
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3708      	adds	r7, #8
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	2000084c 	.word	0x2000084c
 8002db0:	2000000c 	.word	0x2000000c
 8002db4:	200000bc 	.word	0x200000bc
 8002db8:	2000001c 	.word	0x2000001c
 8002dbc:	200000cc 	.word	0x200000cc
 8002dc0:	2000002c 	.word	0x2000002c
 8002dc4:	200000dc 	.word	0x200000dc
 8002dc8:	2000003c 	.word	0x2000003c
 8002dcc:	200000ec 	.word	0x200000ec
 8002dd0:	2000004c 	.word	0x2000004c

08002dd4 <eightchannel_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool eightchannel_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
 8002ddc:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_eightchannel_weights_map, 1, params)) {
 8002dde:	683a      	ldr	r2, [r7, #0]
 8002de0:	2101      	movs	r1, #1
 8002de2:	483b      	ldr	r0, [pc, #236]	; (8002ed0 <eightchannel_configure_weights+0xfc>)
 8002de4:	f000 f9c6 	bl	8003174 <ai_platform_get_weights_map>
 8002de8:	4603      	mov	r3, r0
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d065      	beq.n	8002eba <eightchannel_configure_weights+0xe6>
    /* Updating weights (byte) offsets */
    
    gemm_0_weights_array.format |= AI_FMT_FLAG_CONST;
 8002dee:	4b39      	ldr	r3, [pc, #228]	; (8002ed4 <eightchannel_configure_weights+0x100>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002df6:	4a37      	ldr	r2, [pc, #220]	; (8002ed4 <eightchannel_configure_weights+0x100>)
 8002df8:	6013      	str	r3, [r2, #0]
    gemm_0_weights_array.data = AI_PTR(g_eightchannel_weights_map[0] + 0);
 8002dfa:	4b35      	ldr	r3, [pc, #212]	; (8002ed0 <eightchannel_configure_weights+0xfc>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a35      	ldr	r2, [pc, #212]	; (8002ed4 <eightchannel_configure_weights+0x100>)
 8002e00:	6093      	str	r3, [r2, #8]
    gemm_0_weights_array.data_start = AI_PTR(g_eightchannel_weights_map[0] + 0);
 8002e02:	4b33      	ldr	r3, [pc, #204]	; (8002ed0 <eightchannel_configure_weights+0xfc>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a33      	ldr	r2, [pc, #204]	; (8002ed4 <eightchannel_configure_weights+0x100>)
 8002e08:	60d3      	str	r3, [r2, #12]
    gemm_0_bias_array.format |= AI_FMT_FLAG_CONST;
 8002e0a:	4b33      	ldr	r3, [pc, #204]	; (8002ed8 <eightchannel_configure_weights+0x104>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002e12:	4a31      	ldr	r2, [pc, #196]	; (8002ed8 <eightchannel_configure_weights+0x104>)
 8002e14:	6013      	str	r3, [r2, #0]
    gemm_0_bias_array.data = AI_PTR(g_eightchannel_weights_map[0] + 128);
 8002e16:	4b2e      	ldr	r3, [pc, #184]	; (8002ed0 <eightchannel_configure_weights+0xfc>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	3380      	adds	r3, #128	; 0x80
 8002e1c:	4a2e      	ldr	r2, [pc, #184]	; (8002ed8 <eightchannel_configure_weights+0x104>)
 8002e1e:	6093      	str	r3, [r2, #8]
    gemm_0_bias_array.data_start = AI_PTR(g_eightchannel_weights_map[0] + 128);
 8002e20:	4b2b      	ldr	r3, [pc, #172]	; (8002ed0 <eightchannel_configure_weights+0xfc>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	3380      	adds	r3, #128	; 0x80
 8002e26:	4a2c      	ldr	r2, [pc, #176]	; (8002ed8 <eightchannel_configure_weights+0x104>)
 8002e28:	60d3      	str	r3, [r2, #12]
    gemm_1_weights_array.format |= AI_FMT_FLAG_CONST;
 8002e2a:	4b2c      	ldr	r3, [pc, #176]	; (8002edc <eightchannel_configure_weights+0x108>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002e32:	4a2a      	ldr	r2, [pc, #168]	; (8002edc <eightchannel_configure_weights+0x108>)
 8002e34:	6013      	str	r3, [r2, #0]
    gemm_1_weights_array.data = AI_PTR(g_eightchannel_weights_map[0] + 192);
 8002e36:	4b26      	ldr	r3, [pc, #152]	; (8002ed0 <eightchannel_configure_weights+0xfc>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	33c0      	adds	r3, #192	; 0xc0
 8002e3c:	4a27      	ldr	r2, [pc, #156]	; (8002edc <eightchannel_configure_weights+0x108>)
 8002e3e:	6093      	str	r3, [r2, #8]
    gemm_1_weights_array.data_start = AI_PTR(g_eightchannel_weights_map[0] + 192);
 8002e40:	4b23      	ldr	r3, [pc, #140]	; (8002ed0 <eightchannel_configure_weights+0xfc>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	33c0      	adds	r3, #192	; 0xc0
 8002e46:	4a25      	ldr	r2, [pc, #148]	; (8002edc <eightchannel_configure_weights+0x108>)
 8002e48:	60d3      	str	r3, [r2, #12]
    gemm_1_bias_array.format |= AI_FMT_FLAG_CONST;
 8002e4a:	4b25      	ldr	r3, [pc, #148]	; (8002ee0 <eightchannel_configure_weights+0x10c>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002e52:	4a23      	ldr	r2, [pc, #140]	; (8002ee0 <eightchannel_configure_weights+0x10c>)
 8002e54:	6013      	str	r3, [r2, #0]
    gemm_1_bias_array.data = AI_PTR(g_eightchannel_weights_map[0] + 320);
 8002e56:	4b1e      	ldr	r3, [pc, #120]	; (8002ed0 <eightchannel_configure_weights+0xfc>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8002e5e:	4a20      	ldr	r2, [pc, #128]	; (8002ee0 <eightchannel_configure_weights+0x10c>)
 8002e60:	6093      	str	r3, [r2, #8]
    gemm_1_bias_array.data_start = AI_PTR(g_eightchannel_weights_map[0] + 320);
 8002e62:	4b1b      	ldr	r3, [pc, #108]	; (8002ed0 <eightchannel_configure_weights+0xfc>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8002e6a:	4a1d      	ldr	r2, [pc, #116]	; (8002ee0 <eightchannel_configure_weights+0x10c>)
 8002e6c:	60d3      	str	r3, [r2, #12]
    gemm_2_weights_array.format |= AI_FMT_FLAG_CONST;
 8002e6e:	4b1d      	ldr	r3, [pc, #116]	; (8002ee4 <eightchannel_configure_weights+0x110>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002e76:	4a1b      	ldr	r2, [pc, #108]	; (8002ee4 <eightchannel_configure_weights+0x110>)
 8002e78:	6013      	str	r3, [r2, #0]
    gemm_2_weights_array.data = AI_PTR(g_eightchannel_weights_map[0] + 352);
 8002e7a:	4b15      	ldr	r3, [pc, #84]	; (8002ed0 <eightchannel_configure_weights+0xfc>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8002e82:	4a18      	ldr	r2, [pc, #96]	; (8002ee4 <eightchannel_configure_weights+0x110>)
 8002e84:	6093      	str	r3, [r2, #8]
    gemm_2_weights_array.data_start = AI_PTR(g_eightchannel_weights_map[0] + 352);
 8002e86:	4b12      	ldr	r3, [pc, #72]	; (8002ed0 <eightchannel_configure_weights+0xfc>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8002e8e:	4a15      	ldr	r2, [pc, #84]	; (8002ee4 <eightchannel_configure_weights+0x110>)
 8002e90:	60d3      	str	r3, [r2, #12]
    gemm_2_bias_array.format |= AI_FMT_FLAG_CONST;
 8002e92:	4b15      	ldr	r3, [pc, #84]	; (8002ee8 <eightchannel_configure_weights+0x114>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002e9a:	4a13      	ldr	r2, [pc, #76]	; (8002ee8 <eightchannel_configure_weights+0x114>)
 8002e9c:	6013      	str	r3, [r2, #0]
    gemm_2_bias_array.data = AI_PTR(g_eightchannel_weights_map[0] + 408);
 8002e9e:	4b0c      	ldr	r3, [pc, #48]	; (8002ed0 <eightchannel_configure_weights+0xfc>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f503 73cc 	add.w	r3, r3, #408	; 0x198
 8002ea6:	4a10      	ldr	r2, [pc, #64]	; (8002ee8 <eightchannel_configure_weights+0x114>)
 8002ea8:	6093      	str	r3, [r2, #8]
    gemm_2_bias_array.data_start = AI_PTR(g_eightchannel_weights_map[0] + 408);
 8002eaa:	4b09      	ldr	r3, [pc, #36]	; (8002ed0 <eightchannel_configure_weights+0xfc>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f503 73cc 	add.w	r3, r3, #408	; 0x198
 8002eb2:	4a0d      	ldr	r2, [pc, #52]	; (8002ee8 <eightchannel_configure_weights+0x114>)
 8002eb4:	60d3      	str	r3, [r2, #12]
    return true;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e005      	b.n	8002ec6 <eightchannel_configure_weights+0xf2>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 8002eba:	2212      	movs	r2, #18
 8002ebc:	2130      	movs	r1, #48	; 0x30
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f000 f9fe 	bl	80032c0 <ai_platform_network_set_error>
  return false;
 8002ec4:	2300      	movs	r3, #0
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	3708      	adds	r7, #8
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	20000850 	.word	0x20000850
 8002ed4:	2000005c 	.word	0x2000005c
 8002ed8:	2000006c 	.word	0x2000006c
 8002edc:	2000007c 	.word	0x2000007c
 8002ee0:	2000008c 	.word	0x2000008c
 8002ee4:	2000009c 	.word	0x2000009c
 8002ee8:	200000ac 	.word	0x200000ac

08002eec <ai_eightchannel_create>:


AI_API_ENTRY
ai_error ai_eightchannel_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b084      	sub	sp, #16
 8002ef0:	af02      	add	r7, sp, #8
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	9301      	str	r3, [sp, #4]
 8002efa:	2305      	movs	r3, #5
 8002efc:	9300      	str	r3, [sp, #0]
 8002efe:	2301      	movs	r3, #1
 8002f00:	4a04      	ldr	r2, [pc, #16]	; (8002f14 <ai_eightchannel_create+0x28>)
 8002f02:	6839      	ldr	r1, [r7, #0]
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	f000 fac9 	bl	800349c <ai_platform_network_create>
 8002f0a:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	3708      	adds	r7, #8
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}
 8002f14:	20000690 	.word	0x20000690

08002f18 <ai_eightchannel_inputs_get>:
}


AI_API_ENTRY
ai_buffer* ai_eightchannel_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
 8002f20:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d104      	bne.n	8002f32 <ai_eightchannel_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8002f28:	4b06      	ldr	r3, [pc, #24]	; (8002f44 <ai_eightchannel_inputs_get+0x2c>)
 8002f2a:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	4a06      	ldr	r2, [pc, #24]	; (8002f48 <ai_eightchannel_inputs_get+0x30>)
 8002f30:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 8002f32:	6839      	ldr	r1, [r7, #0]
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f000 f9c9 	bl	80032cc <ai_platform_inputs_get>
 8002f3a:	4603      	mov	r3, r0
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3708      	adds	r7, #8
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	20000690 	.word	0x20000690
 8002f48:	a1c00100 	.word	0xa1c00100

08002f4c <ai_eightchannel_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_eightchannel_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d104      	bne.n	8002f66 <ai_eightchannel_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8002f5c:	4b06      	ldr	r3, [pc, #24]	; (8002f78 <ai_eightchannel_outputs_get+0x2c>)
 8002f5e:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	4a06      	ldr	r2, [pc, #24]	; (8002f7c <ai_eightchannel_outputs_get+0x30>)
 8002f64:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 8002f66:	6839      	ldr	r1, [r7, #0]
 8002f68:	6878      	ldr	r0, [r7, #4]
 8002f6a:	f000 fa25 	bl	80033b8 <ai_platform_outputs_get>
 8002f6e:	4603      	mov	r3, r0
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	3708      	adds	r7, #8
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}
 8002f78:	20000690 	.word	0x20000690
 8002f7c:	a1c00100 	.word	0xa1c00100

08002f80 <ai_eightchannel_init>:


AI_API_ENTRY
ai_bool ai_eightchannel_init(
  ai_handle network, const ai_network_params* params)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b084      	sub	sp, #16
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
 8002f88:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 8002f8a:	6839      	ldr	r1, [r7, #0]
 8002f8c:	6878      	ldr	r0, [r7, #4]
 8002f8e:	f000 fac7 	bl	8003520 <ai_platform_network_init>
 8002f92:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 8002f94:	2301      	movs	r3, #1
 8002f96:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d101      	bne.n	8002fa2 <ai_eightchannel_init+0x22>
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	e026      	b.n	8002ff0 <ai_eightchannel_init+0x70>
  ok &= eightchannel_configure_weights(net_ctx, params);
 8002fa2:	6839      	ldr	r1, [r7, #0]
 8002fa4:	68f8      	ldr	r0, [r7, #12]
 8002fa6:	f7ff ff15 	bl	8002dd4 <eightchannel_configure_weights>
 8002faa:	4603      	mov	r3, r0
 8002fac:	461a      	mov	r2, r3
 8002fae:	7afb      	ldrb	r3, [r7, #11]
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	bf14      	ite	ne
 8002fb6:	2301      	movne	r3, #1
 8002fb8:	2300      	moveq	r3, #0
 8002fba:	72fb      	strb	r3, [r7, #11]
  ok &= eightchannel_configure_activations(net_ctx, params);
 8002fbc:	6839      	ldr	r1, [r7, #0]
 8002fbe:	68f8      	ldr	r0, [r7, #12]
 8002fc0:	f7ff fe72 	bl	8002ca8 <eightchannel_configure_activations>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	7afb      	ldrb	r3, [r7, #11]
 8002fca:	4013      	ands	r3, r2
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	bf14      	ite	ne
 8002fd0:	2301      	movne	r3, #1
 8002fd2:	2300      	moveq	r3, #0
 8002fd4:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f000 fb3a 	bl	8003650 <ai_platform_network_post_init>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	461a      	mov	r2, r3
 8002fe0:	7afb      	ldrb	r3, [r7, #11]
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	bf14      	ite	ne
 8002fe8:	2301      	movne	r3, #1
 8002fea:	2300      	moveq	r3, #0
 8002fec:	72fb      	strb	r3, [r7, #11]

  return ok;
 8002fee:	7afb      	ldrb	r3, [r7, #11]
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	3710      	adds	r7, #16
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}

08002ff8 <ai_eightchannel_run>:


AI_API_ENTRY
ai_i32 ai_eightchannel_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b084      	sub	sp, #16
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	60f8      	str	r0, [r7, #12]
 8003000:	60b9      	str	r1, [r7, #8]
 8003002:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	68b9      	ldr	r1, [r7, #8]
 8003008:	68f8      	ldr	r0, [r7, #12]
 800300a:	f000 fb4f 	bl	80036ac <ai_platform_network_process>
 800300e:	4603      	mov	r3, r0
}
 8003010:	4618      	mov	r0, r3
 8003012:	3710      	adds	r7, #16
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}

08003018 <ai_eightchannel_data_activations_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_eightchannel_data_activations_buffer_get(const ai_handle ptr)
{
 8003018:	b4b0      	push	{r4, r5, r7}
 800301a:	b08f      	sub	sp, #60	; 0x3c
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
 8003020:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 8003022:	4b15      	ldr	r3, [pc, #84]	; (8003078 <ai_eightchannel_data_activations_buffer_get+0x60>)
 8003024:	61fb      	str	r3, [r7, #28]
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	623b      	str	r3, [r7, #32]
 800302a:	2300      	movs	r3, #0
 800302c:	627b      	str	r3, [r7, #36]	; 0x24
 800302e:	2300      	movs	r3, #0
 8003030:	62bb      	str	r3, [r7, #40]	; 0x28
 8003032:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8003036:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003038:	2301      	movs	r3, #1
 800303a:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 800303e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003040:	2204      	movs	r2, #4
 8003042:	f362 231f 	bfi	r3, r2, #8, #24
 8003046:	633b      	str	r3, [r7, #48]	; 0x30
 8003048:	4b0c      	ldr	r3, [pc, #48]	; (800307c <ai_eightchannel_data_activations_buffer_get+0x64>)
 800304a:	f107 040c 	add.w	r4, r7, #12
 800304e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003050:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8003054:	f107 030c 	add.w	r3, r7, #12
 8003058:	637b      	str	r3, [r7, #52]	; 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_EIGHTCHANNEL_DATA_ACTIVATIONS_SIZE, 1, AI_EIGHTCHANNEL_DATA_ACTIVATIONS_COUNT),
    AI_EIGHTCHANNEL_DATA_ACTIVATIONS_SIZE,
    NULL, ptr);
  return buf;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	461d      	mov	r5, r3
 800305e:	f107 041c 	add.w	r4, r7, #28
 8003062:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003064:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003066:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800306a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	373c      	adds	r7, #60	; 0x3c
 8003072:	46bd      	mov	sp, r7
 8003074:	bcb0      	pop	{r4, r5, r7}
 8003076:	4770      	bx	lr
 8003078:	00040440 	.word	0x00040440
 800307c:	08007004 	.word	0x08007004

08003080 <ai_eightchannel_data_weights_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_eightchannel_data_weights_buffer_get(const ai_handle ptr)
{
 8003080:	b4b0      	push	{r4, r5, r7}
 8003082:	b08f      	sub	sp, #60	; 0x3c
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
 8003088:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 800308a:	4b15      	ldr	r3, [pc, #84]	; (80030e0 <ai_eightchannel_data_weights_buffer_get+0x60>)
 800308c:	61fb      	str	r3, [r7, #28]
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	623b      	str	r3, [r7, #32]
 8003092:	2300      	movs	r3, #0
 8003094:	627b      	str	r3, [r7, #36]	; 0x24
 8003096:	2300      	movs	r3, #0
 8003098:	62bb      	str	r3, [r7, #40]	; 0x28
 800309a:	f44f 73da 	mov.w	r3, #436	; 0x1b4
 800309e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80030a0:	2301      	movs	r3, #1
 80030a2:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 80030a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030a8:	2204      	movs	r2, #4
 80030aa:	f362 231f 	bfi	r3, r2, #8, #24
 80030ae:	633b      	str	r3, [r7, #48]	; 0x30
 80030b0:	4b0c      	ldr	r3, [pc, #48]	; (80030e4 <ai_eightchannel_data_weights_buffer_get+0x64>)
 80030b2:	f107 040c 	add.w	r4, r7, #12
 80030b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80030b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80030bc:	f107 030c 	add.w	r3, r7, #12
 80030c0:	637b      	str	r3, [r7, #52]	; 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8|AI_BUFFER_FMT_FLAG_CONST,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_EIGHTCHANNEL_DATA_WEIGHTS_SIZE, 1, AI_EIGHTCHANNEL_DATA_WEIGHTS_COUNT),
    AI_EIGHTCHANNEL_DATA_WEIGHTS_SIZE,
    NULL, ptr);
  return buf;
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	461d      	mov	r5, r3
 80030c6:	f107 041c 	add.w	r4, r7, #28
 80030ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030ce:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80030d2:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	373c      	adds	r7, #60	; 0x3c
 80030da:	46bd      	mov	sp, r7
 80030dc:	bcb0      	pop	{r4, r5, r7}
 80030de:	4770      	bx	lr
 80030e0:	40040440 	.word	0x40040440
 80030e4:	08007014 	.word	0x08007014

080030e8 <ai_eightchannel_data_weights_get>:
 * @return a ai_handle pointer to the weights array
 */
AI_DEPRECATED
AI_API_ENTRY
ai_handle ai_eightchannel_data_weights_get(void)
{
 80030e8:	b480      	push	{r7}
 80030ea:	af00      	add	r7, sp, #0
  return AI_HANDLE_PTR(g_eightchannel_weights_table);
 80030ec:	4b02      	ldr	r3, [pc, #8]	; (80030f8 <ai_eightchannel_data_weights_get+0x10>)

}
 80030ee:	4618      	mov	r0, r3
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr
 80030f8:	20000734 	.word	0x20000734

080030fc <ai_buffer_get_size>:
 80030fc:	b360      	cbz	r0, 8003158 <ai_buffer_get_size+0x5c>
 80030fe:	b430      	push	{r4, r5}
 8003100:	6803      	ldr	r3, [r0, #0]
 8003102:	4d16      	ldr	r5, [pc, #88]	; (800315c <ai_buffer_get_size+0x60>)
 8003104:	6984      	ldr	r4, [r0, #24]
 8003106:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 800310a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800310e:	42ab      	cmp	r3, r5
 8003110:	6862      	ldr	r2, [r4, #4]
 8003112:	d01b      	beq.n	800314c <ai_buffer_get_size+0x50>
 8003114:	7d03      	ldrb	r3, [r0, #20]
 8003116:	6941      	ldr	r1, [r0, #20]
 8003118:	f1a3 0301 	sub.w	r3, r3, #1
 800311c:	fab3 f383 	clz	r3, r3
 8003120:	095b      	lsrs	r3, r3, #5
 8003122:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8003126:	f3c1 2017 	ubfx	r0, r1, #8, #24
 800312a:	da0b      	bge.n	8003144 <ai_buffer_get_size+0x48>
 800312c:	2b01      	cmp	r3, #1
 800312e:	d102      	bne.n	8003136 <ai_buffer_get_size+0x3a>
 8003130:	2802      	cmp	r0, #2
 8003132:	d007      	beq.n	8003144 <ai_buffer_get_size+0x48>
 8003134:	2302      	movs	r3, #2
 8003136:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 800313a:	3301      	adds	r3, #1
 800313c:	4298      	cmp	r0, r3
 800313e:	fb01 f202 	mul.w	r2, r1, r2
 8003142:	d1f3      	bne.n	800312c <ai_buffer_get_size+0x30>
 8003144:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 8003148:	bc30      	pop	{r4, r5}
 800314a:	4770      	bx	lr
 800314c:	2900      	cmp	r1, #0
 800314e:	d0e1      	beq.n	8003114 <ai_buffer_get_size+0x18>
 8003150:	321f      	adds	r2, #31
 8003152:	f022 021f 	bic.w	r2, r2, #31
 8003156:	e7dd      	b.n	8003114 <ai_buffer_get_size+0x18>
 8003158:	4770      	bx	lr
 800315a:	bf00      	nop
 800315c:	000400c0 	.word	0x000400c0

08003160 <ai_buffer_array_sane>:
 8003160:	b138      	cbz	r0, 8003172 <ai_buffer_array_sane+0x12>
 8003162:	6843      	ldr	r3, [r0, #4]
 8003164:	b123      	cbz	r3, 8003170 <ai_buffer_array_sane+0x10>
 8003166:	8840      	ldrh	r0, [r0, #2]
 8003168:	3800      	subs	r0, #0
 800316a:	bf18      	it	ne
 800316c:	2001      	movne	r0, #1
 800316e:	4770      	bx	lr
 8003170:	4618      	mov	r0, r3
 8003172:	4770      	bx	lr

08003174 <ai_platform_get_weights_map>:
 8003174:	b1f2      	cbz	r2, 80031b4 <ai_platform_get_weights_map+0x40>
 8003176:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003178:	4605      	mov	r5, r0
 800317a:	b1c8      	cbz	r0, 80031b0 <ai_platform_get_weights_map+0x3c>
 800317c:	460c      	mov	r4, r1
 800317e:	b1b9      	cbz	r1, 80031b0 <ai_platform_get_weights_map+0x3c>
 8003180:	4b24      	ldr	r3, [pc, #144]	; (8003214 <ai_platform_get_weights_map+0xa0>)
 8003182:	6811      	ldr	r1, [r2, #0]
 8003184:	4299      	cmp	r1, r3
 8003186:	4616      	mov	r6, r2
 8003188:	d00b      	beq.n	80031a2 <ai_platform_get_weights_map+0x2e>
 800318a:	6856      	ldr	r6, [r2, #4]
 800318c:	b186      	cbz	r6, 80031b0 <ai_platform_get_weights_map+0x3c>
 800318e:	6837      	ldr	r7, [r6, #0]
 8003190:	429f      	cmp	r7, r3
 8003192:	d011      	beq.n	80031b8 <ai_platform_get_weights_map+0x44>
 8003194:	6006      	str	r6, [r0, #0]
 8003196:	f1a4 0001 	sub.w	r0, r4, #1
 800319a:	fab0 f080 	clz	r0, r0
 800319e:	0940      	lsrs	r0, r0, #5
 80031a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031a2:	1d10      	adds	r0, r2, #4
 80031a4:	f7ff ffdc 	bl	8003160 <ai_buffer_array_sane>
 80031a8:	b110      	cbz	r0, 80031b0 <ai_platform_get_weights_map+0x3c>
 80031aa:	88f3      	ldrh	r3, [r6, #6]
 80031ac:	429c      	cmp	r4, r3
 80031ae:	d01b      	beq.n	80031e8 <ai_platform_get_weights_map+0x74>
 80031b0:	2000      	movs	r0, #0
 80031b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031b4:	2000      	movs	r0, #0
 80031b6:	4770      	bx	lr
 80031b8:	4631      	mov	r1, r6
 80031ba:	3804      	subs	r0, #4
 80031bc:	2300      	movs	r3, #0
 80031be:	e004      	b.n	80031ca <ai_platform_get_weights_map+0x56>
 80031c0:	3301      	adds	r3, #1
 80031c2:	429c      	cmp	r4, r3
 80031c4:	f840 2f04 	str.w	r2, [r0, #4]!
 80031c8:	d005      	beq.n	80031d6 <ai_platform_get_weights_map+0x62>
 80031ca:	f851 2f04 	ldr.w	r2, [r1, #4]!
 80031ce:	42ba      	cmp	r2, r7
 80031d0:	d1f6      	bne.n	80031c0 <ai_platform_get_weights_map+0x4c>
 80031d2:	429c      	cmp	r4, r3
 80031d4:	d1ec      	bne.n	80031b0 <ai_platform_get_weights_map+0x3c>
 80031d6:	3401      	adds	r4, #1
 80031d8:	4b0e      	ldr	r3, [pc, #56]	; (8003214 <ai_platform_get_weights_map+0xa0>)
 80031da:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80031de:	1ac0      	subs	r0, r0, r3
 80031e0:	fab0 f080 	clz	r0, r0
 80031e4:	0940      	lsrs	r0, r0, #5
 80031e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031e8:	2100      	movs	r1, #0
 80031ea:	1f28      	subs	r0, r5, #4
 80031ec:	468c      	mov	ip, r1
 80031ee:	e005      	b.n	80031fc <ai_platform_get_weights_map+0x88>
 80031f0:	f10c 0c01 	add.w	ip, ip, #1
 80031f4:	4564      	cmp	r4, ip
 80031f6:	f840 3f04 	str.w	r3, [r0, #4]!
 80031fa:	d005      	beq.n	8003208 <ai_platform_get_weights_map+0x94>
 80031fc:	68b3      	ldr	r3, [r6, #8]
 80031fe:	440b      	add	r3, r1
 8003200:	311c      	adds	r1, #28
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d1f3      	bne.n	80031f0 <ai_platform_get_weights_map+0x7c>
 8003208:	eba4 000c 	sub.w	r0, r4, ip
 800320c:	fab0 f080 	clz	r0, r0
 8003210:	0940      	lsrs	r0, r0, #5
 8003212:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003214:	a1facade 	.word	0xa1facade

08003218 <ai_platform_get_activations_map>:
 8003218:	b1fa      	cbz	r2, 800325a <ai_platform_get_activations_map+0x42>
 800321a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800321c:	4605      	mov	r5, r0
 800321e:	b1d0      	cbz	r0, 8003256 <ai_platform_get_activations_map+0x3e>
 8003220:	460c      	mov	r4, r1
 8003222:	b1c1      	cbz	r1, 8003256 <ai_platform_get_activations_map+0x3e>
 8003224:	4b25      	ldr	r3, [pc, #148]	; (80032bc <ai_platform_get_activations_map+0xa4>)
 8003226:	6811      	ldr	r1, [r2, #0]
 8003228:	4299      	cmp	r1, r3
 800322a:	4616      	mov	r6, r2
 800322c:	d00b      	beq.n	8003246 <ai_platform_get_activations_map+0x2e>
 800322e:	6a16      	ldr	r6, [r2, #32]
 8003230:	b18e      	cbz	r6, 8003256 <ai_platform_get_activations_map+0x3e>
 8003232:	6837      	ldr	r7, [r6, #0]
 8003234:	429f      	cmp	r7, r3
 8003236:	d012      	beq.n	800325e <ai_platform_get_activations_map+0x46>
 8003238:	6006      	str	r6, [r0, #0]
 800323a:	f1a4 0001 	sub.w	r0, r4, #1
 800323e:	fab0 f080 	clz	r0, r0
 8003242:	0940      	lsrs	r0, r0, #5
 8003244:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003246:	f102 000c 	add.w	r0, r2, #12
 800324a:	f7ff ff89 	bl	8003160 <ai_buffer_array_sane>
 800324e:	b110      	cbz	r0, 8003256 <ai_platform_get_activations_map+0x3e>
 8003250:	89f3      	ldrh	r3, [r6, #14]
 8003252:	429c      	cmp	r4, r3
 8003254:	d01b      	beq.n	800328e <ai_platform_get_activations_map+0x76>
 8003256:	2000      	movs	r0, #0
 8003258:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800325a:	2000      	movs	r0, #0
 800325c:	4770      	bx	lr
 800325e:	4631      	mov	r1, r6
 8003260:	3804      	subs	r0, #4
 8003262:	2300      	movs	r3, #0
 8003264:	e004      	b.n	8003270 <ai_platform_get_activations_map+0x58>
 8003266:	3301      	adds	r3, #1
 8003268:	429c      	cmp	r4, r3
 800326a:	f840 2f04 	str.w	r2, [r0, #4]!
 800326e:	d005      	beq.n	800327c <ai_platform_get_activations_map+0x64>
 8003270:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8003274:	42ba      	cmp	r2, r7
 8003276:	d1f6      	bne.n	8003266 <ai_platform_get_activations_map+0x4e>
 8003278:	429c      	cmp	r4, r3
 800327a:	d1ec      	bne.n	8003256 <ai_platform_get_activations_map+0x3e>
 800327c:	3401      	adds	r4, #1
 800327e:	4b0f      	ldr	r3, [pc, #60]	; (80032bc <ai_platform_get_activations_map+0xa4>)
 8003280:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8003284:	1ac0      	subs	r0, r0, r3
 8003286:	fab0 f080 	clz	r0, r0
 800328a:	0940      	lsrs	r0, r0, #5
 800328c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800328e:	2100      	movs	r1, #0
 8003290:	1f28      	subs	r0, r5, #4
 8003292:	468c      	mov	ip, r1
 8003294:	e005      	b.n	80032a2 <ai_platform_get_activations_map+0x8a>
 8003296:	f10c 0c01 	add.w	ip, ip, #1
 800329a:	4564      	cmp	r4, ip
 800329c:	f840 3f04 	str.w	r3, [r0, #4]!
 80032a0:	d005      	beq.n	80032ae <ai_platform_get_activations_map+0x96>
 80032a2:	6933      	ldr	r3, [r6, #16]
 80032a4:	440b      	add	r3, r1
 80032a6:	311c      	adds	r1, #28
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d1f3      	bne.n	8003296 <ai_platform_get_activations_map+0x7e>
 80032ae:	eba4 000c 	sub.w	r0, r4, ip
 80032b2:	fab0 f080 	clz	r0, r0
 80032b6:	0940      	lsrs	r0, r0, #5
 80032b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80032ba:	bf00      	nop
 80032bc:	a1facade 	.word	0xa1facade

080032c0 <ai_platform_network_set_error>:
 80032c0:	b110      	cbz	r0, 80032c8 <ai_platform_network_set_error+0x8>
 80032c2:	300c      	adds	r0, #12
 80032c4:	f000 bc10 	b.w	8003ae8 <core_set_error>
 80032c8:	4770      	bx	lr
 80032ca:	bf00      	nop

080032cc <ai_platform_inputs_get>:
 80032cc:	4b39      	ldr	r3, [pc, #228]	; (80033b4 <ai_platform_inputs_get+0xe8>)
 80032ce:	6802      	ldr	r2, [r0, #0]
 80032d0:	4393      	bics	r3, r2
 80032d2:	d163      	bne.n	800339c <ai_platform_inputs_get+0xd0>
 80032d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032d8:	8e03      	ldrh	r3, [r0, #48]	; 0x30
 80032da:	b085      	sub	sp, #20
 80032dc:	4605      	mov	r5, r0
 80032de:	460c      	mov	r4, r1
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d04e      	beq.n	8003382 <ai_platform_inputs_get+0xb6>
 80032e4:	6b47      	ldr	r7, [r0, #52]	; 0x34
 80032e6:	2f00      	cmp	r7, #0
 80032e8:	d04b      	beq.n	8003382 <ai_platform_inputs_get+0xb6>
 80032ea:	f04f 0b00 	mov.w	fp, #0
 80032ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80032f2:	465e      	mov	r6, fp
 80032f4:	46ba      	mov	sl, r7
 80032f6:	e016      	b.n	8003326 <ai_platform_inputs_get+0x5a>
 80032f8:	9901      	ldr	r1, [sp, #4]
 80032fa:	2201      	movs	r2, #1
 80032fc:	507a      	str	r2, [r7, r1]
 80032fe:	69a1      	ldr	r1, [r4, #24]
 8003300:	684c      	ldr	r4, [r1, #4]
 8003302:	6028      	str	r0, [r5, #0]
 8003304:	f04f 0201 	mov.w	r2, #1
 8003308:	752a      	strb	r2, [r5, #20]
 800330a:	6968      	ldr	r0, [r5, #20]
 800330c:	60ab      	str	r3, [r5, #8]
 800330e:	f368 201f 	bfi	r0, r8, #8, #24
 8003312:	2300      	movs	r3, #0
 8003314:	e9c5 3403 	strd	r3, r4, [r5, #12]
 8003318:	e9c5 0905 	strd	r0, r9, [r5, #20]
 800331c:	f8c5 c004 	str.w	ip, [r5, #4]
 8003320:	3601      	adds	r6, #1
 8003322:	f10b 0b1c 	add.w	fp, fp, #28
 8003326:	f8ba 3000 	ldrh.w	r3, [sl]
 800332a:	00f2      	lsls	r2, r6, #3
 800332c:	42b3      	cmp	r3, r6
 800332e:	9201      	str	r2, [sp, #4]
 8003330:	d936      	bls.n	80033a0 <ai_platform_inputs_get+0xd4>
 8003332:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d032      	beq.n	80033a0 <ai_platform_inputs_get+0xd4>
 800333a:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 800333e:	b37c      	cbz	r4, 80033a0 <ai_platform_inputs_get+0xd4>
 8003340:	f8da 3008 	ldr.w	r3, [sl, #8]
 8003344:	69a2      	ldr	r2, [r4, #24]
 8003346:	f8d4 900c 	ldr.w	r9, [r4, #12]
 800334a:	6810      	ldr	r0, [r2, #0]
 800334c:	e9d3 5701 	ldrd	r5, r7, [r3, #4]
 8003350:	68a3      	ldr	r3, [r4, #8]
 8003352:	f3c3 2817 	ubfx	r8, r3, #8, #24
 8003356:	f001 f9b3 	bl	80046c0 <ai_array_to_buffer_fmt>
 800335a:	69a1      	ldr	r1, [r4, #24]
 800335c:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 8003360:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8003364:	445d      	add	r5, fp
 8003366:	2b00      	cmp	r3, #0
 8003368:	d0ca      	beq.n	8003300 <ai_platform_inputs_get+0x34>
 800336a:	2100      	movs	r1, #0
 800336c:	f847 1036 	str.w	r1, [r7, r6, lsl #3]
 8003370:	6821      	ldr	r1, [r4, #0]
 8003372:	6059      	str	r1, [r3, #4]
 8003374:	b111      	cbz	r1, 800337c <ai_platform_inputs_get+0xb0>
 8003376:	8849      	ldrh	r1, [r1, #2]
 8003378:	2900      	cmp	r1, #0
 800337a:	d1bd      	bne.n	80032f8 <ai_platform_inputs_get+0x2c>
 800337c:	69a1      	ldr	r1, [r4, #24]
 800337e:	2300      	movs	r3, #0
 8003380:	e7be      	b.n	8003300 <ai_platform_inputs_get+0x34>
 8003382:	2218      	movs	r2, #24
 8003384:	2111      	movs	r1, #17
 8003386:	f105 000c 	add.w	r0, r5, #12
 800338a:	2600      	movs	r6, #0
 800338c:	f000 fbac 	bl	8003ae8 <core_set_error>
 8003390:	4630      	mov	r0, r6
 8003392:	b104      	cbz	r4, 8003396 <ai_platform_inputs_get+0xca>
 8003394:	8026      	strh	r6, [r4, #0]
 8003396:	b005      	add	sp, #20
 8003398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800339c:	2000      	movs	r0, #0
 800339e:	4770      	bx	lr
 80033a0:	b2b6      	uxth	r6, r6
 80033a2:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 80033a6:	2e00      	cmp	r6, #0
 80033a8:	d0eb      	beq.n	8003382 <ai_platform_inputs_get+0xb6>
 80033aa:	f8da 3008 	ldr.w	r3, [sl, #8]
 80033ae:	6858      	ldr	r0, [r3, #4]
 80033b0:	e7ef      	b.n	8003392 <ai_platform_inputs_get+0xc6>
 80033b2:	bf00      	nop
 80033b4:	a1c00100 	.word	0xa1c00100

080033b8 <ai_platform_outputs_get>:
 80033b8:	4b37      	ldr	r3, [pc, #220]	; (8003498 <ai_platform_outputs_get+0xe0>)
 80033ba:	6802      	ldr	r2, [r0, #0]
 80033bc:	4393      	bics	r3, r2
 80033be:	d169      	bne.n	8003494 <ai_platform_outputs_get+0xdc>
 80033c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033c4:	8e03      	ldrh	r3, [r0, #48]	; 0x30
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	b085      	sub	sp, #20
 80033ca:	4605      	mov	r5, r0
 80033cc:	460c      	mov	r4, r1
 80033ce:	d94b      	bls.n	8003468 <ai_platform_outputs_get+0xb0>
 80033d0:	6b47      	ldr	r7, [r0, #52]	; 0x34
 80033d2:	f04f 0b00 	mov.w	fp, #0
 80033d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80033da:	465e      	mov	r6, fp
 80033dc:	46d8      	mov	r8, fp
 80033de:	46ba      	mov	sl, r7
 80033e0:	e016      	b.n	8003410 <ai_platform_outputs_get+0x58>
 80033e2:	9901      	ldr	r1, [sp, #4]
 80033e4:	2201      	movs	r2, #1
 80033e6:	507a      	str	r2, [r7, r1]
 80033e8:	69a9      	ldr	r1, [r5, #24]
 80033ea:	684d      	ldr	r5, [r1, #4]
 80033ec:	6020      	str	r0, [r4, #0]
 80033ee:	f04f 0201 	mov.w	r2, #1
 80033f2:	7522      	strb	r2, [r4, #20]
 80033f4:	6960      	ldr	r0, [r4, #20]
 80033f6:	f8c4 c004 	str.w	ip, [r4, #4]
 80033fa:	f369 201f 	bfi	r0, r9, #8, #24
 80033fe:	e9c4 5004 	strd	r5, r0, [r4, #16]
 8003402:	e9c4 3802 	strd	r3, r8, [r4, #8]
 8003406:	9b00      	ldr	r3, [sp, #0]
 8003408:	61a3      	str	r3, [r4, #24]
 800340a:	3601      	adds	r6, #1
 800340c:	f10b 0b1c 	add.w	fp, fp, #28
 8003410:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8003414:	00f2      	lsls	r2, r6, #3
 8003416:	42b3      	cmp	r3, r6
 8003418:	9201      	str	r2, [sp, #4]
 800341a:	d932      	bls.n	8003482 <ai_platform_outputs_get+0xca>
 800341c:	f8da 3010 	ldr.w	r3, [sl, #16]
 8003420:	b37b      	cbz	r3, 8003482 <ai_platform_outputs_get+0xca>
 8003422:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 8003426:	b365      	cbz	r5, 8003482 <ai_platform_outputs_get+0xca>
 8003428:	f8da 3014 	ldr.w	r3, [sl, #20]
 800342c:	69aa      	ldr	r2, [r5, #24]
 800342e:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 8003432:	68ab      	ldr	r3, [r5, #8]
 8003434:	6810      	ldr	r0, [r2, #0]
 8003436:	f3c3 2917 	ubfx	r9, r3, #8, #24
 800343a:	68eb      	ldr	r3, [r5, #12]
 800343c:	9300      	str	r3, [sp, #0]
 800343e:	f001 f93f 	bl	80046c0 <ai_array_to_buffer_fmt>
 8003442:	69a9      	ldr	r1, [r5, #24]
 8003444:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 8003448:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800344c:	445c      	add	r4, fp
 800344e:	2b00      	cmp	r3, #0
 8003450:	d0cb      	beq.n	80033ea <ai_platform_outputs_get+0x32>
 8003452:	f847 8036 	str.w	r8, [r7, r6, lsl #3]
 8003456:	6829      	ldr	r1, [r5, #0]
 8003458:	6059      	str	r1, [r3, #4]
 800345a:	b111      	cbz	r1, 8003462 <ai_platform_outputs_get+0xaa>
 800345c:	8849      	ldrh	r1, [r1, #2]
 800345e:	2900      	cmp	r1, #0
 8003460:	d1bf      	bne.n	80033e2 <ai_platform_outputs_get+0x2a>
 8003462:	69a9      	ldr	r1, [r5, #24]
 8003464:	2300      	movs	r3, #0
 8003466:	e7c0      	b.n	80033ea <ai_platform_outputs_get+0x32>
 8003468:	2218      	movs	r2, #24
 800346a:	2111      	movs	r1, #17
 800346c:	f105 000c 	add.w	r0, r5, #12
 8003470:	2600      	movs	r6, #0
 8003472:	f000 fb39 	bl	8003ae8 <core_set_error>
 8003476:	4630      	mov	r0, r6
 8003478:	b104      	cbz	r4, 800347c <ai_platform_outputs_get+0xc4>
 800347a:	8026      	strh	r6, [r4, #0]
 800347c:	b005      	add	sp, #20
 800347e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003482:	b2b6      	uxth	r6, r6
 8003484:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 8003488:	2e00      	cmp	r6, #0
 800348a:	d0ed      	beq.n	8003468 <ai_platform_outputs_get+0xb0>
 800348c:	f8da 3014 	ldr.w	r3, [sl, #20]
 8003490:	6858      	ldr	r0, [r3, #4]
 8003492:	e7f1      	b.n	8003478 <ai_platform_outputs_get+0xc0>
 8003494:	2000      	movs	r0, #0
 8003496:	4770      	bx	lr
 8003498:	a1c00100 	.word	0xa1c00100

0800349c <ai_platform_network_create>:
 800349c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80034a0:	b083      	sub	sp, #12
 80034a2:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
 80034a6:	f89d 902c 	ldrb.w	r9, [sp, #44]	; 0x2c
 80034aa:	b320      	cbz	r0, 80034f6 <ai_platform_network_create+0x5a>
 80034ac:	6002      	str	r2, [r0, #0]
 80034ae:	4616      	mov	r6, r2
 80034b0:	461f      	mov	r7, r3
 80034b2:	4604      	mov	r4, r0
 80034b4:	f000 fb16 	bl	8003ae4 <core_init>
 80034b8:	b970      	cbnz	r0, 80034d8 <ai_platform_network_create+0x3c>
 80034ba:	2530      	movs	r5, #48	; 0x30
 80034bc:	2300      	movs	r3, #0
 80034be:	6023      	str	r3, [r4, #0]
 80034c0:	2410      	movs	r4, #16
 80034c2:	464a      	mov	r2, r9
 80034c4:	4641      	mov	r1, r8
 80034c6:	4638      	mov	r0, r7
 80034c8:	f001 f97c 	bl	80047c4 <ai_version_get>
 80034cc:	60b0      	str	r0, [r6, #8]
 80034ce:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 80034d2:	b003      	add	sp, #12
 80034d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80034d8:	2200      	movs	r2, #0
 80034da:	4641      	mov	r1, r8
 80034dc:	4638      	mov	r0, r7
 80034de:	f001 f971 	bl	80047c4 <ai_version_get>
 80034e2:	2200      	movs	r2, #0
 80034e4:	4605      	mov	r5, r0
 80034e6:	2105      	movs	r1, #5
 80034e8:	2001      	movs	r0, #1
 80034ea:	f001 f96b 	bl	80047c4 <ai_version_get>
 80034ee:	4285      	cmp	r5, r0
 80034f0:	d008      	beq.n	8003504 <ai_platform_network_create+0x68>
 80034f2:	2501      	movs	r5, #1
 80034f4:	e7e2      	b.n	80034bc <ai_platform_network_create+0x20>
 80034f6:	2510      	movs	r5, #16
 80034f8:	462c      	mov	r4, r5
 80034fa:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 80034fe:	b003      	add	sp, #12
 8003500:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003504:	4b05      	ldr	r3, [pc, #20]	; (800351c <ai_platform_network_create+0x80>)
 8003506:	9301      	str	r3, [sp, #4]
 8003508:	a801      	add	r0, sp, #4
 800350a:	f000 faf9 	bl	8003b00 <ai_check_custom_types>
 800350e:	b110      	cbz	r0, 8003516 <ai_platform_network_create+0x7a>
 8003510:	2400      	movs	r4, #0
 8003512:	4625      	mov	r5, r4
 8003514:	e7d5      	b.n	80034c2 <ai_platform_network_create+0x26>
 8003516:	2502      	movs	r5, #2
 8003518:	e7d0      	b.n	80034bc <ai_platform_network_create+0x20>
 800351a:	bf00      	nop
 800351c:	84048403 	.word	0x84048403

08003520 <ai_platform_network_init>:
 8003520:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003524:	4a48      	ldr	r2, [pc, #288]	; (8003648 <ai_platform_network_init+0x128>)
 8003526:	4604      	mov	r4, r0
 8003528:	6800      	ldr	r0, [r0, #0]
 800352a:	460b      	mov	r3, r1
 800352c:	ea00 0102 	and.w	r1, r0, r2
 8003530:	4382      	bics	r2, r0
 8003532:	d13b      	bne.n	80035ac <ai_platform_network_init+0x8c>
 8003534:	2b00      	cmp	r3, #0
 8003536:	d078      	beq.n	800362a <ai_platform_network_init+0x10a>
 8003538:	4a44      	ldr	r2, [pc, #272]	; (800364c <ai_platform_network_init+0x12c>)
 800353a:	681d      	ldr	r5, [r3, #0]
 800353c:	4295      	cmp	r5, r2
 800353e:	d10a      	bne.n	8003556 <ai_platform_network_init+0x36>
 8003540:	4288      	cmp	r0, r1
 8003542:	e9d3 2503 	ldrd	r2, r5, [r3, #12]
 8003546:	e9d3 6301 	ldrd	r6, r3, [r3, #4]
 800354a:	d03d      	beq.n	80035c8 <ai_platform_network_init+0xa8>
 800354c:	2303      	movs	r3, #3
 800354e:	6123      	str	r3, [r4, #16]
 8003550:	4620      	mov	r0, r4
 8003552:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003556:	2101      	movs	r1, #1
 8003558:	4618      	mov	r0, r3
 800355a:	461d      	mov	r5, r3
 800355c:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8003560:	f7ff fdcc 	bl	80030fc <ai_buffer_get_size>
 8003564:	f105 071c 	add.w	r7, r5, #28
 8003568:	4606      	mov	r6, r0
 800356a:	2101      	movs	r1, #1
 800356c:	4638      	mov	r0, r7
 800356e:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8003572:	f7ff fdc3 	bl	80030fc <ai_buffer_get_size>
 8003576:	2e00      	cmp	r6, #0
 8003578:	bf0a      	itet	eq
 800357a:	4631      	moveq	r1, r6
 800357c:	2101      	movne	r1, #1
 800357e:	4635      	moveq	r5, r6
 8003580:	b1b0      	cbz	r0, 80035b0 <ai_platform_network_init+0x90>
 8003582:	f1b9 0f00 	cmp.w	r9, #0
 8003586:	d057      	beq.n	8003638 <ai_platform_network_init+0x118>
 8003588:	f04f 0e01 	mov.w	lr, #1
 800358c:	f1b8 0f00 	cmp.w	r8, #0
 8003590:	d011      	beq.n	80035b6 <ai_platform_network_init+0x96>
 8003592:	4b2d      	ldr	r3, [pc, #180]	; (8003648 <ai_platform_network_init+0x128>)
 8003594:	6822      	ldr	r2, [r4, #0]
 8003596:	429a      	cmp	r2, r3
 8003598:	d1d8      	bne.n	800354c <ai_platform_network_init+0x2c>
 800359a:	8c63      	ldrh	r3, [r4, #34]	; 0x22
 800359c:	428b      	cmp	r3, r1
 800359e:	d21b      	bcs.n	80035d8 <ai_platform_network_init+0xb8>
 80035a0:	2212      	movs	r2, #18
 80035a2:	2116      	movs	r1, #22
 80035a4:	f104 000c 	add.w	r0, r4, #12
 80035a8:	f000 fa9e 	bl	8003ae8 <core_set_error>
 80035ac:	2000      	movs	r0, #0
 80035ae:	e7d0      	b.n	8003552 <ai_platform_network_init+0x32>
 80035b0:	4607      	mov	r7, r0
 80035b2:	4686      	mov	lr, r0
 80035b4:	e7ea      	b.n	800358c <ai_platform_network_init+0x6c>
 80035b6:	2e00      	cmp	r6, #0
 80035b8:	d0eb      	beq.n	8003592 <ai_platform_network_init+0x72>
 80035ba:	2212      	movs	r2, #18
 80035bc:	2110      	movs	r1, #16
 80035be:	f104 000c 	add.w	r0, r4, #12
 80035c2:	f000 fa91 	bl	8003ae8 <core_set_error>
 80035c6:	e7f1      	b.n	80035ac <ai_platform_network_init+0x8c>
 80035c8:	e9c4 6308 	strd	r6, r3, [r4, #32]
 80035cc:	62e5      	str	r5, [r4, #44]	; 0x2c
 80035ce:	62a2      	str	r2, [r4, #40]	; 0x28
 80035d0:	4620      	mov	r0, r4
 80035d2:	f000 fabf 	bl	8003b54 <ai_layers_init_all>
 80035d6:	e7b9      	b.n	800354c <ai_platform_network_init+0x2c>
 80035d8:	b1e1      	cbz	r1, 8003614 <ai_platform_network_init+0xf4>
 80035da:	46ac      	mov	ip, r5
 80035dc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80035e0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80035e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80035e4:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 80035e8:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80035ec:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80035ee:	f44f 3680 	mov.w	r6, #65536	; 0x10000
 80035f2:	4573      	cmp	r3, lr
 80035f4:	6226      	str	r6, [r4, #32]
 80035f6:	d311      	bcc.n	800361c <ai_platform_network_init+0xfc>
 80035f8:	f1be 0f00 	cmp.w	lr, #0
 80035fc:	d007      	beq.n	800360e <ai_platform_network_init+0xee>
 80035fe:	463e      	mov	r6, r7
 8003600:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8003602:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8003604:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003606:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800360a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800360e:	ea4f 420e 	mov.w	r2, lr, lsl #16
 8003612:	e7dc      	b.n	80035ce <ai_platform_network_init+0xae>
 8003614:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003616:	6221      	str	r1, [r4, #32]
 8003618:	4573      	cmp	r3, lr
 800361a:	d2ed      	bcs.n	80035f8 <ai_platform_network_init+0xd8>
 800361c:	2213      	movs	r2, #19
 800361e:	2116      	movs	r1, #22
 8003620:	f104 000c 	add.w	r0, r4, #12
 8003624:	f000 fa60 	bl	8003ae8 <core_set_error>
 8003628:	e7c0      	b.n	80035ac <ai_platform_network_init+0x8c>
 800362a:	2211      	movs	r2, #17
 800362c:	2110      	movs	r1, #16
 800362e:	f104 000c 	add.w	r0, r4, #12
 8003632:	f000 fa59 	bl	8003ae8 <core_set_error>
 8003636:	e7b9      	b.n	80035ac <ai_platform_network_init+0x8c>
 8003638:	2213      	movs	r2, #19
 800363a:	2110      	movs	r1, #16
 800363c:	f104 000c 	add.w	r0, r4, #12
 8003640:	f000 fa52 	bl	8003ae8 <core_set_error>
 8003644:	e7b2      	b.n	80035ac <ai_platform_network_init+0x8c>
 8003646:	bf00      	nop
 8003648:	a1c00100 	.word	0xa1c00100
 800364c:	a1facade 	.word	0xa1facade

08003650 <ai_platform_network_post_init>:
 8003650:	4b15      	ldr	r3, [pc, #84]	; (80036a8 <ai_platform_network_post_init+0x58>)
 8003652:	6802      	ldr	r2, [r0, #0]
 8003654:	ea02 0103 	and.w	r1, r2, r3
 8003658:	4393      	bics	r3, r2
 800365a:	d123      	bne.n	80036a4 <ai_platform_network_post_init+0x54>
 800365c:	b570      	push	{r4, r5, r6, lr}
 800365e:	6903      	ldr	r3, [r0, #16]
 8003660:	079b      	lsls	r3, r3, #30
 8003662:	4604      	mov	r4, r0
 8003664:	d503      	bpl.n	800366e <ai_platform_network_post_init+0x1e>
 8003666:	428a      	cmp	r2, r1
 8003668:	d008      	beq.n	800367c <ai_platform_network_post_init+0x2c>
 800366a:	2001      	movs	r0, #1
 800366c:	bd70      	pop	{r4, r5, r6, pc}
 800366e:	2210      	movs	r2, #16
 8003670:	2111      	movs	r1, #17
 8003672:	300c      	adds	r0, #12
 8003674:	f000 fa38 	bl	8003ae8 <core_set_error>
 8003678:	2000      	movs	r0, #0
 800367a:	bd70      	pop	{r4, r5, r6, pc}
 800367c:	f000 fa7a 	bl	8003b74 <ai_layers_post_init_all>
 8003680:	6c26      	ldr	r6, [r4, #64]	; 0x40
 8003682:	2e00      	cmp	r6, #0
 8003684:	d0f1      	beq.n	800366a <ai_platform_network_post_init+0x1a>
 8003686:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8003688:	2d00      	cmp	r5, #0
 800368a:	d0ee      	beq.n	800366a <ai_platform_network_post_init+0x1a>
 800368c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800368e:	4629      	mov	r1, r5
 8003690:	2000      	movs	r0, #0
 8003692:	47b0      	blx	r6
 8003694:	692b      	ldr	r3, [r5, #16]
 8003696:	42ab      	cmp	r3, r5
 8003698:	d0e7      	beq.n	800366a <ai_platform_network_post_init+0x1a>
 800369a:	2b00      	cmp	r3, #0
 800369c:	d0e5      	beq.n	800366a <ai_platform_network_post_init+0x1a>
 800369e:	6c26      	ldr	r6, [r4, #64]	; 0x40
 80036a0:	461d      	mov	r5, r3
 80036a2:	e7f3      	b.n	800368c <ai_platform_network_post_init+0x3c>
 80036a4:	2000      	movs	r0, #0
 80036a6:	4770      	bx	lr
 80036a8:	a1c00100 	.word	0xa1c00100

080036ac <ai_platform_network_process>:
 80036ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036b0:	4bb7      	ldr	r3, [pc, #732]	; (8003990 <ai_platform_network_process+0x2e4>)
 80036b2:	4607      	mov	r7, r0
 80036b4:	6800      	ldr	r0, [r0, #0]
 80036b6:	4383      	bics	r3, r0
 80036b8:	b085      	sub	sp, #20
 80036ba:	f040 812d 	bne.w	8003918 <ai_platform_network_process+0x26c>
 80036be:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	f000 811d 	beq.w	8003900 <ai_platform_network_process+0x254>
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	f8d7 9034 	ldr.w	r9, [r7, #52]	; 0x34
 80036cc:	f003 0303 	and.w	r3, r3, #3
 80036d0:	2600      	movs	r6, #0
 80036d2:	2b03      	cmp	r3, #3
 80036d4:	61be      	str	r6, [r7, #24]
 80036d6:	f040 8129 	bne.w	800392c <ai_platform_network_process+0x280>
 80036da:	2900      	cmp	r1, #0
 80036dc:	f000 8116 	beq.w	800390c <ai_platform_network_process+0x260>
 80036e0:	f1b9 0f00 	cmp.w	r9, #0
 80036e4:	f000 8112 	beq.w	800390c <ai_platform_network_process+0x260>
 80036e8:	f8b9 3000 	ldrh.w	r3, [r9]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	f000 810d 	beq.w	800390c <ai_platform_network_process+0x260>
 80036f2:	698b      	ldr	r3, [r1, #24]
 80036f4:	e9cd 7202 	strd	r7, r2, [sp, #8]
 80036f8:	f8d3 b000 	ldr.w	fp, [r3]
 80036fc:	460c      	mov	r4, r1
 80036fe:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d072      	beq.n	80037ec <ai_platform_network_process+0x140>
 8003706:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 800370a:	2d00      	cmp	r5, #0
 800370c:	d06e      	beq.n	80037ec <ai_platform_network_process+0x140>
 800370e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8003712:	f8d3 a000 	ldr.w	sl, [r3]
 8003716:	0133      	lsls	r3, r6, #4
 8003718:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 800371c:	9301      	str	r3, [sp, #4]
 800371e:	f000 81ba 	beq.w	8003a96 <ai_platform_network_process+0x3ea>
 8003722:	69ab      	ldr	r3, [r5, #24]
 8003724:	2101      	movs	r1, #1
 8003726:	4620      	mov	r0, r4
 8003728:	685f      	ldr	r7, [r3, #4]
 800372a:	f7ff fce7 	bl	80030fc <ai_buffer_get_size>
 800372e:	4287      	cmp	r7, r0
 8003730:	f0c0 8103 	bcc.w	800393a <ai_platform_network_process+0x28e>
 8003734:	68e8      	ldr	r0, [r5, #12]
 8003736:	69a1      	ldr	r1, [r4, #24]
 8003738:	68c2      	ldr	r2, [r0, #12]
 800373a:	68cb      	ldr	r3, [r1, #12]
 800373c:	429a      	cmp	r2, r3
 800373e:	f040 80fc 	bne.w	800393a <ai_platform_network_process+0x28e>
 8003742:	6882      	ldr	r2, [r0, #8]
 8003744:	688b      	ldr	r3, [r1, #8]
 8003746:	429a      	cmp	r2, r3
 8003748:	f040 80f7 	bne.w	800393a <ai_platform_network_process+0x28e>
 800374c:	6842      	ldr	r2, [r0, #4]
 800374e:	684b      	ldr	r3, [r1, #4]
 8003750:	429a      	cmp	r2, r3
 8003752:	f040 80f2 	bne.w	800393a <ai_platform_network_process+0x28e>
 8003756:	69ab      	ldr	r3, [r5, #24]
 8003758:	e9d3 0100 	ldrd	r0, r1, [r3]
 800375c:	f001 f820 	bl	80047a0 <ai_array_get_data_byte_size>
 8003760:	9001      	str	r0, [sp, #4]
 8003762:	4628      	mov	r0, r5
 8003764:	f001 f834 	bl	80047d0 <get_tensor_byte_size>
 8003768:	9b01      	ldr	r3, [sp, #4]
 800376a:	4283      	cmp	r3, r0
 800376c:	f0c0 80e5 	bcc.w	800393a <ai_platform_network_process+0x28e>
 8003770:	69ab      	ldr	r3, [r5, #24]
 8003772:	6818      	ldr	r0, [r3, #0]
 8003774:	f000 ffa4 	bl	80046c0 <ai_array_to_buffer_fmt>
 8003778:	6823      	ldr	r3, [r4, #0]
 800377a:	4058      	eors	r0, r3
 800377c:	f030 437e 	bics.w	r3, r0, #4261412864	; 0xfe000000
 8003780:	f040 8193 	bne.w	8003aaa <ai_platform_network_process+0x3fe>
 8003784:	6863      	ldr	r3, [r4, #4]
 8003786:	2b00      	cmp	r3, #0
 8003788:	f000 8185 	beq.w	8003a96 <ai_platform_network_process+0x3ea>
 800378c:	69a3      	ldr	r3, [r4, #24]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	2b00      	cmp	r3, #0
 8003792:	f000 8182 	beq.w	8003a9a <ai_platform_network_process+0x3ee>
 8003796:	459b      	cmp	fp, r3
 8003798:	4628      	mov	r0, r5
 800379a:	bf38      	it	cc
 800379c:	469b      	movcc	fp, r3
 800379e:	f001 f817 	bl	80047d0 <get_tensor_byte_size>
 80037a2:	f8c8 0008 	str.w	r0, [r8, #8]
 80037a6:	69a3      	ldr	r3, [r4, #24]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	fb00 f303 	mul.w	r3, r0, r3
 80037ae:	f8c8 300c 	str.w	r3, [r8, #12]
 80037b2:	6861      	ldr	r1, [r4, #4]
 80037b4:	f8c8 1004 	str.w	r1, [r8, #4]
 80037b8:	0132      	lsls	r2, r6, #4
 80037ba:	440b      	add	r3, r1
 80037bc:	f84a 3002 	str.w	r3, [sl, r2]
 80037c0:	69a8      	ldr	r0, [r5, #24]
 80037c2:	6803      	ldr	r3, [r0, #0]
 80037c4:	009a      	lsls	r2, r3, #2
 80037c6:	f106 0601 	add.w	r6, r6, #1
 80037ca:	f104 041c 	add.w	r4, r4, #28
 80037ce:	f100 80a7 	bmi.w	8003920 <ai_platform_network_process+0x274>
 80037d2:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 80037d6:	1a9b      	subs	r3, r3, r2
 80037d8:	4419      	add	r1, r3
 80037da:	6081      	str	r1, [r0, #8]
 80037dc:	69ab      	ldr	r3, [r5, #24]
 80037de:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80037e2:	60da      	str	r2, [r3, #12]
 80037e4:	f8b9 3000 	ldrh.w	r3, [r9]
 80037e8:	42b3      	cmp	r3, r6
 80037ea:	d888      	bhi.n	80036fe <ai_platform_network_process+0x52>
 80037ec:	e9dd 7802 	ldrd	r7, r8, [sp, #8]
 80037f0:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80037f2:	f1b8 0f00 	cmp.w	r8, #0
 80037f6:	f000 80b5 	beq.w	8003964 <ai_platform_network_process+0x2b8>
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	f240 80a5 	bls.w	800394a <ai_platform_network_process+0x29e>
 8003800:	f8d7 9034 	ldr.w	r9, [r7, #52]	; 0x34
 8003804:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8003808:	2b00      	cmp	r3, #0
 800380a:	f000 809e 	beq.w	800394a <ai_platform_network_process+0x29e>
 800380e:	4645      	mov	r5, r8
 8003810:	2600      	movs	r6, #0
 8003812:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8003816:	2b00      	cmp	r3, #0
 8003818:	f000 80a3 	beq.w	8003962 <ai_platform_network_process+0x2b6>
 800381c:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 8003820:	2c00      	cmp	r4, #0
 8003822:	f000 809e 	beq.w	8003962 <ai_platform_network_process+0x2b6>
 8003826:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800382a:	f8d3 a000 	ldr.w	sl, [r3]
 800382e:	0133      	lsls	r3, r6, #4
 8003830:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 8003834:	9301      	str	r3, [sp, #4]
 8003836:	f000 8140 	beq.w	8003aba <ai_platform_network_process+0x40e>
 800383a:	69a3      	ldr	r3, [r4, #24]
 800383c:	2101      	movs	r1, #1
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	9301      	str	r3, [sp, #4]
 8003842:	4628      	mov	r0, r5
 8003844:	f7ff fc5a 	bl	80030fc <ai_buffer_get_size>
 8003848:	9b01      	ldr	r3, [sp, #4]
 800384a:	4283      	cmp	r3, r0
 800384c:	d37d      	bcc.n	800394a <ai_platform_network_process+0x29e>
 800384e:	68e0      	ldr	r0, [r4, #12]
 8003850:	69a9      	ldr	r1, [r5, #24]
 8003852:	68c2      	ldr	r2, [r0, #12]
 8003854:	68cb      	ldr	r3, [r1, #12]
 8003856:	429a      	cmp	r2, r3
 8003858:	d177      	bne.n	800394a <ai_platform_network_process+0x29e>
 800385a:	6882      	ldr	r2, [r0, #8]
 800385c:	688b      	ldr	r3, [r1, #8]
 800385e:	429a      	cmp	r2, r3
 8003860:	d173      	bne.n	800394a <ai_platform_network_process+0x29e>
 8003862:	6842      	ldr	r2, [r0, #4]
 8003864:	684b      	ldr	r3, [r1, #4]
 8003866:	429a      	cmp	r2, r3
 8003868:	d16f      	bne.n	800394a <ai_platform_network_process+0x29e>
 800386a:	69a3      	ldr	r3, [r4, #24]
 800386c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003870:	f000 ff96 	bl	80047a0 <ai_array_get_data_byte_size>
 8003874:	9001      	str	r0, [sp, #4]
 8003876:	4620      	mov	r0, r4
 8003878:	f000 ffaa 	bl	80047d0 <get_tensor_byte_size>
 800387c:	9b01      	ldr	r3, [sp, #4]
 800387e:	4283      	cmp	r3, r0
 8003880:	d363      	bcc.n	800394a <ai_platform_network_process+0x29e>
 8003882:	69a3      	ldr	r3, [r4, #24]
 8003884:	6818      	ldr	r0, [r3, #0]
 8003886:	f000 ff1b 	bl	80046c0 <ai_array_to_buffer_fmt>
 800388a:	682b      	ldr	r3, [r5, #0]
 800388c:	4043      	eors	r3, r0
 800388e:	f033 437e 	bics.w	r3, r3, #4261412864	; 0xfe000000
 8003892:	f040 8119 	bne.w	8003ac8 <ai_platform_network_process+0x41c>
 8003896:	686b      	ldr	r3, [r5, #4]
 8003898:	2b00      	cmp	r3, #0
 800389a:	f000 810e 	beq.w	8003aba <ai_platform_network_process+0x40e>
 800389e:	69ab      	ldr	r3, [r5, #24]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	f000 8117 	beq.w	8003ad6 <ai_platform_network_process+0x42a>
 80038a8:	459b      	cmp	fp, r3
 80038aa:	4620      	mov	r0, r4
 80038ac:	bf38      	it	cc
 80038ae:	469b      	movcc	fp, r3
 80038b0:	f000 ff8e 	bl	80047d0 <get_tensor_byte_size>
 80038b4:	f8c8 0008 	str.w	r0, [r8, #8]
 80038b8:	69aa      	ldr	r2, [r5, #24]
 80038ba:	6812      	ldr	r2, [r2, #0]
 80038bc:	4603      	mov	r3, r0
 80038be:	fb02 f303 	mul.w	r3, r2, r3
 80038c2:	f8c8 300c 	str.w	r3, [r8, #12]
 80038c6:	6869      	ldr	r1, [r5, #4]
 80038c8:	f8c8 1004 	str.w	r1, [r8, #4]
 80038cc:	0132      	lsls	r2, r6, #4
 80038ce:	440b      	add	r3, r1
 80038d0:	f84a 3002 	str.w	r3, [sl, r2]
 80038d4:	69a0      	ldr	r0, [r4, #24]
 80038d6:	6803      	ldr	r3, [r0, #0]
 80038d8:	009b      	lsls	r3, r3, #2
 80038da:	f106 0601 	add.w	r6, r6, #1
 80038de:	f105 051c 	add.w	r5, r5, #28
 80038e2:	d439      	bmi.n	8003958 <ai_platform_network_process+0x2ac>
 80038e4:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 80038e8:	1a9b      	subs	r3, r3, r2
 80038ea:	4419      	add	r1, r3
 80038ec:	6081      	str	r1, [r0, #8]
 80038ee:	69a3      	ldr	r3, [r4, #24]
 80038f0:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80038f4:	60da      	str	r2, [r3, #12]
 80038f6:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80038fa:	429e      	cmp	r6, r3
 80038fc:	d389      	bcc.n	8003812 <ai_platform_network_process+0x166>
 80038fe:	e030      	b.n	8003962 <ai_platform_network_process+0x2b6>
 8003900:	693a      	ldr	r2, [r7, #16]
 8003902:	61bb      	str	r3, [r7, #24]
 8003904:	f002 0203 	and.w	r2, r2, #3
 8003908:	2a03      	cmp	r2, #3
 800390a:	d10f      	bne.n	800392c <ai_platform_network_process+0x280>
 800390c:	2217      	movs	r2, #23
 800390e:	2112      	movs	r1, #18
 8003910:	f107 000c 	add.w	r0, r7, #12
 8003914:	f000 f8e8 	bl	8003ae8 <core_set_error>
 8003918:	2000      	movs	r0, #0
 800391a:	b005      	add	sp, #20
 800391c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003920:	f8b9 3000 	ldrh.w	r3, [r9]
 8003924:	429e      	cmp	r6, r3
 8003926:	f4ff aeea 	bcc.w	80036fe <ai_platform_network_process+0x52>
 800392a:	e75f      	b.n	80037ec <ai_platform_network_process+0x140>
 800392c:	2230      	movs	r2, #48	; 0x30
 800392e:	2111      	movs	r1, #17
 8003930:	f107 000c 	add.w	r0, r7, #12
 8003934:	f000 f8d8 	bl	8003ae8 <core_set_error>
 8003938:	e7ee      	b.n	8003918 <ai_platform_network_process+0x26c>
 800393a:	9f02      	ldr	r7, [sp, #8]
 800393c:	2218      	movs	r2, #24
 800393e:	2112      	movs	r1, #18
 8003940:	f107 000c 	add.w	r0, r7, #12
 8003944:	f000 f8d0 	bl	8003ae8 <core_set_error>
 8003948:	e7e6      	b.n	8003918 <ai_platform_network_process+0x26c>
 800394a:	2218      	movs	r2, #24
 800394c:	2113      	movs	r1, #19
 800394e:	f107 000c 	add.w	r0, r7, #12
 8003952:	f000 f8c9 	bl	8003ae8 <core_set_error>
 8003956:	e7df      	b.n	8003918 <ai_platform_network_process+0x26c>
 8003958:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800395c:	429e      	cmp	r6, r3
 800395e:	f4ff af58 	bcc.w	8003812 <ai_platform_network_process+0x166>
 8003962:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8003964:	fa1f fb8b 	uxth.w	fp, fp
 8003968:	f8a7 b018 	strh.w	fp, [r7, #24]
 800396c:	2b00      	cmp	r3, #0
 800396e:	f000 808c 	beq.w	8003a8a <ai_platform_network_process+0x3de>
 8003972:	2b01      	cmp	r3, #1
 8003974:	6b7e      	ldr	r6, [r7, #52]	; 0x34
 8003976:	f000 808b 	beq.w	8003a90 <ai_platform_network_process+0x3e4>
 800397a:	f106 080c 	add.w	r8, r6, #12
 800397e:	8b78      	ldrh	r0, [r7, #26]
 8003980:	4583      	cmp	fp, r0
 8003982:	d9ca      	bls.n	800391a <ai_platform_network_process+0x26e>
 8003984:	4645      	mov	r5, r8
 8003986:	46bb      	mov	fp, r7
 8003988:	f04f 0800 	mov.w	r8, #0
 800398c:	b9ae      	cbnz	r6, 80039ba <ai_platform_network_process+0x30e>
 800398e:	e02d      	b.n	80039ec <ai_platform_network_process+0x340>
 8003990:	a1c00100 	.word	0xa1c00100
 8003994:	68df      	ldr	r7, [r3, #12]
 8003996:	1bc9      	subs	r1, r1, r7
 8003998:	4408      	add	r0, r1
 800399a:	6098      	str	r0, [r3, #8]
 800399c:	6993      	ldr	r3, [r2, #24]
 800399e:	6862      	ldr	r2, [r4, #4]
 80039a0:	60da      	str	r2, [r3, #12]
 80039a2:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 80039a6:	f859 200a 	ldr.w	r2, [r9, sl]
 80039aa:	440b      	add	r3, r1
 80039ac:	4293      	cmp	r3, r2
 80039ae:	bf24      	itt	cs
 80039b0:	68e3      	ldrcs	r3, [r4, #12]
 80039b2:	1ad3      	subcs	r3, r2, r3
 80039b4:	6063      	str	r3, [r4, #4]
 80039b6:	f108 0801 	add.w	r8, r8, #1
 80039ba:	8833      	ldrh	r3, [r6, #0]
 80039bc:	4543      	cmp	r3, r8
 80039be:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 80039c2:	d913      	bls.n	80039ec <ai_platform_network_process+0x340>
 80039c4:	6873      	ldr	r3, [r6, #4]
 80039c6:	b18b      	cbz	r3, 80039ec <ai_platform_network_process+0x340>
 80039c8:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
 80039cc:	b172      	cbz	r2, 80039ec <ai_platform_network_process+0x340>
 80039ce:	68b1      	ldr	r1, [r6, #8]
 80039d0:	6993      	ldr	r3, [r2, #24]
 80039d2:	f8d1 9000 	ldr.w	r9, [r1]
 80039d6:	681f      	ldr	r7, [r3, #0]
 80039d8:	6899      	ldr	r1, [r3, #8]
 80039da:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 80039de:	00bf      	lsls	r7, r7, #2
 80039e0:	6860      	ldr	r0, [r4, #4]
 80039e2:	d5d7      	bpl.n	8003994 <ai_platform_network_process+0x2e8>
 80039e4:	68a2      	ldr	r2, [r4, #8]
 80039e6:	f000 fd99 	bl	800451c <st_int8_copy>
 80039ea:	e7da      	b.n	80039a2 <ai_platform_network_process+0x2f6>
 80039ec:	4658      	mov	r0, fp
 80039ee:	f000 f8df 	bl	8003bb0 <ai_layers_forward_all>
 80039f2:	2400      	movs	r4, #0
 80039f4:	b9b5      	cbnz	r5, 8003a24 <ai_platform_network_process+0x378>
 80039f6:	e03b      	b.n	8003a70 <ai_platform_network_process+0x3c4>
 80039f8:	f859 300a 	ldr.w	r3, [r9, sl]
 80039fc:	eb01 020c 	add.w	r2, r1, ip
 8003a00:	429a      	cmp	r2, r3
 8003a02:	bf24      	itt	cs
 8003a04:	f8d8 200c 	ldrcs.w	r2, [r8, #12]
 8003a08:	1a9a      	subcs	r2, r3, r2
 8003a0a:	f8c8 2004 	str.w	r2, [r8, #4]
 8003a0e:	6981      	ldr	r1, [r0, #24]
 8003a10:	e9d1 3702 	ldrd	r3, r7, [r1, #8]
 8003a14:	1bdb      	subs	r3, r3, r7
 8003a16:	441a      	add	r2, r3
 8003a18:	608a      	str	r2, [r1, #8]
 8003a1a:	6983      	ldr	r3, [r0, #24]
 8003a1c:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8003a20:	60da      	str	r2, [r3, #12]
 8003a22:	3401      	adds	r4, #1
 8003a24:	882b      	ldrh	r3, [r5, #0]
 8003a26:	42a3      	cmp	r3, r4
 8003a28:	d922      	bls.n	8003a70 <ai_platform_network_process+0x3c4>
 8003a2a:	686b      	ldr	r3, [r5, #4]
 8003a2c:	b303      	cbz	r3, 8003a70 <ai_platform_network_process+0x3c4>
 8003a2e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8003a32:	b1e8      	cbz	r0, 8003a70 <ai_platform_network_process+0x3c4>
 8003a34:	68ab      	ldr	r3, [r5, #8]
 8003a36:	6982      	ldr	r2, [r0, #24]
 8003a38:	f8d3 9000 	ldr.w	r9, [r3]
 8003a3c:	6813      	ldr	r3, [r2, #0]
 8003a3e:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 8003a42:	009b      	lsls	r3, r3, #2
 8003a44:	e9d8 1c01 	ldrd	r1, ip, [r8, #4]
 8003a48:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 8003a4c:	d5d4      	bpl.n	80039f8 <ai_platform_network_process+0x34c>
 8003a4e:	6890      	ldr	r0, [r2, #8]
 8003a50:	4662      	mov	r2, ip
 8003a52:	f000 fd63 	bl	800451c <st_int8_copy>
 8003a56:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 8003a5a:	f859 200a 	ldr.w	r2, [r9, sl]
 8003a5e:	440b      	add	r3, r1
 8003a60:	4293      	cmp	r3, r2
 8003a62:	bf24      	itt	cs
 8003a64:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 8003a68:	1ad3      	subcs	r3, r2, r3
 8003a6a:	f8c8 3004 	str.w	r3, [r8, #4]
 8003a6e:	e7d8      	b.n	8003a22 <ai_platform_network_process+0x376>
 8003a70:	f8bb 001a 	ldrh.w	r0, [fp, #26]
 8003a74:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 8003a78:	3001      	adds	r0, #1
 8003a7a:	b280      	uxth	r0, r0
 8003a7c:	4283      	cmp	r3, r0
 8003a7e:	f8ab 001a 	strh.w	r0, [fp, #26]
 8003a82:	d881      	bhi.n	8003988 <ai_platform_network_process+0x2dc>
 8003a84:	b005      	add	sp, #20
 8003a86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a8a:	461e      	mov	r6, r3
 8003a8c:	4698      	mov	r8, r3
 8003a8e:	e776      	b.n	800397e <ai_platform_network_process+0x2d2>
 8003a90:	f04f 0800 	mov.w	r8, #0
 8003a94:	e773      	b.n	800397e <ai_platform_network_process+0x2d2>
 8003a96:	9f02      	ldr	r7, [sp, #8]
 8003a98:	e738      	b.n	800390c <ai_platform_network_process+0x260>
 8003a9a:	9f02      	ldr	r7, [sp, #8]
 8003a9c:	2221      	movs	r2, #33	; 0x21
 8003a9e:	2112      	movs	r1, #18
 8003aa0:	f107 000c 	add.w	r0, r7, #12
 8003aa4:	f000 f820 	bl	8003ae8 <core_set_error>
 8003aa8:	e736      	b.n	8003918 <ai_platform_network_process+0x26c>
 8003aaa:	9f02      	ldr	r7, [sp, #8]
 8003aac:	2219      	movs	r2, #25
 8003aae:	2112      	movs	r1, #18
 8003ab0:	f107 000c 	add.w	r0, r7, #12
 8003ab4:	f000 f818 	bl	8003ae8 <core_set_error>
 8003ab8:	e72e      	b.n	8003918 <ai_platform_network_process+0x26c>
 8003aba:	2217      	movs	r2, #23
 8003abc:	2113      	movs	r1, #19
 8003abe:	f107 000c 	add.w	r0, r7, #12
 8003ac2:	f000 f811 	bl	8003ae8 <core_set_error>
 8003ac6:	e727      	b.n	8003918 <ai_platform_network_process+0x26c>
 8003ac8:	2219      	movs	r2, #25
 8003aca:	2113      	movs	r1, #19
 8003acc:	f107 000c 	add.w	r0, r7, #12
 8003ad0:	f000 f80a 	bl	8003ae8 <core_set_error>
 8003ad4:	e720      	b.n	8003918 <ai_platform_network_process+0x26c>
 8003ad6:	2221      	movs	r2, #33	; 0x21
 8003ad8:	2113      	movs	r1, #19
 8003ada:	f107 000c 	add.w	r0, r7, #12
 8003ade:	f000 f803 	bl	8003ae8 <core_set_error>
 8003ae2:	e719      	b.n	8003918 <ai_platform_network_process+0x26c>

08003ae4 <core_init>:
 8003ae4:	2001      	movs	r0, #1
 8003ae6:	4770      	bx	lr

08003ae8 <core_set_error>:
 8003ae8:	4603      	mov	r3, r0
 8003aea:	7800      	ldrb	r0, [r0, #0]
 8003aec:	b108      	cbz	r0, 8003af2 <core_set_error+0xa>
 8003aee:	2000      	movs	r0, #0
 8003af0:	4770      	bx	lr
 8003af2:	7019      	strb	r1, [r3, #0]
 8003af4:	6819      	ldr	r1, [r3, #0]
 8003af6:	f362 211f 	bfi	r1, r2, #8, #24
 8003afa:	2001      	movs	r0, #1
 8003afc:	6019      	str	r1, [r3, #0]
 8003afe:	4770      	bx	lr

08003b00 <ai_check_custom_types>:
 8003b00:	b082      	sub	sp, #8
 8003b02:	4b13      	ldr	r3, [pc, #76]	; (8003b50 <ai_check_custom_types+0x50>)
 8003b04:	9301      	str	r3, [sp, #4]
 8003b06:	b118      	cbz	r0, 8003b10 <ai_check_custom_types+0x10>
 8003b08:	7803      	ldrb	r3, [r0, #0]
 8003b0a:	2b03      	cmp	r3, #3
 8003b0c:	d002      	beq.n	8003b14 <ai_check_custom_types+0x14>
 8003b0e:	2000      	movs	r0, #0
 8003b10:	b002      	add	sp, #8
 8003b12:	4770      	bx	lr
 8003b14:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d004      	beq.n	8003b26 <ai_check_custom_types+0x26>
 8003b1c:	2001      	movs	r0, #1
 8003b1e:	f080 0001 	eor.w	r0, r0, #1
 8003b22:	b002      	add	sp, #8
 8003b24:	4770      	bx	lr
 8003b26:	7842      	ldrb	r2, [r0, #1]
 8003b28:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	f100 0001 	add.w	r0, r0, #1
 8003b32:	d1f3      	bne.n	8003b1c <ai_check_custom_types+0x1c>
 8003b34:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8003b38:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	d1ed      	bne.n	8003b1c <ai_check_custom_types+0x1c>
 8003b40:	7842      	ldrb	r2, [r0, #1]
 8003b42:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003b46:	429a      	cmp	r2, r3
 8003b48:	d1e8      	bne.n	8003b1c <ai_check_custom_types+0x1c>
 8003b4a:	2000      	movs	r0, #0
 8003b4c:	e7e7      	b.n	8003b1e <ai_check_custom_types+0x1e>
 8003b4e:	bf00      	nop
 8003b50:	84048403 	.word	0x84048403

08003b54 <ai_layers_init_all>:
 8003b54:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8003b56:	4601      	mov	r1, r0
 8003b58:	b153      	cbz	r3, 8003b70 <ai_layers_init_all+0x1c>
 8003b5a:	2000      	movs	r0, #0
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	60d9      	str	r1, [r3, #12]
 8003b60:	691b      	ldr	r3, [r3, #16]
 8003b62:	4293      	cmp	r3, r2
 8003b64:	f100 0001 	add.w	r0, r0, #1
 8003b68:	d003      	beq.n	8003b72 <ai_layers_init_all+0x1e>
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d1f6      	bne.n	8003b5c <ai_layers_init_all+0x8>
 8003b6e:	4770      	bx	lr
 8003b70:	4618      	mov	r0, r3
 8003b72:	4770      	bx	lr

08003b74 <ai_layers_post_init_all>:
 8003b74:	b538      	push	{r3, r4, r5, lr}
 8003b76:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003b78:	b1b4      	cbz	r4, 8003ba8 <ai_layers_post_init_all+0x34>
 8003b7a:	6863      	ldr	r3, [r4, #4]
 8003b7c:	07db      	lsls	r3, r3, #31
 8003b7e:	f04f 0500 	mov.w	r5, #0
 8003b82:	d504      	bpl.n	8003b8e <ai_layers_post_init_all+0x1a>
 8003b84:	6a23      	ldr	r3, [r4, #32]
 8003b86:	4620      	mov	r0, r4
 8003b88:	b10b      	cbz	r3, 8003b8e <ai_layers_post_init_all+0x1a>
 8003b8a:	4798      	blx	r3
 8003b8c:	3501      	adds	r5, #1
 8003b8e:	6923      	ldr	r3, [r4, #16]
 8003b90:	42a3      	cmp	r3, r4
 8003b92:	d007      	beq.n	8003ba4 <ai_layers_post_init_all+0x30>
 8003b94:	b133      	cbz	r3, 8003ba4 <ai_layers_post_init_all+0x30>
 8003b96:	461c      	mov	r4, r3
 8003b98:	6863      	ldr	r3, [r4, #4]
 8003b9a:	07db      	lsls	r3, r3, #31
 8003b9c:	d4f2      	bmi.n	8003b84 <ai_layers_post_init_all+0x10>
 8003b9e:	6923      	ldr	r3, [r4, #16]
 8003ba0:	42a3      	cmp	r3, r4
 8003ba2:	d1f7      	bne.n	8003b94 <ai_layers_post_init_all+0x20>
 8003ba4:	4628      	mov	r0, r5
 8003ba6:	bd38      	pop	{r3, r4, r5, pc}
 8003ba8:	4625      	mov	r5, r4
 8003baa:	4628      	mov	r0, r5
 8003bac:	bd38      	pop	{r3, r4, r5, pc}
 8003bae:	bf00      	nop

08003bb0 <ai_layers_forward_all>:
 8003bb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bb4:	f8d0 8040 	ldr.w	r8, [r0, #64]	; 0x40
 8003bb8:	6b85      	ldr	r5, [r0, #56]	; 0x38
 8003bba:	63c5      	str	r5, [r0, #60]	; 0x3c
 8003bbc:	4604      	mov	r4, r0
 8003bbe:	f1b8 0f00 	cmp.w	r8, #0
 8003bc2:	d02a      	beq.n	8003c1a <ai_layers_forward_all+0x6a>
 8003bc4:	b32d      	cbz	r5, 8003c12 <ai_layers_forward_all+0x62>
 8003bc6:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8003bc8:	4629      	mov	r1, r5
 8003bca:	2001      	movs	r0, #1
 8003bcc:	47c0      	blx	r8
 8003bce:	6be6      	ldr	r6, [r4, #60]	; 0x3c
 8003bd0:	b1fe      	cbz	r6, 8003c12 <ai_layers_forward_all+0x62>
 8003bd2:	2700      	movs	r7, #0
 8003bd4:	4631      	mov	r1, r6
 8003bd6:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003bd8:	2002      	movs	r0, #2
 8003bda:	47c0      	blx	r8
 8003bdc:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 8003bde:	4628      	mov	r0, r5
 8003be0:	696b      	ldr	r3, [r5, #20]
 8003be2:	4798      	blx	r3
 8003be4:	692e      	ldr	r6, [r5, #16]
 8003be6:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8003be8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8003bea:	42b5      	cmp	r5, r6
 8003bec:	f04f 0003 	mov.w	r0, #3
 8003bf0:	d007      	beq.n	8003c02 <ai_layers_forward_all+0x52>
 8003bf2:	47c0      	blx	r8
 8003bf4:	3701      	adds	r7, #1
 8003bf6:	63e6      	str	r6, [r4, #60]	; 0x3c
 8003bf8:	2e00      	cmp	r6, #0
 8003bfa:	d1eb      	bne.n	8003bd4 <ai_layers_forward_all+0x24>
 8003bfc:	4638      	mov	r0, r7
 8003bfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c02:	2003      	movs	r0, #3
 8003c04:	47c0      	blx	r8
 8003c06:	2300      	movs	r3, #0
 8003c08:	3701      	adds	r7, #1
 8003c0a:	63e3      	str	r3, [r4, #60]	; 0x3c
 8003c0c:	4638      	mov	r0, r7
 8003c0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c12:	2700      	movs	r7, #0
 8003c14:	4638      	mov	r0, r7
 8003c16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c1a:	2d00      	cmp	r5, #0
 8003c1c:	d0f9      	beq.n	8003c12 <ai_layers_forward_all+0x62>
 8003c1e:	4647      	mov	r7, r8
 8003c20:	696b      	ldr	r3, [r5, #20]
 8003c22:	4628      	mov	r0, r5
 8003c24:	4798      	blx	r3
 8003c26:	462b      	mov	r3, r5
 8003c28:	692d      	ldr	r5, [r5, #16]
 8003c2a:	429d      	cmp	r5, r3
 8003c2c:	d004      	beq.n	8003c38 <ai_layers_forward_all+0x88>
 8003c2e:	63e5      	str	r5, [r4, #60]	; 0x3c
 8003c30:	3701      	adds	r7, #1
 8003c32:	2d00      	cmp	r5, #0
 8003c34:	d1f4      	bne.n	8003c20 <ai_layers_forward_all+0x70>
 8003c36:	e7e1      	b.n	8003bfc <ai_layers_forward_all+0x4c>
 8003c38:	2300      	movs	r3, #0
 8003c3a:	63e3      	str	r3, [r4, #60]	; 0x3c
 8003c3c:	3701      	adds	r7, #1
 8003c3e:	e7dd      	b.n	8003bfc <ai_layers_forward_all+0x4c>

08003c40 <forward_dense_integer_SSSA_ch>:
 8003c40:	6982      	ldr	r2, [r0, #24]
 8003c42:	8813      	ldrh	r3, [r2, #0]
 8003c44:	b90b      	cbnz	r3, 8003c4a <forward_dense_integer_SSSA_ch+0xa>
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	deff      	udf	#255	; 0xff
 8003c4a:	6850      	ldr	r0, [r2, #4]
 8003c4c:	6841      	ldr	r1, [r0, #4]
 8003c4e:	b101      	cbz	r1, 8003c52 <forward_dense_integer_SSSA_ch+0x12>
 8003c50:	6809      	ldr	r1, [r1, #0]
 8003c52:	2b01      	cmp	r3, #1
 8003c54:	f000 80f0 	beq.w	8003e38 <forward_dense_integer_SSSA_ch+0x1f8>
 8003c58:	6902      	ldr	r2, [r0, #16]
 8003c5a:	b102      	cbz	r2, 8003c5e <forward_dense_integer_SSSA_ch+0x1e>
 8003c5c:	6812      	ldr	r2, [r2, #0]
 8003c5e:	2b02      	cmp	r3, #2
 8003c60:	f000 80e7 	beq.w	8003e32 <forward_dense_integer_SSSA_ch+0x1f2>
 8003c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c68:	69c5      	ldr	r5, [r0, #28]
 8003c6a:	b08b      	sub	sp, #44	; 0x2c
 8003c6c:	2d00      	cmp	r5, #0
 8003c6e:	f000 80a7 	beq.w	8003dc0 <forward_dense_integer_SSSA_ch+0x180>
 8003c72:	8b06      	ldrh	r6, [r0, #24]
 8003c74:	682c      	ldr	r4, [r5, #0]
 8003c76:	2e01      	cmp	r6, #1
 8003c78:	f240 80c8 	bls.w	8003e0c <forward_dense_integer_SSSA_ch+0x1cc>
 8003c7c:	686d      	ldr	r5, [r5, #4]
 8003c7e:	2b03      	cmp	r3, #3
 8003c80:	f000 80d4 	beq.w	8003e2c <forward_dense_integer_SSSA_ch+0x1ec>
 8003c84:	69ab      	ldr	r3, [r5, #24]
 8003c86:	68d7      	ldr	r7, [r2, #12]
 8003c88:	6a85      	ldr	r5, [r0, #40]	; 0x28
 8003c8a:	68c8      	ldr	r0, [r1, #12]
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	f8b0 a004 	ldrh.w	sl, [r0, #4]
 8003c92:	f8b7 b004 	ldrh.w	fp, [r7, #4]
 8003c96:	f8d1 e018 	ldr.w	lr, [r1, #24]
 8003c9a:	9308      	str	r3, [sp, #32]
 8003c9c:	e9d7 6002 	ldrd	r6, r0, [r7, #8]
 8003ca0:	fb06 f000 	mul.w	r0, r6, r0
 8003ca4:	9009      	str	r0, [sp, #36]	; 0x24
 8003ca6:	6990      	ldr	r0, [r2, #24]
 8003ca8:	b11d      	cbz	r5, 8003cb2 <forward_dense_integer_SSSA_ch+0x72>
 8003caa:	682d      	ldr	r5, [r5, #0]
 8003cac:	b10d      	cbz	r5, 8003cb2 <forward_dense_integer_SSSA_ch+0x72>
 8003cae:	69ad      	ldr	r5, [r5, #24]
 8003cb0:	68ad      	ldr	r5, [r5, #8]
 8003cb2:	680f      	ldr	r7, [r1, #0]
 8003cb4:	6816      	ldr	r6, [r2, #0]
 8003cb6:	69a2      	ldr	r2, [r4, #24]
 8003cb8:	f8de 1008 	ldr.w	r1, [lr, #8]
 8003cbc:	6880      	ldr	r0, [r0, #8]
 8003cbe:	6824      	ldr	r4, [r4, #0]
 8003cc0:	6892      	ldr	r2, [r2, #8]
 8003cc2:	2f00      	cmp	r7, #0
 8003cc4:	d04b      	beq.n	8003d5e <forward_dense_integer_SSSA_ch+0x11e>
 8003cc6:	f8d7 e004 	ldr.w	lr, [r7, #4]
 8003cca:	f1be 0f00 	cmp.w	lr, #0
 8003cce:	d03e      	beq.n	8003d4e <forward_dense_integer_SSSA_ch+0x10e>
 8003cd0:	f8b7 8002 	ldrh.w	r8, [r7, #2]
 8003cd4:	f1b8 0f00 	cmp.w	r8, #0
 8003cd8:	d151      	bne.n	8003d7e <forward_dense_integer_SSSA_ch+0x13e>
 8003cda:	2e00      	cmp	r6, #0
 8003cdc:	d039      	beq.n	8003d52 <forward_dense_integer_SSSA_ch+0x112>
 8003cde:	f8d6 9004 	ldr.w	r9, [r6, #4]
 8003ce2:	46c8      	mov	r8, r9
 8003ce4:	f1b9 0f00 	cmp.w	r9, #0
 8003ce8:	f000 8097 	beq.w	8003e1a <forward_dense_integer_SSSA_ch+0x1da>
 8003cec:	f8b6 c002 	ldrh.w	ip, [r6, #2]
 8003cf0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003cf4:	f1bc 0f00 	cmp.w	ip, #0
 8003cf8:	d151      	bne.n	8003d9e <forward_dense_integer_SSSA_ch+0x15e>
 8003cfa:	f1be 0f00 	cmp.w	lr, #0
 8003cfe:	f000 8091 	beq.w	8003e24 <forward_dense_integer_SSSA_ch+0x1e4>
 8003d02:	f8b7 8002 	ldrh.w	r8, [r7, #2]
 8003d06:	f1b8 0f00 	cmp.w	r8, #0
 8003d0a:	f040 8081 	bne.w	8003e10 <forward_dense_integer_SSSA_ch+0x1d0>
 8003d0e:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8003d12:	2700      	movs	r7, #0
 8003d14:	b14e      	cbz	r6, 8003d2a <forward_dense_integer_SSSA_ch+0xea>
 8003d16:	46c8      	mov	r8, r9
 8003d18:	f1b9 0f00 	cmp.w	r9, #0
 8003d1c:	d07b      	beq.n	8003e16 <forward_dense_integer_SSSA_ch+0x1d6>
 8003d1e:	f8b6 c002 	ldrh.w	ip, [r6, #2]
 8003d22:	f1bc 0f00 	cmp.w	ip, #0
 8003d26:	d16c      	bne.n	8003e02 <forward_dense_integer_SSSA_ch+0x1c2>
 8003d28:	4666      	mov	r6, ip
 8003d2a:	b114      	cbz	r4, 8003d32 <forward_dense_integer_SSSA_ch+0xf2>
 8003d2c:	6864      	ldr	r4, [r4, #4]
 8003d2e:	b104      	cbz	r4, 8003d32 <forward_dense_integer_SSSA_ch+0xf2>
 8003d30:	6824      	ldr	r4, [r4, #0]
 8003d32:	9b08      	ldr	r3, [sp, #32]
 8003d34:	9700      	str	r7, [sp, #0]
 8003d36:	e9cd 4505 	strd	r4, r5, [sp, #20]
 8003d3a:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8003d3c:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 8003d40:	e9cd b403 	strd	fp, r4, [sp, #12]
 8003d44:	f000 f8de 	bl	8003f04 <forward_lite_dense_is8os8ws8_ch>
 8003d48:	b00b      	add	sp, #44	; 0x2c
 8003d4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d4e:	2e00      	cmp	r6, #0
 8003d50:	d138      	bne.n	8003dc4 <forward_dense_integer_SSSA_ch+0x184>
 8003d52:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003d56:	4637      	mov	r7, r6
 8003d58:	eef0 0a40 	vmov.f32	s1, s0
 8003d5c:	e7e5      	b.n	8003d2a <forward_dense_integer_SSSA_ch+0xea>
 8003d5e:	2e00      	cmp	r6, #0
 8003d60:	d0f7      	beq.n	8003d52 <forward_dense_integer_SSSA_ch+0x112>
 8003d62:	f8d6 8004 	ldr.w	r8, [r6, #4]
 8003d66:	f1b8 0f00 	cmp.w	r8, #0
 8003d6a:	d03f      	beq.n	8003dec <forward_dense_integer_SSSA_ch+0x1ac>
 8003d6c:	8876      	ldrh	r6, [r6, #2]
 8003d6e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003d72:	2e00      	cmp	r6, #0
 8003d74:	d141      	bne.n	8003dfa <forward_dense_integer_SSSA_ch+0x1ba>
 8003d76:	4637      	mov	r7, r6
 8003d78:	eef0 0a40 	vmov.f32	s1, s0
 8003d7c:	e7d5      	b.n	8003d2a <forward_dense_integer_SSSA_ch+0xea>
 8003d7e:	f8de 3000 	ldr.w	r3, [lr]
 8003d82:	ed93 0a00 	vldr	s0, [r3]
 8003d86:	b356      	cbz	r6, 8003dde <forward_dense_integer_SSSA_ch+0x19e>
 8003d88:	f8d6 9004 	ldr.w	r9, [r6, #4]
 8003d8c:	46c8      	mov	r8, r9
 8003d8e:	f1b9 0f00 	cmp.w	r9, #0
 8003d92:	d0b2      	beq.n	8003cfa <forward_dense_integer_SSSA_ch+0xba>
 8003d94:	f8b6 c002 	ldrh.w	ip, [r6, #2]
 8003d98:	f1bc 0f00 	cmp.w	ip, #0
 8003d9c:	d0ad      	beq.n	8003cfa <forward_dense_integer_SSSA_ch+0xba>
 8003d9e:	f8d9 3000 	ldr.w	r3, [r9]
 8003da2:	edd3 0a00 	vldr	s1, [r3]
 8003da6:	f1be 0f00 	cmp.w	lr, #0
 8003daa:	d039      	beq.n	8003e20 <forward_dense_integer_SSSA_ch+0x1e0>
 8003dac:	887f      	ldrh	r7, [r7, #2]
 8003dae:	2f00      	cmp	r7, #0
 8003db0:	d0b1      	beq.n	8003d16 <forward_dense_integer_SSSA_ch+0xd6>
 8003db2:	f8de 7004 	ldr.w	r7, [lr, #4]
 8003db6:	f997 7000 	ldrsb.w	r7, [r7]
 8003dba:	2e00      	cmp	r6, #0
 8003dbc:	d1ab      	bne.n	8003d16 <forward_dense_integer_SSSA_ch+0xd6>
 8003dbe:	e7b4      	b.n	8003d2a <forward_dense_integer_SSSA_ch+0xea>
 8003dc0:	462c      	mov	r4, r5
 8003dc2:	e75c      	b.n	8003c7e <forward_dense_integer_SSSA_ch+0x3e>
 8003dc4:	f8d6 9004 	ldr.w	r9, [r6, #4]
 8003dc8:	46c8      	mov	r8, r9
 8003dca:	f1b9 0f00 	cmp.w	r9, #0
 8003dce:	d18d      	bne.n	8003cec <forward_dense_integer_SSSA_ch+0xac>
 8003dd0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003dd4:	464f      	mov	r7, r9
 8003dd6:	eef0 0a40 	vmov.f32	s1, s0
 8003dda:	464e      	mov	r6, r9
 8003ddc:	e7a5      	b.n	8003d2a <forward_dense_integer_SSSA_ch+0xea>
 8003dde:	f8de 7004 	ldr.w	r7, [lr, #4]
 8003de2:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8003de6:	f997 7000 	ldrsb.w	r7, [r7]
 8003dea:	e79e      	b.n	8003d2a <forward_dense_integer_SSSA_ch+0xea>
 8003dec:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003df0:	4647      	mov	r7, r8
 8003df2:	eef0 0a40 	vmov.f32	s1, s0
 8003df6:	4646      	mov	r6, r8
 8003df8:	e797      	b.n	8003d2a <forward_dense_integer_SSSA_ch+0xea>
 8003dfa:	f8d8 6000 	ldr.w	r6, [r8]
 8003dfe:	edd6 0a00 	vldr	s1, [r6]
 8003e02:	f8d8 6004 	ldr.w	r6, [r8, #4]
 8003e06:	f996 6000 	ldrsb.w	r6, [r6]
 8003e0a:	e78e      	b.n	8003d2a <forward_dense_integer_SSSA_ch+0xea>
 8003e0c:	2500      	movs	r5, #0
 8003e0e:	e736      	b.n	8003c7e <forward_dense_integer_SSSA_ch+0x3e>
 8003e10:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8003e14:	e7cd      	b.n	8003db2 <forward_dense_integer_SSSA_ch+0x172>
 8003e16:	464e      	mov	r6, r9
 8003e18:	e787      	b.n	8003d2a <forward_dense_integer_SSSA_ch+0xea>
 8003e1a:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003e1e:	e776      	b.n	8003d0e <forward_dense_integer_SSSA_ch+0xce>
 8003e20:	4677      	mov	r7, lr
 8003e22:	e77e      	b.n	8003d22 <forward_dense_integer_SSSA_ch+0xe2>
 8003e24:	4677      	mov	r7, lr
 8003e26:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8003e2a:	e775      	b.n	8003d18 <forward_dense_integer_SSSA_ch+0xd8>
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	deff      	udf	#255	; 0xff
 8003e32:	2300      	movs	r3, #0
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	deff      	udf	#255	; 0xff
 8003e38:	2300      	movs	r3, #0
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	deff      	udf	#255	; 0xff
 8003e3e:	bf00      	nop

08003e40 <forward_sm_integer>:
 8003e40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e44:	6983      	ldr	r3, [r0, #24]
 8003e46:	881e      	ldrh	r6, [r3, #0]
 8003e48:	b086      	sub	sp, #24
 8003e4a:	b90e      	cbnz	r6, 8003e50 <forward_sm_integer+0x10>
 8003e4c:	6873      	ldr	r3, [r6, #4]
 8003e4e:	deff      	udf	#255	; 0xff
 8003e50:	685f      	ldr	r7, [r3, #4]
 8003e52:	687d      	ldr	r5, [r7, #4]
 8003e54:	b105      	cbz	r5, 8003e58 <forward_sm_integer+0x18>
 8003e56:	682d      	ldr	r5, [r5, #0]
 8003e58:	2e01      	cmp	r6, #1
 8003e5a:	d04c      	beq.n	8003ef6 <forward_sm_integer+0xb6>
 8003e5c:	f8d7 c010 	ldr.w	ip, [r7, #16]
 8003e60:	f1bc 0f00 	cmp.w	ip, #0
 8003e64:	d001      	beq.n	8003e6a <forward_sm_integer+0x2a>
 8003e66:	f8dc c000 	ldr.w	ip, [ip]
 8003e6a:	68ab      	ldr	r3, [r5, #8]
 8003e6c:	0a1b      	lsrs	r3, r3, #8
 8003e6e:	d040      	beq.n	8003ef2 <forward_sm_integer+0xb2>
 8003e70:	68ec      	ldr	r4, [r5, #12]
 8003e72:	2201      	movs	r2, #1
 8003e74:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003e78:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8003e7c:	429c      	cmp	r4, r3
 8003e7e:	fb01 f202 	mul.w	r2, r1, r2
 8003e82:	d1f9      	bne.n	8003e78 <forward_sm_integer+0x38>
 8003e84:	69c3      	ldr	r3, [r0, #28]
 8003e86:	2e03      	cmp	r6, #3
 8003e88:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8003e8c:	d933      	bls.n	8003ef6 <forward_sm_integer+0xb6>
 8003e8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d033      	beq.n	8003efc <forward_sm_integer+0xbc>
 8003e94:	6819      	ldr	r1, [r3, #0]
 8003e96:	f9b0 3020 	ldrsh.w	r3, [r0, #32]
 8003e9a:	6989      	ldr	r1, [r1, #24]
 8003e9c:	f8dc 0018 	ldr.w	r0, [ip, #24]
 8003ea0:	688f      	ldr	r7, [r1, #8]
 8003ea2:	68e9      	ldr	r1, [r5, #12]
 8003ea4:	6880      	ldr	r0, [r0, #8]
 8003ea6:	f851 6023 	ldr.w	r6, [r1, r3, lsl #2]
 8003eaa:	6929      	ldr	r1, [r5, #16]
 8003eac:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8003eb0:	bf3c      	itt	cc
 8003eb2:	6969      	ldrcc	r1, [r5, #20]
 8003eb4:	f851 3023 	ldrcc.w	r3, [r1, r3, lsl #2]
 8003eb8:	69a9      	ldr	r1, [r5, #24]
 8003eba:	4d11      	ldr	r5, [pc, #68]	; (8003f00 <forward_sm_integer+0xc0>)
 8003ebc:	680c      	ldr	r4, [r1, #0]
 8003ebe:	6889      	ldr	r1, [r1, #8]
 8003ec0:	e9de c800 	ldrd	ip, r8, [lr]
 8003ec4:	f024 447e 	bic.w	r4, r4, #4261412864	; 0xfe000000
 8003ec8:	f8de e008 	ldr.w	lr, [lr, #8]
 8003ecc:	9600      	str	r6, [sp, #0]
 8003ece:	bf28      	it	cs
 8003ed0:	2300      	movcs	r3, #0
 8003ed2:	42ac      	cmp	r4, r5
 8003ed4:	e9cd e703 	strd	lr, r7, [sp, #12]
 8003ed8:	e9cd c801 	strd	ip, r8, [sp, #4]
 8003edc:	d004      	beq.n	8003ee8 <forward_sm_integer+0xa8>
 8003ede:	f000 f859 	bl	8003f94 <forward_lite_nl_softmax_iu8ou8>
 8003ee2:	b006      	add	sp, #24
 8003ee4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ee8:	f000 f84a 	bl	8003f80 <forward_lite_nl_softmax_is8os8>
 8003eec:	b006      	add	sp, #24
 8003eee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	e7c6      	b.n	8003e84 <forward_sm_integer+0x44>
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	deff      	udf	#255	; 0xff
 8003efc:	699b      	ldr	r3, [r3, #24]
 8003efe:	deff      	udf	#255	; 0xff
 8003f00:	00840440 	.word	0x00840440

08003f04 <forward_lite_dense_is8os8ws8_ch>:
 8003f04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f08:	b08d      	sub	sp, #52	; 0x34
 8003f0a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003f0e:	f8bd 7064 	ldrh.w	r7, [sp, #100]	; 0x64
 8003f12:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8003f16:	f99d 4058 	ldrsb.w	r4, [sp, #88]	; 0x58
 8003f1a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
 8003f1e:	f99d 605c 	ldrsb.w	r6, [sp, #92]	; 0x5c
 8003f22:	940a      	str	r4, [sp, #40]	; 0x28
 8003f24:	eb08 0ac7 	add.w	sl, r8, r7, lsl #3
 8003f28:	4604      	mov	r4, r0
 8003f2a:	460d      	mov	r5, r1
 8003f2c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8003f2e:	f8bd 9060 	ldrh.w	r9, [sp, #96]	; 0x60
 8003f32:	960b      	str	r6, [sp, #44]	; 0x2c
 8003f34:	4653      	mov	r3, sl
 8003f36:	4642      	mov	r2, r8
 8003f38:	4639      	mov	r1, r7
 8003f3a:	f000 f835 	bl	8003fa8 <align_factor_ch>
 8003f3e:	f1bb 0f00 	cmp.w	fp, #0
 8003f42:	d01a      	beq.n	8003f7a <forward_lite_dense_is8os8ws8_ch+0x76>
 8003f44:	f8cd 8070 	str.w	r8, [sp, #112]	; 0x70
 8003f48:	46c8      	mov	r8, r9
 8003f4a:	46b9      	mov	r9, r7
 8003f4c:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 8003f4e:	2600      	movs	r6, #0
 8003f50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f52:	9304      	str	r3, [sp, #16]
 8003f54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003f56:	9303      	str	r3, [sp, #12]
 8003f58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003f5a:	9908      	ldr	r1, [sp, #32]
 8003f5c:	9700      	str	r7, [sp, #0]
 8003f5e:	e9cd 4705 	strd	r4, r7, [sp, #20]
 8003f62:	e9cd a301 	strd	sl, r3, [sp, #4]
 8003f66:	4628      	mov	r0, r5
 8003f68:	464b      	mov	r3, r9
 8003f6a:	3601      	adds	r6, #1
 8003f6c:	4642      	mov	r2, r8
 8003f6e:	f000 f84b 	bl	8004008 <st_sssa8_ch_fully_connected>
 8003f72:	45b3      	cmp	fp, r6
 8003f74:	444c      	add	r4, r9
 8003f76:	4445      	add	r5, r8
 8003f78:	d1ea      	bne.n	8003f50 <forward_lite_dense_is8os8ws8_ch+0x4c>
 8003f7a:	b00d      	add	sp, #52	; 0x34
 8003f7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003f80 <forward_lite_nl_softmax_is8os8>:
 8003f80:	b410      	push	{r4}
 8003f82:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f86:	9c01      	ldr	r4, [sp, #4]
 8003f88:	fbb2 f2f4 	udiv	r2, r2, r4
 8003f8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003f90:	f000 bc36 	b.w	8004800 <_lite_kernel_nl_softmax_is8os8>

08003f94 <forward_lite_nl_softmax_iu8ou8>:
 8003f94:	b410      	push	{r4}
 8003f96:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f9a:	9c01      	ldr	r4, [sp, #4]
 8003f9c:	fbb2 f2f4 	udiv	r2, r2, r4
 8003fa0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003fa4:	f001 b980 	b.w	80052a8 <_lite_kernel_nl_softmax_iu8ou8>

08003fa8 <align_factor_ch>:
 8003fa8:	b361      	cbz	r1, 8004004 <align_factor_ch+0x5c>
 8003faa:	ee80 7a20 	vdiv.f32	s14, s0, s1
 8003fae:	b570      	push	{r4, r5, r6, lr}
 8003fb0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8003fb4:	1e9d      	subs	r5, r3, #2
 8003fb6:	1f14      	subs	r4, r2, #4
 8003fb8:	2600      	movs	r6, #0
 8003fba:	ecf0 7a01 	vldmia	r0!, {s15}
 8003fbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fc2:	ee17 ea90 	vmov	lr, s15
 8003fc6:	f3ce 52c7 	ubfx	r2, lr, #23, #8
 8003fca:	f3ce 0c16 	ubfx	ip, lr, #0, #23
 8003fce:	f50c 0c00 	add.w	ip, ip, #8388608	; 0x800000
 8003fd2:	f1be 0f00 	cmp.w	lr, #0
 8003fd6:	f1c2 027e 	rsb	r2, r2, #126	; 0x7e
 8003fda:	bfb8      	it	lt
 8003fdc:	f1cc 0c00 	rsblt	ip, ip, #0
 8003fe0:	2a1f      	cmp	r2, #31
 8003fe2:	ea4f 13cc 	mov.w	r3, ip, lsl #7
 8003fe6:	dc06      	bgt.n	8003ff6 <align_factor_ch+0x4e>
 8003fe8:	4281      	cmp	r1, r0
 8003fea:	f825 2f02 	strh.w	r2, [r5, #2]!
 8003fee:	f844 3f04 	str.w	r3, [r4, #4]!
 8003ff2:	d1e2      	bne.n	8003fba <align_factor_ch+0x12>
 8003ff4:	bd70      	pop	{r4, r5, r6, pc}
 8003ff6:	4281      	cmp	r1, r0
 8003ff8:	f825 6f02 	strh.w	r6, [r5, #2]!
 8003ffc:	f844 6f04 	str.w	r6, [r4, #4]!
 8004000:	d1db      	bne.n	8003fba <align_factor_ch+0x12>
 8004002:	bd70      	pop	{r4, r5, r6, pc}
 8004004:	4770      	bx	lr
 8004006:	bf00      	nop

08004008 <st_sssa8_ch_fully_connected>:
 8004008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800400c:	b097      	sub	sp, #92	; 0x5c
 800400e:	4699      	mov	r9, r3
 8004010:	f99d e088 	ldrsb.w	lr, [sp, #136]	; 0x88
 8004014:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004016:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 800401a:	9212      	str	r2, [sp, #72]	; 0x48
 800401c:	460d      	mov	r5, r1
 800401e:	eb09 0189 	add.w	r1, r9, r9, lsl #2
 8004022:	eb03 0141 	add.w	r1, r3, r1, lsl #1
 8004026:	eb03 0a89 	add.w	sl, r3, r9, lsl #2
 800402a:	fa1f f38e 	uxth.w	r3, lr
 800402e:	ea43 470e 	orr.w	r7, r3, lr, lsl #16
 8004032:	910d      	str	r1, [sp, #52]	; 0x34
 8004034:	f99d 308c 	ldrsb.w	r3, [sp, #140]	; 0x8c
 8004038:	f1b9 0f00 	cmp.w	r9, #0
 800403c:	f000 8261 	beq.w	8004502 <st_sssa8_ch_fully_connected+0x4fa>
 8004040:	ea4f 0149 	mov.w	r1, r9, lsl #1
 8004044:	eb0b 0201 	add.w	r2, fp, r1
 8004048:	4684      	mov	ip, r0
 800404a:	9203      	str	r2, [sp, #12]
 800404c:	465c      	mov	r4, fp
 800404e:	f1aa 0604 	sub.w	r6, sl, #4
 8004052:	f04f 0801 	mov.w	r8, #1
 8004056:	f934 2b02 	ldrsh.w	r2, [r4], #2
 800405a:	1e51      	subs	r1, r2, #1
 800405c:	b289      	uxth	r1, r1
 800405e:	fa08 f002 	lsl.w	r0, r8, r2
 8004062:	2914      	cmp	r1, #20
 8004064:	fa03 f202 	lsl.w	r2, r3, r2
 8004068:	eb02 0250 	add.w	r2, r2, r0, lsr #1
 800406c:	f200 81e6 	bhi.w	800443c <st_sssa8_ch_fully_connected+0x434>
 8004070:	f846 2f04 	str.w	r2, [r6, #4]!
 8004074:	9a03      	ldr	r2, [sp, #12]
 8004076:	42a2      	cmp	r2, r4
 8004078:	d1ed      	bne.n	8004056 <st_sssa8_ch_fully_connected+0x4e>
 800407a:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800407c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 8004080:	f8cd e000 	str.w	lr, [sp]
 8004084:	ea4f 0459 	mov.w	r4, r9, lsr #1
 8004088:	463b      	mov	r3, r7
 800408a:	4660      	mov	r0, ip
 800408c:	4632      	mov	r2, r6
 800408e:	4641      	mov	r1, r8
 8004090:	f000 fae2 	bl	8004658 <st_int8_reordered_no_shift_zero>
 8004094:	2c00      	cmp	r4, #0
 8004096:	f000 8184 	beq.w	80043a2 <st_sssa8_ch_fully_connected+0x39a>
 800409a:	4630      	mov	r0, r6
 800409c:	f1a6 0310 	sub.w	r3, r6, #16
 80040a0:	9e24      	ldr	r6, [sp, #144]	; 0x90
 80040a2:	9f25      	ldr	r7, [sp, #148]	; 0x94
 80040a4:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
 80040a8:	1e62      	subs	r2, r4, #1
 80040aa:	f106 0110 	add.w	r1, r6, #16
 80040ae:	b292      	uxth	r2, r2
 80040b0:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 80040b4:	920e      	str	r2, [sp, #56]	; 0x38
 80040b6:	4602      	mov	r2, r0
 80040b8:	3803      	subs	r0, #3
 80040ba:	091b      	lsrs	r3, r3, #4
 80040bc:	900f      	str	r0, [sp, #60]	; 0x3c
 80040be:	f10b 0004 	add.w	r0, fp, #4
 80040c2:	3301      	adds	r3, #1
 80040c4:	9004      	str	r0, [sp, #16]
 80040c6:	9820      	ldr	r0, [sp, #128]	; 0x80
 80040c8:	f8cd b084 	str.w	fp, [sp, #132]	; 0x84
 80040cc:	ea4f 1c03 	mov.w	ip, r3, lsl #4
 80040d0:	eb08 1343 	add.w	r3, r8, r3, lsl #5
 80040d4:	f106 0e08 	add.w	lr, r6, #8
 80040d8:	3008      	adds	r0, #8
 80040da:	f10a 0608 	add.w	r6, sl, #8
 80040de:	3702      	adds	r7, #2
 80040e0:	9310      	str	r3, [sp, #64]	; 0x40
 80040e2:	1f13      	subs	r3, r2, #4
 80040e4:	f8cd e018 	str.w	lr, [sp, #24]
 80040e8:	9705      	str	r7, [sp, #20]
 80040ea:	9311      	str	r3, [sp, #68]	; 0x44
 80040ec:	9413      	str	r4, [sp, #76]	; 0x4c
 80040ee:	46b2      	mov	sl, r6
 80040f0:	f8cd c01c 	str.w	ip, [sp, #28]
 80040f4:	4696      	mov	lr, r2
 80040f6:	f8cd 9054 	str.w	r9, [sp, #84]	; 0x54
 80040fa:	4683      	mov	fp, r0
 80040fc:	9a06      	ldr	r2, [sp, #24]
 80040fe:	eb05 070e 	add.w	r7, r5, lr
 8004102:	f1be 0f0f 	cmp.w	lr, #15
 8004106:	e952 3102 	ldrd	r3, r1, [r2, #-8]
 800410a:	9703      	str	r7, [sp, #12]
 800410c:	f340 81d4 	ble.w	80044b8 <st_sssa8_ch_fully_connected+0x4b0>
 8004110:	9a07      	ldr	r2, [sp, #28]
 8004112:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004114:	18ae      	adds	r6, r5, r2
 8004116:	682a      	ldr	r2, [r5, #0]
 8004118:	f8d7 9000 	ldr.w	r9, [r7]
 800411c:	6804      	ldr	r4, [r0, #0]
 800411e:	ea4f 2832 	mov.w	r8, r2, ror #8
 8004122:	ea4f 2c39 	mov.w	ip, r9, ror #8
 8004126:	fa2f f282 	sxtb16	r2, r2
 800412a:	fa2f f888 	sxtb16	r8, r8
 800412e:	fa2f f989 	sxtb16	r9, r9
 8004132:	fa2f fc8c 	sxtb16	ip, ip
 8004136:	fb24 3202 	smlad	r2, r4, r2, r3
 800413a:	fb24 1409 	smlad	r4, r4, r9, r1
 800413e:	f8d0 9004 	ldr.w	r9, [r0, #4]
 8004142:	fb29 2208 	smlad	r2, r9, r8, r2
 8004146:	fb29 490c 	smlad	r9, r9, ip, r4
 800414a:	686b      	ldr	r3, [r5, #4]
 800414c:	687c      	ldr	r4, [r7, #4]
 800414e:	6881      	ldr	r1, [r0, #8]
 8004150:	ea4f 2833 	mov.w	r8, r3, ror #8
 8004154:	ea4f 2c34 	mov.w	ip, r4, ror #8
 8004158:	fa2f f383 	sxtb16	r3, r3
 800415c:	fa2f f888 	sxtb16	r8, r8
 8004160:	fa2f f484 	sxtb16	r4, r4
 8004164:	fa2f fc8c 	sxtb16	ip, ip
 8004168:	fb21 2303 	smlad	r3, r1, r3, r2
 800416c:	fb21 9204 	smlad	r2, r1, r4, r9
 8004170:	f8d0 900c 	ldr.w	r9, [r0, #12]
 8004174:	fb29 3308 	smlad	r3, r9, r8, r3
 8004178:	fb29 290c 	smlad	r9, r9, ip, r2
 800417c:	68aa      	ldr	r2, [r5, #8]
 800417e:	68bc      	ldr	r4, [r7, #8]
 8004180:	6901      	ldr	r1, [r0, #16]
 8004182:	ea4f 2832 	mov.w	r8, r2, ror #8
 8004186:	ea4f 2c34 	mov.w	ip, r4, ror #8
 800418a:	fa2f f282 	sxtb16	r2, r2
 800418e:	fa2f f888 	sxtb16	r8, r8
 8004192:	fa2f f484 	sxtb16	r4, r4
 8004196:	fa2f fc8c 	sxtb16	ip, ip
 800419a:	fb21 3202 	smlad	r2, r1, r2, r3
 800419e:	fb21 9304 	smlad	r3, r1, r4, r9
 80041a2:	f8d0 9014 	ldr.w	r9, [r0, #20]
 80041a6:	fb29 2208 	smlad	r2, r9, r8, r2
 80041aa:	fb29 390c 	smlad	r9, r9, ip, r3
 80041ae:	68eb      	ldr	r3, [r5, #12]
 80041b0:	68fc      	ldr	r4, [r7, #12]
 80041b2:	6981      	ldr	r1, [r0, #24]
 80041b4:	ea4f 2833 	mov.w	r8, r3, ror #8
 80041b8:	ea4f 2c34 	mov.w	ip, r4, ror #8
 80041bc:	3510      	adds	r5, #16
 80041be:	3710      	adds	r7, #16
 80041c0:	fa2f f383 	sxtb16	r3, r3
 80041c4:	fa2f f888 	sxtb16	r8, r8
 80041c8:	fa2f f484 	sxtb16	r4, r4
 80041cc:	fa2f fc8c 	sxtb16	ip, ip
 80041d0:	fb21 2303 	smlad	r3, r1, r3, r2
 80041d4:	fb21 9204 	smlad	r2, r1, r4, r9
 80041d8:	69c1      	ldr	r1, [r0, #28]
 80041da:	3020      	adds	r0, #32
 80041dc:	fb21 3308 	smlad	r3, r1, r8, r3
 80041e0:	fb21 210c 	smlad	r1, r1, ip, r2
 80041e4:	42b5      	cmp	r5, r6
 80041e6:	d196      	bne.n	8004116 <st_sssa8_ch_fully_connected+0x10e>
 80041e8:	9a03      	ldr	r2, [sp, #12]
 80041ea:	9c07      	ldr	r4, [sp, #28]
 80041ec:	9810      	ldr	r0, [sp, #64]	; 0x40
 80041ee:	4422      	add	r2, r4
 80041f0:	9203      	str	r2, [sp, #12]
 80041f2:	46a1      	mov	r9, r4
 80041f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80041f6:	4591      	cmp	r9, r2
 80041f8:	f280 815c 	bge.w	80044b4 <st_sssa8_ch_fully_connected+0x4ac>
 80041fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80041fe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004202:	900c      	str	r0, [sp, #48]	; 0x30
 8004204:	eba2 0209 	sub.w	r2, r2, r9
 8004208:	ea4f 0c92 	mov.w	ip, r2, lsr #2
 800420c:	f10c 0201 	add.w	r2, ip, #1
 8004210:	0095      	lsls	r5, r2, #2
 8004212:	e9cd 5208 	strd	r5, r2, [sp, #32]
 8004216:	e9cd c90a 	strd	ip, r9, [sp, #40]	; 0x28
 800421a:	eb06 0482 	add.w	r4, r6, r2, lsl #2
 800421e:	4607      	mov	r7, r0
 8004220:	f856 5b04 	ldr.w	r5, [r6], #4
 8004224:	f858 0b04 	ldr.w	r0, [r8], #4
 8004228:	683a      	ldr	r2, [r7, #0]
 800422a:	ea4f 2935 	mov.w	r9, r5, ror #8
 800422e:	ea4f 2c30 	mov.w	ip, r0, ror #8
 8004232:	fa2f f585 	sxtb16	r5, r5
 8004236:	fa2f f989 	sxtb16	r9, r9
 800423a:	fa2f f080 	sxtb16	r0, r0
 800423e:	fa2f fc8c 	sxtb16	ip, ip
 8004242:	fb22 3305 	smlad	r3, r2, r5, r3
 8004246:	fb22 1200 	smlad	r2, r2, r0, r1
 800424a:	6879      	ldr	r1, [r7, #4]
 800424c:	3708      	adds	r7, #8
 800424e:	fb21 3309 	smlad	r3, r1, r9, r3
 8004252:	fb21 210c 	smlad	r1, r1, ip, r2
 8004256:	42b4      	cmp	r4, r6
 8004258:	d1e2      	bne.n	8004220 <st_sssa8_ch_fully_connected+0x218>
 800425a:	e9dd 5208 	ldrd	r5, r2, [sp, #32]
 800425e:	e9dd c90a 	ldrd	ip, r9, [sp, #40]	; 0x28
 8004262:	9e03      	ldr	r6, [sp, #12]
 8004264:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004266:	442e      	add	r6, r5
 8004268:	f109 0904 	add.w	r9, r9, #4
 800426c:	9603      	str	r6, [sp, #12]
 800426e:	eb00 00c2 	add.w	r0, r0, r2, lsl #3
 8004272:	eb09 098c 	add.w	r9, r9, ip, lsl #2
 8004276:	45ce      	cmp	lr, r9
 8004278:	dd37      	ble.n	80042ea <st_sssa8_ch_fully_connected+0x2e2>
 800427a:	f9b0 5000 	ldrsh.w	r5, [r0]
 800427e:	f994 6000 	ldrsb.w	r6, [r4]
 8004282:	9a03      	ldr	r2, [sp, #12]
 8004284:	fb15 3306 	smlabb	r3, r5, r6, r3
 8004288:	f992 6000 	ldrsb.w	r6, [r2]
 800428c:	fb15 1106 	smlabb	r1, r5, r6, r1
 8004290:	f109 0501 	add.w	r5, r9, #1
 8004294:	4575      	cmp	r5, lr
 8004296:	da25      	bge.n	80042e4 <st_sssa8_ch_fully_connected+0x2dc>
 8004298:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
 800429c:	f994 6001 	ldrsb.w	r6, [r4, #1]
 80042a0:	fb15 3306 	smlabb	r3, r5, r6, r3
 80042a4:	f992 6001 	ldrsb.w	r6, [r2, #1]
 80042a8:	fb15 1106 	smlabb	r1, r5, r6, r1
 80042ac:	f109 0502 	add.w	r5, r9, #2
 80042b0:	4575      	cmp	r5, lr
 80042b2:	da17      	bge.n	80042e4 <st_sssa8_ch_fully_connected+0x2dc>
 80042b4:	f9b0 5004 	ldrsh.w	r5, [r0, #4]
 80042b8:	f994 6002 	ldrsb.w	r6, [r4, #2]
 80042bc:	fb15 3306 	smlabb	r3, r5, r6, r3
 80042c0:	f992 6002 	ldrsb.w	r6, [r2, #2]
 80042c4:	fb15 1106 	smlabb	r1, r5, r6, r1
 80042c8:	f109 0503 	add.w	r5, r9, #3
 80042cc:	4575      	cmp	r5, lr
 80042ce:	da09      	bge.n	80042e4 <st_sssa8_ch_fully_connected+0x2dc>
 80042d0:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 80042d4:	f992 5003 	ldrsb.w	r5, [r2, #3]
 80042d8:	fb10 1105 	smlabb	r1, r0, r5, r1
 80042dc:	f994 5003 	ldrsb.w	r5, [r4, #3]
 80042e0:	fb10 3305 	smlabb	r3, r0, r5, r3
 80042e4:	ebae 0909 	sub.w	r9, lr, r9
 80042e8:	444c      	add	r4, r9
 80042ea:	9a04      	ldr	r2, [sp, #16]
 80042ec:	f85b 7c08 	ldr.w	r7, [fp, #-8]
 80042f0:	f932 5c04 	ldrsh.w	r5, [r2, #-4]
 80042f4:	f85a 6c08 	ldr.w	r6, [sl, #-8]
 80042f8:	2d15      	cmp	r5, #21
 80042fa:	f340 80b4 	ble.w	8004466 <st_sssa8_ch_fully_connected+0x45e>
 80042fe:	1ea8      	subs	r0, r5, #2
 8004300:	2201      	movs	r2, #1
 8004302:	3d01      	subs	r5, #1
 8004304:	fa02 f000 	lsl.w	r0, r2, r0
 8004308:	fb53 0007 	smmla	r0, r3, r7, r0
 800430c:	4128      	asrs	r0, r5
 800430e:	4430      	add	r0, r6
 8004310:	f300 0307 	ssat	r3, #8, r0
 8004314:	b25b      	sxtb	r3, r3
 8004316:	9a05      	ldr	r2, [sp, #20]
 8004318:	f802 3c02 	strb.w	r3, [r2, #-2]
 800431c:	9b04      	ldr	r3, [sp, #16]
 800431e:	f933 5c02 	ldrsh.w	r5, [r3, #-2]
 8004322:	2d15      	cmp	r5, #21
 8004324:	f340 8091 	ble.w	800444a <st_sssa8_ch_fully_connected+0x442>
 8004328:	f85a 6c04 	ldr.w	r6, [sl, #-4]
 800432c:	1ea8      	subs	r0, r5, #2
 800432e:	2301      	movs	r3, #1
 8004330:	3d01      	subs	r5, #1
 8004332:	fa03 f000 	lsl.w	r0, r3, r0
 8004336:	f85b 3c04 	ldr.w	r3, [fp, #-4]
 800433a:	fb51 0103 	smmla	r1, r1, r3, r0
 800433e:	fa41 f305 	asr.w	r3, r1, r5
 8004342:	4433      	add	r3, r6
 8004344:	f303 0307 	ssat	r3, #8, r3
 8004348:	b25b      	sxtb	r3, r3
 800434a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800434e:	9b06      	ldr	r3, [sp, #24]
 8004350:	9904      	ldr	r1, [sp, #16]
 8004352:	3202      	adds	r2, #2
 8004354:	9205      	str	r2, [sp, #20]
 8004356:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004358:	3308      	adds	r3, #8
 800435a:	3104      	adds	r1, #4
 800435c:	429a      	cmp	r2, r3
 800435e:	9306      	str	r3, [sp, #24]
 8004360:	eb04 050e 	add.w	r5, r4, lr
 8004364:	9104      	str	r1, [sp, #16]
 8004366:	f10b 0b08 	add.w	fp, fp, #8
 800436a:	f10a 0a08 	add.w	sl, sl, #8
 800436e:	f47f aec5 	bne.w	80040fc <st_sssa8_ch_fully_connected+0xf4>
 8004372:	e9dd 4a13 	ldrd	r4, sl, [sp, #76]	; 0x4c
 8004376:	e9dd 3b20 	ldrd	r3, fp, [sp, #128]	; 0x80
 800437a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800437e:	9320      	str	r3, [sp, #128]	; 0x80
 8004380:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004382:	f8dd 9054 	ldr.w	r9, [sp, #84]	; 0x54
 8004386:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800438a:	9324      	str	r3, [sp, #144]	; 0x90
 800438c:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800438e:	f019 0f01 	tst.w	r9, #1
 8004392:	eb03 0344 	add.w	r3, r3, r4, lsl #1
 8004396:	eb0b 0b84 	add.w	fp, fp, r4, lsl #2
 800439a:	9325      	str	r3, [sp, #148]	; 0x94
 800439c:	eb0a 0ac4 	add.w	sl, sl, r4, lsl #3
 80043a0:	d048      	beq.n	8004434 <st_sssa8_ch_fully_connected+0x42c>
 80043a2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80043a4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80043a6:	0896      	lsrs	r6, r2, #2
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f000 80b4 	beq.w	8004516 <st_sssa8_ch_fully_connected+0x50e>
 80043ae:	980d      	ldr	r0, [sp, #52]	; 0x34
 80043b0:	eb05 0786 	add.w	r7, r5, r6, lsl #2
 80043b4:	f855 2b04 	ldr.w	r2, [r5], #4
 80043b8:	f8d0 c000 	ldr.w	ip, [r0]
 80043bc:	6844      	ldr	r4, [r0, #4]
 80043be:	ea4f 2132 	mov.w	r1, r2, ror #8
 80043c2:	3008      	adds	r0, #8
 80043c4:	fa2f f282 	sxtb16	r2, r2
 80043c8:	fa2f f181 	sxtb16	r1, r1
 80043cc:	fb2c 3302 	smlad	r3, ip, r2, r3
 80043d0:	fb24 3301 	smlad	r3, r4, r1, r3
 80043d4:	42bd      	cmp	r5, r7
 80043d6:	d1ed      	bne.n	80043b4 <st_sssa8_ch_fully_connected+0x3ac>
 80043d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80043da:	eb02 02c6 	add.w	r2, r2, r6, lsl #3
 80043de:	920d      	str	r2, [sp, #52]	; 0x34
 80043e0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80043e2:	f012 0203 	ands.w	r2, r2, #3
 80043e6:	d013      	beq.n	8004410 <st_sssa8_ch_fully_connected+0x408>
 80043e8:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 80043ea:	f997 1000 	ldrsb.w	r1, [r7]
 80043ee:	8820      	ldrh	r0, [r4, #0]
 80043f0:	2a01      	cmp	r2, #1
 80043f2:	fb10 3301 	smlabb	r3, r0, r1, r3
 80043f6:	d00b      	beq.n	8004410 <st_sssa8_ch_fully_connected+0x408>
 80043f8:	f997 1001 	ldrsb.w	r1, [r7, #1]
 80043fc:	8860      	ldrh	r0, [r4, #2]
 80043fe:	2a02      	cmp	r2, #2
 8004400:	fb10 3301 	smlabb	r3, r0, r1, r3
 8004404:	d004      	beq.n	8004410 <st_sssa8_ch_fully_connected+0x408>
 8004406:	f997 2002 	ldrsb.w	r2, [r7, #2]
 800440a:	88a1      	ldrh	r1, [r4, #4]
 800440c:	fb11 3302 	smlabb	r3, r1, r2, r3
 8004410:	f9bb 2000 	ldrsh.w	r2, [fp]
 8004414:	9920      	ldr	r1, [sp, #128]	; 0x80
 8004416:	f8da 0000 	ldr.w	r0, [sl]
 800441a:	6809      	ldr	r1, [r1, #0]
 800441c:	2a15      	cmp	r2, #21
 800441e:	dc60      	bgt.n	80044e2 <st_sssa8_ch_fully_connected+0x4da>
 8004420:	2a00      	cmp	r2, #0
 8004422:	dd4e      	ble.n	80044c2 <st_sssa8_ch_fully_connected+0x4ba>
 8004424:	005b      	lsls	r3, r3, #1
 8004426:	fb53 0301 	smmla	r3, r3, r1, r0
 800442a:	4113      	asrs	r3, r2
 800442c:	f303 0307 	ssat	r3, #8, r3
 8004430:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8004432:	7013      	strb	r3, [r2, #0]
 8004434:	2000      	movs	r0, #0
 8004436:	b017      	add	sp, #92	; 0x5c
 8004438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800443c:	9a03      	ldr	r2, [sp, #12]
 800443e:	f846 3f04 	str.w	r3, [r6, #4]!
 8004442:	42a2      	cmp	r2, r4
 8004444:	f47f ae07 	bne.w	8004056 <st_sssa8_ch_fully_connected+0x4e>
 8004448:	e617      	b.n	800407a <st_sssa8_ch_fully_connected+0x72>
 800444a:	2d00      	cmp	r5, #0
 800444c:	dd15      	ble.n	800447a <st_sssa8_ch_fully_connected+0x472>
 800444e:	f85b 3c04 	ldr.w	r3, [fp, #-4]
 8004452:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8004456:	0049      	lsls	r1, r1, #1
 8004458:	fb51 0103 	smmla	r1, r1, r3, r0
 800445c:	4129      	asrs	r1, r5
 800445e:	f301 0307 	ssat	r3, #8, r1
 8004462:	b25b      	sxtb	r3, r3
 8004464:	e771      	b.n	800434a <st_sssa8_ch_fully_connected+0x342>
 8004466:	2d00      	cmp	r5, #0
 8004468:	dd17      	ble.n	800449a <st_sssa8_ch_fully_connected+0x492>
 800446a:	005b      	lsls	r3, r3, #1
 800446c:	fb53 6307 	smmla	r3, r3, r7, r6
 8004470:	412b      	asrs	r3, r5
 8004472:	f303 0307 	ssat	r3, #8, r3
 8004476:	b25b      	sxtb	r3, r3
 8004478:	e74d      	b.n	8004316 <st_sssa8_ch_fully_connected+0x30e>
 800447a:	f1c5 0501 	rsb	r5, r5, #1
 800447e:	40a9      	lsls	r1, r5
 8004480:	f301 011f 	ssat	r1, #32, r1
 8004484:	f85b 3c04 	ldr.w	r3, [fp, #-4]
 8004488:	fb51 f113 	smmulr	r1, r1, r3
 800448c:	f85a 3c04 	ldr.w	r3, [sl, #-4]
 8004490:	440b      	add	r3, r1
 8004492:	f303 0307 	ssat	r3, #8, r3
 8004496:	b25b      	sxtb	r3, r3
 8004498:	e757      	b.n	800434a <st_sssa8_ch_fully_connected+0x342>
 800449a:	f1c5 0001 	rsb	r0, r5, #1
 800449e:	fa03 f000 	lsl.w	r0, r3, r0
 80044a2:	f300 001f 	ssat	r0, #32, r0
 80044a6:	fb50 f017 	smmulr	r0, r0, r7
 80044aa:	4430      	add	r0, r6
 80044ac:	f300 0307 	ssat	r3, #8, r0
 80044b0:	b25b      	sxtb	r3, r3
 80044b2:	e730      	b.n	8004316 <st_sssa8_ch_fully_connected+0x30e>
 80044b4:	4634      	mov	r4, r6
 80044b6:	e6de      	b.n	8004276 <st_sssa8_ch_fully_connected+0x26e>
 80044b8:	980d      	ldr	r0, [sp, #52]	; 0x34
 80044ba:	462e      	mov	r6, r5
 80044bc:	f04f 0900 	mov.w	r9, #0
 80044c0:	e698      	b.n	80041f4 <st_sssa8_ch_fully_connected+0x1ec>
 80044c2:	f1c2 0201 	rsb	r2, r2, #1
 80044c6:	4093      	lsls	r3, r2
 80044c8:	f303 031f 	ssat	r3, #32, r3
 80044cc:	fb53 f311 	smmulr	r3, r3, r1
 80044d0:	4403      	add	r3, r0
 80044d2:	f303 0307 	ssat	r3, #8, r3
 80044d6:	9a25      	ldr	r2, [sp, #148]	; 0x94
 80044d8:	2000      	movs	r0, #0
 80044da:	7013      	strb	r3, [r2, #0]
 80044dc:	b017      	add	sp, #92	; 0x5c
 80044de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044e2:	1e95      	subs	r5, r2, #2
 80044e4:	2401      	movs	r4, #1
 80044e6:	3a01      	subs	r2, #1
 80044e8:	40ac      	lsls	r4, r5
 80044ea:	fb53 4301 	smmla	r3, r3, r1, r4
 80044ee:	4113      	asrs	r3, r2
 80044f0:	4403      	add	r3, r0
 80044f2:	f303 0307 	ssat	r3, #8, r3
 80044f6:	9a25      	ldr	r2, [sp, #148]	; 0x94
 80044f8:	2000      	movs	r0, #0
 80044fa:	7013      	strb	r3, [r2, #0]
 80044fc:	b017      	add	sp, #92	; 0x5c
 80044fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004502:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004504:	f8cd e000 	str.w	lr, [sp]
 8004508:	463b      	mov	r3, r7
 800450a:	f000 f8a5 	bl	8004658 <st_int8_reordered_no_shift_zero>
 800450e:	2000      	movs	r0, #0
 8004510:	b017      	add	sp, #92	; 0x5c
 8004512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004516:	462f      	mov	r7, r5
 8004518:	e762      	b.n	80043e0 <st_sssa8_ch_fully_connected+0x3d8>
 800451a:	bf00      	nop

0800451c <st_int8_copy>:
 800451c:	4288      	cmp	r0, r1
 800451e:	d021      	beq.n	8004564 <st_int8_copy+0x48>
 8004520:	b302      	cbz	r2, 8004564 <st_int8_copy+0x48>
 8004522:	4288      	cmp	r0, r1
 8004524:	d313      	bcc.n	800454e <st_int8_copy+0x32>
 8004526:	2a03      	cmp	r2, #3
 8004528:	d81d      	bhi.n	8004566 <st_int8_copy+0x4a>
 800452a:	3a01      	subs	r2, #1
 800452c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004530:	f801 3b01 	strb.w	r3, [r1], #1
 8004534:	b1b2      	cbz	r2, 8004564 <st_int8_copy+0x48>
 8004536:	f810 3b01 	ldrb.w	r3, [r0], #1
 800453a:	f801 3b01 	strb.w	r3, [r1], #1
 800453e:	2a01      	cmp	r2, #1
 8004540:	f000 8088 	beq.w	8004654 <st_int8_copy+0x138>
 8004544:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004548:	f801 3b01 	strb.w	r3, [r1], #1
 800454c:	4770      	bx	lr
 800454e:	1883      	adds	r3, r0, r2
 8004550:	428b      	cmp	r3, r1
 8004552:	d9e8      	bls.n	8004526 <st_int8_copy+0xa>
 8004554:	440a      	add	r2, r1
 8004556:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 800455a:	f802 1d01 	strb.w	r1, [r2, #-1]!
 800455e:	4298      	cmp	r0, r3
 8004560:	d1f9      	bne.n	8004556 <st_int8_copy+0x3a>
 8004562:	4770      	bx	lr
 8004564:	4770      	bx	lr
 8004566:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800456a:	f001 0e03 	and.w	lr, r1, #3
 800456e:	f1ce 0304 	rsb	r3, lr, #4
 8004572:	eba2 0c03 	sub.w	ip, r2, r3
 8004576:	f000 0803 	and.w	r8, r0, #3
 800457a:	f1ce 0203 	rsb	r2, lr, #3
 800457e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004582:	f801 3b01 	strb.w	r3, [r1], #1
 8004586:	b182      	cbz	r2, 80045aa <st_int8_copy+0x8e>
 8004588:	f810 3b01 	ldrb.w	r3, [r0], #1
 800458c:	f801 3b01 	strb.w	r3, [r1], #1
 8004590:	2a01      	cmp	r2, #1
 8004592:	d00a      	beq.n	80045aa <st_int8_copy+0x8e>
 8004594:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004598:	f801 3b01 	strb.w	r3, [r1], #1
 800459c:	f1be 0f01 	cmp.w	lr, #1
 80045a0:	d003      	beq.n	80045aa <st_int8_copy+0x8e>
 80045a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80045a6:	f801 3b01 	strb.w	r3, [r1], #1
 80045aa:	45c6      	cmp	lr, r8
 80045ac:	d02a      	beq.n	8004604 <st_int8_copy+0xe8>
 80045ae:	ea5f 121c 	movs.w	r2, ip, lsr #4
 80045b2:	d00a      	beq.n	80045ca <st_int8_copy+0xae>
 80045b4:	f850 3b04 	ldr.w	r3, [r0], #4
 80045b8:	f850 4b04 	ldr.w	r4, [r0], #4
 80045bc:	f850 5b04 	ldr.w	r5, [r0], #4
 80045c0:	f850 6b04 	ldr.w	r6, [r0], #4
 80045c4:	c178      	stmia	r1!, {r3, r4, r5, r6}
 80045c6:	3a01      	subs	r2, #1
 80045c8:	d1f4      	bne.n	80045b4 <st_int8_copy+0x98>
 80045ca:	f01c 0f08 	tst.w	ip, #8
 80045ce:	d004      	beq.n	80045da <st_int8_copy+0xbe>
 80045d0:	f850 3b04 	ldr.w	r3, [r0], #4
 80045d4:	f850 4b04 	ldr.w	r4, [r0], #4
 80045d8:	c118      	stmia	r1!, {r3, r4}
 80045da:	f01c 0f04 	tst.w	ip, #4
 80045de:	d003      	beq.n	80045e8 <st_int8_copy+0xcc>
 80045e0:	f850 3b04 	ldr.w	r3, [r0], #4
 80045e4:	f841 3b04 	str.w	r3, [r1], #4
 80045e8:	f01c 0f02 	tst.w	ip, #2
 80045ec:	d003      	beq.n	80045f6 <st_int8_copy+0xda>
 80045ee:	f830 3b02 	ldrh.w	r3, [r0], #2
 80045f2:	f821 3b02 	strh.w	r3, [r1], #2
 80045f6:	f01c 0f01 	tst.w	ip, #1
 80045fa:	d001      	beq.n	8004600 <st_int8_copy+0xe4>
 80045fc:	7803      	ldrb	r3, [r0, #0]
 80045fe:	700b      	strb	r3, [r1, #0]
 8004600:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004604:	ea5f 199c 	movs.w	r9, ip, lsr #6
 8004608:	d00e      	beq.n	8004628 <st_int8_copy+0x10c>
 800460a:	4688      	mov	r8, r1
 800460c:	4686      	mov	lr, r0
 800460e:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8004612:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8004616:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800461a:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800461e:	f1b9 0901 	subs.w	r9, r9, #1
 8004622:	4641      	mov	r1, r8
 8004624:	4670      	mov	r0, lr
 8004626:	d1f0      	bne.n	800460a <st_int8_copy+0xee>
 8004628:	f01c 0f20 	tst.w	ip, #32
 800462c:	d007      	beq.n	800463e <st_int8_copy+0x122>
 800462e:	4688      	mov	r8, r1
 8004630:	4686      	mov	lr, r0
 8004632:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8004636:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800463a:	4641      	mov	r1, r8
 800463c:	4670      	mov	r0, lr
 800463e:	f01c 0f10 	tst.w	ip, #16
 8004642:	d001      	beq.n	8004648 <st_int8_copy+0x12c>
 8004644:	c878      	ldmia	r0!, {r3, r4, r5, r6}
 8004646:	c178      	stmia	r1!, {r3, r4, r5, r6}
 8004648:	f01c 0f08 	tst.w	ip, #8
 800464c:	d0c5      	beq.n	80045da <st_int8_copy+0xbe>
 800464e:	c818      	ldmia	r0!, {r3, r4}
 8004650:	c118      	stmia	r1!, {r3, r4}
 8004652:	e7c2      	b.n	80045da <st_int8_copy+0xbe>
 8004654:	4770      	bx	lr
 8004656:	bf00      	nop

08004658 <st_int8_reordered_no_shift_zero>:
 8004658:	b5f0      	push	{r4, r5, r6, r7, lr}
 800465a:	0897      	lsrs	r7, r2, #2
 800465c:	f9bd 6014 	ldrsh.w	r6, [sp, #20]
 8004660:	d02c      	beq.n	80046bc <st_int8_reordered_no_shift_zero+0x64>
 8004662:	eb00 0587 	add.w	r5, r0, r7, lsl #2
 8004666:	468e      	mov	lr, r1
 8004668:	f850 cb04 	ldr.w	ip, [r0], #4
 800466c:	fa2f f49c 	sxtb16	r4, ip, ror #8
 8004670:	fad4 f403 	ssub16	r4, r4, r3
 8004674:	fa2f fc8c 	sxtb16	ip, ip
 8004678:	fadc fc03 	ssub16	ip, ip, r3
 800467c:	4285      	cmp	r5, r0
 800467e:	f8ce c000 	str.w	ip, [lr]
 8004682:	f8ce 4004 	str.w	r4, [lr, #4]
 8004686:	f10e 0e08 	add.w	lr, lr, #8
 800468a:	d1ed      	bne.n	8004668 <st_int8_reordered_no_shift_zero+0x10>
 800468c:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 8004690:	f012 0203 	ands.w	r2, r2, #3
 8004694:	d011      	beq.n	80046ba <st_int8_reordered_no_shift_zero+0x62>
 8004696:	f995 0000 	ldrsb.w	r0, [r5]
 800469a:	b273      	sxtb	r3, r6
 800469c:	1ac0      	subs	r0, r0, r3
 800469e:	2a01      	cmp	r2, #1
 80046a0:	8008      	strh	r0, [r1, #0]
 80046a2:	d00a      	beq.n	80046ba <st_int8_reordered_no_shift_zero+0x62>
 80046a4:	f995 0001 	ldrsb.w	r0, [r5, #1]
 80046a8:	2a02      	cmp	r2, #2
 80046aa:	eba0 0003 	sub.w	r0, r0, r3
 80046ae:	8048      	strh	r0, [r1, #2]
 80046b0:	d003      	beq.n	80046ba <st_int8_reordered_no_shift_zero+0x62>
 80046b2:	f995 2002 	ldrsb.w	r2, [r5, #2]
 80046b6:	1ad3      	subs	r3, r2, r3
 80046b8:	808b      	strh	r3, [r1, #4]
 80046ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046bc:	4605      	mov	r5, r0
 80046be:	e7e7      	b.n	8004690 <st_int8_reordered_no_shift_zero+0x38>

080046c0 <ai_array_to_buffer_fmt>:
 80046c0:	f3c0 4343 	ubfx	r3, r0, #17, #4
 80046c4:	2b02      	cmp	r3, #2
 80046c6:	d055      	beq.n	8004774 <ai_array_to_buffer_fmt+0xb4>
 80046c8:	4a2d      	ldr	r2, [pc, #180]	; (8004780 <ai_array_to_buffer_fmt+0xc0>)
 80046ca:	f020 437e 	bic.w	r3, r0, #4261412864	; 0xfe000000
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d010      	beq.n	80046f4 <ai_array_to_buffer_fmt+0x34>
 80046d2:	dc21      	bgt.n	8004718 <ai_array_to_buffer_fmt+0x58>
 80046d4:	4a2b      	ldr	r2, [pc, #172]	; (8004784 <ai_array_to_buffer_fmt+0xc4>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d00c      	beq.n	80046f4 <ai_array_to_buffer_fmt+0x34>
 80046da:	dd0f      	ble.n	80046fc <ai_array_to_buffer_fmt+0x3c>
 80046dc:	4a2a      	ldr	r2, [pc, #168]	; (8004788 <ai_array_to_buffer_fmt+0xc8>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d008      	beq.n	80046f4 <ai_array_to_buffer_fmt+0x34>
 80046e2:	f502 32fa 	add.w	r2, r2, #128000	; 0x1f400
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d004      	beq.n	80046f4 <ai_array_to_buffer_fmt+0x34>
 80046ea:	4a28      	ldr	r2, [pc, #160]	; (800478c <ai_array_to_buffer_fmt+0xcc>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	bf0c      	ite	eq
 80046f0:	4613      	moveq	r3, r2
 80046f2:	2340      	movne	r3, #64	; 0x40
 80046f4:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 80046f8:	4318      	orrs	r0, r3
 80046fa:	4770      	bx	lr
 80046fc:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8004700:	4293      	cmp	r3, r2
 8004702:	d0f7      	beq.n	80046f4 <ai_array_to_buffer_fmt+0x34>
 8004704:	dd2c      	ble.n	8004760 <ai_array_to_buffer_fmt+0xa0>
 8004706:	4a22      	ldr	r2, [pc, #136]	; (8004790 <ai_array_to_buffer_fmt+0xd0>)
 8004708:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800470c:	4293      	cmp	r3, r2
 800470e:	bf0c      	ite	eq
 8004710:	4613      	moveq	r3, r2
 8004712:	2340      	movne	r3, #64	; 0x40
 8004714:	4318      	orrs	r0, r3
 8004716:	4770      	bx	lr
 8004718:	4a1e      	ldr	r2, [pc, #120]	; (8004794 <ai_array_to_buffer_fmt+0xd4>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d0ea      	beq.n	80046f4 <ai_array_to_buffer_fmt+0x34>
 800471e:	dd10      	ble.n	8004742 <ai_array_to_buffer_fmt+0x82>
 8004720:	4a1d      	ldr	r2, [pc, #116]	; (8004798 <ai_array_to_buffer_fmt+0xd8>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d0e6      	beq.n	80046f4 <ai_array_to_buffer_fmt+0x34>
 8004726:	f202 72f1 	addw	r2, r2, #2033	; 0x7f1
 800472a:	4293      	cmp	r3, r2
 800472c:	d0e2      	beq.n	80046f4 <ai_array_to_buffer_fmt+0x34>
 800472e:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
 8004732:	4293      	cmp	r3, r2
 8004734:	bf0c      	ite	eq
 8004736:	4613      	moveq	r3, r2
 8004738:	2340      	movne	r3, #64	; 0x40
 800473a:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800473e:	4318      	orrs	r0, r3
 8004740:	4770      	bx	lr
 8004742:	f2a2 3287 	subw	r2, r2, #903	; 0x387
 8004746:	4293      	cmp	r3, r2
 8004748:	d0d4      	beq.n	80046f4 <ai_array_to_buffer_fmt+0x34>
 800474a:	f502 7260 	add.w	r2, r2, #896	; 0x380
 800474e:	4293      	cmp	r3, r2
 8004750:	d0d0      	beq.n	80046f4 <ai_array_to_buffer_fmt+0x34>
 8004752:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8004756:	4293      	cmp	r3, r2
 8004758:	bf0c      	ite	eq
 800475a:	4613      	moveq	r3, r2
 800475c:	2340      	movne	r3, #64	; 0x40
 800475e:	e7c9      	b.n	80046f4 <ai_array_to_buffer_fmt+0x34>
 8004760:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
 8004764:	4293      	cmp	r3, r2
 8004766:	d0c5      	beq.n	80046f4 <ai_array_to_buffer_fmt+0x34>
 8004768:	3280      	adds	r2, #128	; 0x80
 800476a:	4293      	cmp	r3, r2
 800476c:	bf0c      	ite	eq
 800476e:	4613      	moveq	r3, r2
 8004770:	2340      	movne	r3, #64	; 0x40
 8004772:	e7bf      	b.n	80046f4 <ai_array_to_buffer_fmt+0x34>
 8004774:	4b09      	ldr	r3, [pc, #36]	; (800479c <ai_array_to_buffer_fmt+0xdc>)
 8004776:	4003      	ands	r3, r0
 8004778:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800477c:	e7ba      	b.n	80046f4 <ai_array_to_buffer_fmt+0x34>
 800477e:	bf00      	nop
 8004780:	00821040 	.word	0x00821040
 8004784:	00040840 	.word	0x00040840
 8004788:	00041040 	.word	0x00041040
 800478c:	0004084f 	.word	0x0004084f
 8004790:	00040447 	.word	0x00040447
 8004794:	00840447 	.word	0x00840447
 8004798:	0084084f 	.word	0x0084084f
 800479c:	00803fff 	.word	0x00803fff

080047a0 <ai_array_get_data_byte_size>:
 80047a0:	b169      	cbz	r1, 80047be <ai_array_get_data_byte_size+0x1e>
 80047a2:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 80047a6:	fb01 f303 	mul.w	r3, r1, r3
 80047aa:	3307      	adds	r3, #7
 80047ac:	f023 0307 	bic.w	r3, r3, #7
 80047b0:	f3c0 5041 	ubfx	r0, r0, #21, #2
 80047b4:	fa23 f000 	lsr.w	r0, r3, r0
 80047b8:	3007      	adds	r0, #7
 80047ba:	08c0      	lsrs	r0, r0, #3
 80047bc:	4770      	bx	lr
 80047be:	4608      	mov	r0, r1
 80047c0:	4770      	bx	lr
 80047c2:	bf00      	nop

080047c4 <ai_version_get>:
 80047c4:	0212      	lsls	r2, r2, #8
 80047c6:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80047ca:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 80047ce:	4770      	bx	lr

080047d0 <get_tensor_byte_size>:
 80047d0:	b410      	push	{r4}
 80047d2:	6983      	ldr	r3, [r0, #24]
 80047d4:	68c4      	ldr	r4, [r0, #12]
 80047d6:	6941      	ldr	r1, [r0, #20]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	68e0      	ldr	r0, [r4, #12]
 80047dc:	4a07      	ldr	r2, [pc, #28]	; (80047fc <get_tensor_byte_size+0x2c>)
 80047de:	68c9      	ldr	r1, [r1, #12]
 80047e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80047e4:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 80047e8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80047ec:	fb01 f000 	mul.w	r0, r1, r0
 80047f0:	4293      	cmp	r3, r2
 80047f2:	bf04      	itt	eq
 80047f4:	3007      	addeq	r0, #7
 80047f6:	08c0      	lsreq	r0, r0, #3
 80047f8:	4770      	bx	lr
 80047fa:	bf00      	nop
 80047fc:	000400c0 	.word	0x000400c0

08004800 <_lite_kernel_nl_softmax_is8os8>:
 8004800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004804:	b08b      	sub	sp, #44	; 0x2c
 8004806:	469a      	mov	sl, r3
 8004808:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800480a:	f513 7f80 	cmn.w	r3, #256	; 0x100
 800480e:	4689      	mov	r9, r1
 8004810:	4617      	mov	r7, r2
 8004812:	4684      	mov	ip, r0
 8004814:	fb0a f102 	mul.w	r1, sl, r2
 8004818:	f280 83b7 	bge.w	8004f8a <_lite_kernel_nl_softmax_is8os8+0x78a>
 800481c:	2901      	cmp	r1, #1
 800481e:	f44f 7b80 	mov.w	fp, #256	; 0x100
 8004822:	f240 83bb 	bls.w	8004f9c <_lite_kernel_nl_softmax_is8os8+0x79c>
 8004826:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8004828:	f8cd 900c 	str.w	r9, [sp, #12]
 800482c:	e9cd bc01 	strd	fp, ip, [sp, #4]
 8004830:	e9cd 7a04 	strd	r7, sl, [sp, #16]
 8004834:	3b04      	subs	r3, #4
 8004836:	f04f 0e00 	mov.w	lr, #0
 800483a:	f04f 4880 	mov.w	r8, #1073741824	; 0x40000000
 800483e:	4699      	mov	r9, r3
 8004840:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004842:	9815      	ldr	r0, [sp, #84]	; 0x54
 8004844:	fa0e f103 	lsl.w	r1, lr, r3
 8004848:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800484a:	4249      	negs	r1, r1
 800484c:	404b      	eors	r3, r1
 800484e:	0fdb      	lsrs	r3, r3, #31
 8004850:	2b00      	cmp	r3, #0
 8004852:	4bd4      	ldr	r3, [pc, #848]	; (8004ba4 <_lite_kernel_nl_softmax_is8os8+0x3a4>)
 8004854:	bf12      	itee	ne
 8004856:	f04f 32ff 	movne.w	r2, #4294967295
 800485a:	f04f 4380 	moveq.w	r3, #1073741824	; 0x40000000
 800485e:	2200      	moveq	r2, #0
 8004860:	fbc0 3201 	smlal	r3, r2, r0, r1
 8004864:	2a00      	cmp	r2, #0
 8004866:	da04      	bge.n	8004872 <_lite_kernel_nl_softmax_is8os8+0x72>
 8004868:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800486c:	185b      	adds	r3, r3, r1
 800486e:	f142 0200 	adc.w	r2, r2, #0
 8004872:	0fdb      	lsrs	r3, r3, #31
 8004874:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
 8004878:	f043 427f 	orr.w	r2, r3, #4278190080	; 0xff000000
 800487c:	0154      	lsls	r4, r2, #5
 800487e:	f104 5480 	add.w	r4, r4, #268435456	; 0x10000000
 8004882:	f04f 0c00 	mov.w	ip, #0
 8004886:	4641      	mov	r1, r8
 8004888:	fbc4 1c04 	smlal	r1, ip, r4, r4
 800488c:	f1bc 0f00 	cmp.w	ip, #0
 8004890:	eba2 0203 	sub.w	r2, r2, r3
 8004894:	ea4f 75e4 	mov.w	r5, r4, asr #31
 8004898:	da05      	bge.n	80048a6 <_lite_kernel_nl_softmax_is8os8+0xa6>
 800489a:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 800489e:	1808      	adds	r0, r1, r0
 80048a0:	4601      	mov	r1, r0
 80048a2:	f14c 0c00 	adc.w	ip, ip, #0
 80048a6:	0fc9      	lsrs	r1, r1, #31
 80048a8:	ea41 014c 	orr.w	r1, r1, ip, lsl #1
 80048ac:	fba1 0701 	umull	r0, r7, r1, r1
 80048b0:	ea4f 7cec 	mov.w	ip, ip, asr #31
 80048b4:	f110 4080 	adds.w	r0, r0, #1073741824	; 0x40000000
 80048b8:	fb01 fa0c 	mul.w	sl, r1, ip
 80048bc:	eb47 074a 	adc.w	r7, r7, sl, lsl #1
 80048c0:	2f00      	cmp	r7, #0
 80048c2:	da06      	bge.n	80048d2 <_lite_kernel_nl_softmax_is8os8+0xd2>
 80048c4:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
 80048c8:	eb10 0a0a 	adds.w	sl, r0, sl
 80048cc:	4650      	mov	r0, sl
 80048ce:	f147 0700 	adc.w	r7, r7, #0
 80048d2:	0fc0      	lsrs	r0, r0, #31
 80048d4:	ea40 0047 	orr.w	r0, r0, r7, lsl #1
 80048d8:	1087      	asrs	r7, r0, #2
 80048da:	bf54      	ite	pl
 80048dc:	f04f 0a01 	movpl.w	sl, #1
 80048e0:	f04f 0a02 	movmi.w	sl, #2
 80048e4:	f000 0003 	and.w	r0, r0, #3
 80048e8:	4582      	cmp	sl, r0
 80048ea:	ea81 0004 	eor.w	r0, r1, r4
 80048ee:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 80048f2:	bfb8      	it	lt
 80048f4:	3701      	addlt	r7, #1
 80048f6:	2800      	cmp	r0, #0
 80048f8:	48aa      	ldr	r0, [pc, #680]	; (8004ba4 <_lite_kernel_nl_softmax_is8os8+0x3a4>)
 80048fa:	fb01 f505 	mul.w	r5, r1, r5
 80048fe:	fb04 550c 	mla	r5, r4, ip, r5
 8004902:	bf14      	ite	ne
 8004904:	4684      	movne	ip, r0
 8004906:	f04f 4c80 	moveq.w	ip, #1073741824	; 0x40000000
 800490a:	fba1 0b04 	umull	r0, fp, r1, r4
 800490e:	bf14      	ite	ne
 8004910:	f04f 3aff 	movne.w	sl, #4294967295
 8004914:	f04f 0a00 	moveq.w	sl, #0
 8004918:	445d      	add	r5, fp
 800491a:	eb10 000c 	adds.w	r0, r0, ip
 800491e:	eb45 050a 	adc.w	r5, r5, sl
 8004922:	2d00      	cmp	r5, #0
 8004924:	da06      	bge.n	8004934 <_lite_kernel_nl_softmax_is8os8+0x134>
 8004926:	f06f 4c00 	mvn.w	ip, #2147483648	; 0x80000000
 800492a:	eb10 0c0c 	adds.w	ip, r0, ip
 800492e:	4660      	mov	r0, ip
 8004930:	f145 0500 	adc.w	r5, r5, #0
 8004934:	0fc0      	lsrs	r0, r0, #31
 8004936:	ea40 0045 	orr.w	r0, r0, r5, lsl #1
 800493a:	4438      	add	r0, r7
 800493c:	0fc5      	lsrs	r5, r0, #31
 800493e:	2d00      	cmp	r5, #0
 8004940:	4e99      	ldr	r6, [pc, #612]	; (8004ba8 <_lite_kernel_nl_softmax_is8os8+0x3a8>)
 8004942:	4d98      	ldr	r5, [pc, #608]	; (8004ba4 <_lite_kernel_nl_softmax_is8os8+0x3a4>)
 8004944:	bf12      	itee	ne
 8004946:	f04f 37ff 	movne.w	r7, #4294967295
 800494a:	f04f 4580 	moveq.w	r5, #1073741824	; 0x40000000
 800494e:	2700      	moveq	r7, #0
 8004950:	fbc0 5706 	smlal	r5, r7, r0, r6
 8004954:	2f00      	cmp	r7, #0
 8004956:	da05      	bge.n	8004964 <_lite_kernel_nl_softmax_is8os8+0x164>
 8004958:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 800495c:	1828      	adds	r0, r5, r0
 800495e:	4605      	mov	r5, r0
 8004960:	f147 0700 	adc.w	r7, r7, #0
 8004964:	0fed      	lsrs	r5, r5, #31
 8004966:	ea45 0547 	orr.w	r5, r5, r7, lsl #1
 800496a:	4429      	add	r1, r5
 800496c:	1048      	asrs	r0, r1, #1
 800496e:	d402      	bmi.n	8004976 <_lite_kernel_nl_softmax_is8os8+0x176>
 8004970:	07c9      	lsls	r1, r1, #31
 8004972:	bf48      	it	mi
 8004974:	3001      	addmi	r0, #1
 8004976:	4420      	add	r0, r4
 8004978:	0fc1      	lsrs	r1, r0, #31
 800497a:	2900      	cmp	r1, #0
 800497c:	4d8b      	ldr	r5, [pc, #556]	; (8004bac <_lite_kernel_nl_softmax_is8os8+0x3ac>)
 800497e:	4989      	ldr	r1, [pc, #548]	; (8004ba4 <_lite_kernel_nl_softmax_is8os8+0x3a4>)
 8004980:	bf12      	itee	ne
 8004982:	f04f 34ff 	movne.w	r4, #4294967295
 8004986:	f04f 4180 	moveq.w	r1, #1073741824	; 0x40000000
 800498a:	2400      	moveq	r4, #0
 800498c:	fbc0 1405 	smlal	r1, r4, r0, r5
 8004990:	2c00      	cmp	r4, #0
 8004992:	da05      	bge.n	80049a0 <_lite_kernel_nl_softmax_is8os8+0x1a0>
 8004994:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8004998:	1808      	adds	r0, r1, r0
 800499a:	4601      	mov	r1, r0
 800499c:	f144 0400 	adc.w	r4, r4, #0
 80049a0:	4882      	ldr	r0, [pc, #520]	; (8004bac <_lite_kernel_nl_softmax_is8os8+0x3ac>)
 80049a2:	4e83      	ldr	r6, [pc, #524]	; (8004bb0 <_lite_kernel_nl_softmax_is8os8+0x3b0>)
 80049a4:	0fc9      	lsrs	r1, r1, #31
 80049a6:	ea41 0144 	orr.w	r1, r1, r4, lsl #1
 80049aa:	1808      	adds	r0, r1, r0
 80049ac:	2100      	movs	r1, #0
 80049ae:	460f      	mov	r7, r1
 80049b0:	4645      	mov	r5, r8
 80049b2:	fbc0 5706 	smlal	r5, r7, r0, r6
 80049b6:	f3c2 6400 	ubfx	r4, r2, #24, #1
 80049ba:	3c01      	subs	r4, #1
 80049bc:	0fed      	lsrs	r5, r5, #31
 80049be:	4004      	ands	r4, r0
 80049c0:	ea45 0547 	orr.w	r5, r5, r7, lsl #1
 80049c4:	f342 6000 	sbfx	r0, r2, #24, #1
 80049c8:	4e7a      	ldr	r6, [pc, #488]	; (8004bb4 <_lite_kernel_nl_softmax_is8os8+0x3b4>)
 80049ca:	4028      	ands	r0, r5
 80049cc:	4060      	eors	r0, r4
 80049ce:	460f      	mov	r7, r1
 80049d0:	4645      	mov	r5, r8
 80049d2:	fbc0 5706 	smlal	r5, r7, r0, r6
 80049d6:	f3c2 6440 	ubfx	r4, r2, #25, #1
 80049da:	3c01      	subs	r4, #1
 80049dc:	0fed      	lsrs	r5, r5, #31
 80049de:	4004      	ands	r4, r0
 80049e0:	ea45 0547 	orr.w	r5, r5, r7, lsl #1
 80049e4:	f342 6040 	sbfx	r0, r2, #25, #1
 80049e8:	4e73      	ldr	r6, [pc, #460]	; (8004bb8 <_lite_kernel_nl_softmax_is8os8+0x3b8>)
 80049ea:	4028      	ands	r0, r5
 80049ec:	4060      	eors	r0, r4
 80049ee:	460f      	mov	r7, r1
 80049f0:	4645      	mov	r5, r8
 80049f2:	fbc0 5706 	smlal	r5, r7, r0, r6
 80049f6:	f3c2 6480 	ubfx	r4, r2, #26, #1
 80049fa:	3c01      	subs	r4, #1
 80049fc:	0fed      	lsrs	r5, r5, #31
 80049fe:	4004      	ands	r4, r0
 8004a00:	ea45 0547 	orr.w	r5, r5, r7, lsl #1
 8004a04:	f342 6080 	sbfx	r0, r2, #26, #1
 8004a08:	4e6c      	ldr	r6, [pc, #432]	; (8004bbc <_lite_kernel_nl_softmax_is8os8+0x3bc>)
 8004a0a:	4028      	ands	r0, r5
 8004a0c:	4060      	eors	r0, r4
 8004a0e:	460f      	mov	r7, r1
 8004a10:	4644      	mov	r4, r8
 8004a12:	fbc0 4706 	smlal	r4, r7, r0, r6
 8004a16:	f3c2 65c0 	ubfx	r5, r2, #27, #1
 8004a1a:	3d01      	subs	r5, #1
 8004a1c:	0fe4      	lsrs	r4, r4, #31
 8004a1e:	4005      	ands	r5, r0
 8004a20:	ea44 0447 	orr.w	r4, r4, r7, lsl #1
 8004a24:	f342 60c0 	sbfx	r0, r2, #27, #1
 8004a28:	4020      	ands	r0, r4
 8004a2a:	4e65      	ldr	r6, [pc, #404]	; (8004bc0 <_lite_kernel_nl_softmax_is8os8+0x3c0>)
 8004a2c:	ea85 0400 	eor.w	r4, r5, r0
 8004a30:	460f      	mov	r7, r1
 8004a32:	4645      	mov	r5, r8
 8004a34:	fbc4 5706 	smlal	r5, r7, r4, r6
 8004a38:	f3c2 7000 	ubfx	r0, r2, #28, #1
 8004a3c:	3801      	subs	r0, #1
 8004a3e:	0fed      	lsrs	r5, r5, #31
 8004a40:	ea45 0547 	orr.w	r5, r5, r7, lsl #1
 8004a44:	4020      	ands	r0, r4
 8004a46:	f342 7400 	sbfx	r4, r2, #28, #1
 8004a4a:	402c      	ands	r4, r5
 8004a4c:	4f5d      	ldr	r7, [pc, #372]	; (8004bc4 <_lite_kernel_nl_softmax_is8os8+0x3c4>)
 8004a4e:	4060      	eors	r0, r4
 8004a50:	468c      	mov	ip, r1
 8004a52:	4645      	mov	r5, r8
 8004a54:	fbc0 5c07 	smlal	r5, ip, r0, r7
 8004a58:	f3c2 7440 	ubfx	r4, r2, #29, #1
 8004a5c:	3c01      	subs	r4, #1
 8004a5e:	0fed      	lsrs	r5, r5, #31
 8004a60:	4004      	ands	r4, r0
 8004a62:	ea45 054c 	orr.w	r5, r5, ip, lsl #1
 8004a66:	f342 7040 	sbfx	r0, r2, #29, #1
 8004a6a:	4028      	ands	r0, r5
 8004a6c:	4060      	eors	r0, r4
 8004a6e:	4645      	mov	r5, r8
 8004a70:	24f2      	movs	r4, #242	; 0xf2
 8004a72:	fbc0 5104 	smlal	r5, r1, r0, r4
 8004a76:	0fed      	lsrs	r5, r5, #31
 8004a78:	ea45 0541 	orr.w	r5, r5, r1, lsl #1
 8004a7c:	f3c2 7180 	ubfx	r1, r2, #30, #1
 8004a80:	fab3 f383 	clz	r3, r3
 8004a84:	f342 7280 	sbfx	r2, r2, #30, #1
 8004a88:	3901      	subs	r1, #1
 8004a8a:	095b      	lsrs	r3, r3, #5
 8004a8c:	4001      	ands	r1, r0
 8004a8e:	402a      	ands	r2, r5
 8004a90:	404a      	eors	r2, r1
 8004a92:	1e59      	subs	r1, r3, #1
 8004a94:	425b      	negs	r3, r3
 8004a96:	400a      	ands	r2, r1
 8004a98:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004a9c:	4053      	eors	r3, r2
 8004a9e:	f849 3f04 	str.w	r3, [r9, #4]!
 8004aa2:	9b01      	ldr	r3, [sp, #4]
 8004aa4:	f10e 0e01 	add.w	lr, lr, #1
 8004aa8:	4573      	cmp	r3, lr
 8004aaa:	f63f aec9 	bhi.w	8004840 <_lite_kernel_nl_softmax_is8os8+0x40>
 8004aae:	e9dd c902 	ldrd	ip, r9, [sp, #8]
 8004ab2:	e9dd 7a04 	ldrd	r7, sl, [sp, #16]
 8004ab6:	469b      	mov	fp, r3
 8004ab8:	2f00      	cmp	r7, #0
 8004aba:	f000 8199 	beq.w	8004df0 <_lite_kernel_nl_softmax_is8os8+0x5f0>
 8004abe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004ac0:	fb03 f30a 	mul.w	r3, r3, sl
 8004ac4:	f1ba 0f00 	cmp.w	sl, #0
 8004ac8:	f000 8192 	beq.w	8004df0 <_lite_kernel_nl_softmax_is8os8+0x5f0>
 8004acc:	eb09 020a 	add.w	r2, r9, sl
 8004ad0:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8004ad2:	9204      	str	r2, [sp, #16]
 8004ad4:	464d      	mov	r5, r9
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	9709      	str	r7, [sp, #36]	; 0x24
 8004ada:	46d1      	mov	r9, sl
 8004adc:	e9cd 3205 	strd	r3, r2, [sp, #20]
 8004ae0:	46e2      	mov	sl, ip
 8004ae2:	f8cd c01c 	str.w	ip, [sp, #28]
 8004ae6:	9508      	str	r5, [sp, #32]
 8004ae8:	46ac      	mov	ip, r5
 8004aea:	2c01      	cmp	r4, #1
 8004aec:	f99c 1000 	ldrsb.w	r1, [ip]
 8004af0:	f240 8243 	bls.w	8004f7a <_lite_kernel_nl_softmax_is8os8+0x77a>
 8004af4:	eb0c 0209 	add.w	r2, ip, r9
 8004af8:	2301      	movs	r3, #1
 8004afa:	f992 0000 	ldrsb.w	r0, [r2]
 8004afe:	3301      	adds	r3, #1
 8004b00:	4281      	cmp	r1, r0
 8004b02:	bfb8      	it	lt
 8004b04:	4601      	movlt	r1, r0
 8004b06:	429c      	cmp	r4, r3
 8004b08:	444a      	add	r2, r9
 8004b0a:	d1f6      	bne.n	8004afa <_lite_kernel_nl_softmax_is8os8+0x2fa>
 8004b0c:	2500      	movs	r5, #0
 8004b0e:	9e18      	ldr	r6, [sp, #96]	; 0x60
 8004b10:	4662      	mov	r2, ip
 8004b12:	462b      	mov	r3, r5
 8004b14:	f992 0000 	ldrsb.w	r0, [r2]
 8004b18:	1a08      	subs	r0, r1, r0
 8004b1a:	4558      	cmp	r0, fp
 8004b1c:	f103 0301 	add.w	r3, r3, #1
 8004b20:	444a      	add	r2, r9
 8004b22:	da0d      	bge.n	8004b40 <_lite_kernel_nl_softmax_is8os8+0x340>
 8004b24:	f856 0020 	ldr.w	r0, [r6, r0, lsl #2]
 8004b28:	1307      	asrs	r7, r0, #12
 8004b2a:	f240 7eff 	movw	lr, #2047	; 0x7ff
 8004b2e:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8004b32:	bf48      	it	mi
 8004b34:	f44f 6e00 	movmi.w	lr, #2048	; 0x800
 8004b38:	4570      	cmp	r0, lr
 8004b3a:	bfc8      	it	gt
 8004b3c:	3701      	addgt	r7, #1
 8004b3e:	443d      	add	r5, r7
 8004b40:	429c      	cmp	r4, r3
 8004b42:	d1e7      	bne.n	8004b14 <_lite_kernel_nl_softmax_is8os8+0x314>
 8004b44:	2d00      	cmp	r5, #0
 8004b46:	f000 821b 	beq.w	8004f80 <_lite_kernel_nl_softmax_is8os8+0x780>
 8004b4a:	fab5 f085 	clz	r0, r5
 8004b4e:	4085      	lsls	r5, r0
 8004b50:	f105 4200 	add.w	r2, r5, #2147483648	; 0x80000000
 8004b54:	17d3      	asrs	r3, r2, #31
 8004b56:	9002      	str	r0, [sp, #8]
 8004b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b5c:	bf08      	it	eq
 8004b5e:	2d00      	cmpeq	r5, #0
 8004b60:	f1c0 0023 	rsb	r0, r0, #35	; 0x23
 8004b64:	9001      	str	r0, [sp, #4]
 8004b66:	f000 8153 	beq.w	8004e10 <_lite_kernel_nl_softmax_is8os8+0x610>
 8004b6a:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8004b6e:	f143 0500 	adc.w	r5, r3, #0
 8004b72:	0852      	lsrs	r2, r2, #1
 8004b74:	ea42 72c5 	orr.w	r2, r2, r5, lsl #31
 8004b78:	4b13      	ldr	r3, [pc, #76]	; (8004bc8 <_lite_kernel_nl_softmax_is8os8+0x3c8>)
 8004b7a:	9203      	str	r2, [sp, #12]
 8004b7c:	106d      	asrs	r5, r5, #1
 8004b7e:	4250      	negs	r0, r2
 8004b80:	fb03 0005 	mla	r0, r3, r5, r0
 8004b84:	fba2 3603 	umull	r3, r6, r2, r3
 8004b88:	4406      	add	r6, r0
 8004b8a:	4806      	ldr	r0, [pc, #24]	; (8004ba4 <_lite_kernel_nl_softmax_is8os8+0x3a4>)
 8004b8c:	181b      	adds	r3, r3, r0
 8004b8e:	f166 0600 	sbc.w	r6, r6, #0
 8004b92:	2e00      	cmp	r6, #0
 8004b94:	da1a      	bge.n	8004bcc <_lite_kernel_nl_softmax_is8os8+0x3cc>
 8004b96:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8004b9a:	1818      	adds	r0, r3, r0
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	f146 0600 	adc.w	r6, r6, #0
 8004ba2:	e013      	b.n	8004bcc <_lite_kernel_nl_softmax_is8os8+0x3cc>
 8004ba4:	c0000001 	.word	0xc0000001
 8004ba8:	2aaaaaab 	.word	0x2aaaaaab
 8004bac:	70f5a894 	.word	0x70f5a894
 8004bb0:	63afbe7b 	.word	0x63afbe7b
 8004bb4:	4da2cbf2 	.word	0x4da2cbf2
 8004bb8:	2f16ac6c 	.word	0x2f16ac6c
 8004bbc:	1152aaa4 	.word	0x1152aaa4
 8004bc0:	02582ab7 	.word	0x02582ab7
 8004bc4:	000afe11 	.word	0x000afe11
 8004bc8:	c3c3c3c4 	.word	0xc3c3c3c4
 8004bcc:	0fdb      	lsrs	r3, r3, #31
 8004bce:	ea43 0046 	orr.w	r0, r3, r6, lsl #1
 8004bd2:	f100 305a 	add.w	r0, r0, #1515870810	; 0x5a5a5a5a
 8004bd6:	17c3      	asrs	r3, r0, #31
 8004bd8:	fb00 f605 	mul.w	r6, r0, r5
 8004bdc:	fb02 6603 	mla	r6, r2, r3, r6
 8004be0:	fba0 7302 	umull	r7, r3, r0, r2
 8004be4:	f117 4780 	adds.w	r7, r7, #1073741824	; 0x40000000
 8004be8:	eb46 0303 	adc.w	r3, r6, r3
 8004bec:	0fff      	lsrs	r7, r7, #31
 8004bee:	ea47 0743 	orr.w	r7, r7, r3, lsl #1
 8004bf2:	f1c7 5700 	rsb	r7, r7, #536870912	; 0x20000000
 8004bf6:	ea97 0f00 	teq	r7, r0
 8004bfa:	fb80 3607 	smull	r3, r6, r0, r7
 8004bfe:	f140 819d 	bpl.w	8004f3c <_lite_kernel_nl_softmax_is8os8+0x73c>
 8004c02:	4fcc      	ldr	r7, [pc, #816]	; (8004f34 <_lite_kernel_nl_softmax_is8os8+0x734>)
 8004c04:	19db      	adds	r3, r3, r7
 8004c06:	f166 0600 	sbc.w	r6, r6, #0
 8004c0a:	2e00      	cmp	r6, #0
 8004c0c:	f2c0 819d 	blt.w	8004f4a <_lite_kernel_nl_softmax_is8os8+0x74a>
 8004c10:	0fdb      	lsrs	r3, r3, #31
 8004c12:	ea43 0346 	orr.w	r3, r3, r6, lsl #1
 8004c16:	f1b3 4f60 	cmp.w	r3, #3758096384	; 0xe0000000
 8004c1a:	ea4f 0683 	mov.w	r6, r3, lsl #2
 8004c1e:	f300 819b 	bgt.w	8004f58 <_lite_kernel_nl_softmax_is8os8+0x758>
 8004c22:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8004c26:	17c6      	asrs	r6, r0, #31
 8004c28:	fb02 fe06 	mul.w	lr, r2, r6
 8004c2c:	fba2 3700 	umull	r3, r7, r2, r0
 8004c30:	fb00 ee05 	mla	lr, r0, r5, lr
 8004c34:	44be      	add	lr, r7
 8004c36:	4fbf      	ldr	r7, [pc, #764]	; (8004f34 <_lite_kernel_nl_softmax_is8os8+0x734>)
 8004c38:	19db      	adds	r3, r3, r7
 8004c3a:	f16e 0700 	sbc.w	r7, lr, #0
 8004c3e:	2f00      	cmp	r7, #0
 8004c40:	da06      	bge.n	8004c50 <_lite_kernel_nl_softmax_is8os8+0x450>
 8004c42:	f06f 4e00 	mvn.w	lr, #2147483648	; 0x80000000
 8004c46:	eb13 0e0e 	adds.w	lr, r3, lr
 8004c4a:	4673      	mov	r3, lr
 8004c4c:	f147 0700 	adc.w	r7, r7, #0
 8004c50:	0fdb      	lsrs	r3, r3, #31
 8004c52:	ea43 0347 	orr.w	r3, r3, r7, lsl #1
 8004c56:	4fb7      	ldr	r7, [pc, #732]	; (8004f34 <_lite_kernel_nl_softmax_is8os8+0x734>)
 8004c58:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
 8004c5c:	f04f 3eff 	mov.w	lr, #4294967295
 8004c60:	fb03 f606 	mul.w	r6, r3, r6
 8004c64:	ea4f 78e3 	mov.w	r8, r3, asr #31
 8004c68:	fb00 6608 	mla	r6, r0, r8, r6
 8004c6c:	fba3 3800 	umull	r3, r8, r3, r0
 8004c70:	19db      	adds	r3, r3, r7
 8004c72:	4446      	add	r6, r8
 8004c74:	eb46 060e 	adc.w	r6, r6, lr
 8004c78:	2e00      	cmp	r6, #0
 8004c7a:	da05      	bge.n	8004c88 <_lite_kernel_nl_softmax_is8os8+0x488>
 8004c7c:	f06f 4700 	mvn.w	r7, #2147483648	; 0x80000000
 8004c80:	19df      	adds	r7, r3, r7
 8004c82:	463b      	mov	r3, r7
 8004c84:	f146 0600 	adc.w	r6, r6, #0
 8004c88:	0fdb      	lsrs	r3, r3, #31
 8004c8a:	ea43 0346 	orr.w	r3, r3, r6, lsl #1
 8004c8e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004c92:	f280 8145 	bge.w	8004f20 <_lite_kernel_nl_softmax_is8os8+0x720>
 8004c96:	f1b3 4f60 	cmp.w	r3, #3758096384	; 0xe0000000
 8004c9a:	f300 816c 	bgt.w	8004f76 <_lite_kernel_nl_softmax_is8os8+0x776>
 8004c9e:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 8004ca2:	ea93 0f02 	teq	r3, r2
 8004ca6:	f140 80fb 	bpl.w	8004ea0 <_lite_kernel_nl_softmax_is8os8+0x6a0>
 8004caa:	fb03 f505 	mul.w	r5, r3, r5
 8004cae:	17d8      	asrs	r0, r3, #31
 8004cb0:	fb02 5000 	mla	r0, r2, r0, r5
 8004cb4:	fba3 2502 	umull	r2, r5, r3, r2
 8004cb8:	4405      	add	r5, r0
 8004cba:	489e      	ldr	r0, [pc, #632]	; (8004f34 <_lite_kernel_nl_softmax_is8os8+0x734>)
 8004cbc:	1812      	adds	r2, r2, r0
 8004cbe:	f165 0500 	sbc.w	r5, r5, #0
 8004cc2:	2d00      	cmp	r5, #0
 8004cc4:	da05      	bge.n	8004cd2 <_lite_kernel_nl_softmax_is8os8+0x4d2>
 8004cc6:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8004cca:	1810      	adds	r0, r2, r0
 8004ccc:	4602      	mov	r2, r0
 8004cce:	f145 0500 	adc.w	r5, r5, #0
 8004cd2:	0fd2      	lsrs	r2, r2, #31
 8004cd4:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
 8004cd8:	f1c2 5000 	rsb	r0, r2, #536870912	; 0x20000000
 8004cdc:	4a95      	ldr	r2, [pc, #596]	; (8004f34 <_lite_kernel_nl_softmax_is8os8+0x734>)
 8004cde:	f04f 35ff 	mov.w	r5, #4294967295
 8004ce2:	fbc0 2503 	smlal	r2, r5, r0, r3
 8004ce6:	2d00      	cmp	r5, #0
 8004ce8:	da05      	bge.n	8004cf6 <_lite_kernel_nl_softmax_is8os8+0x4f6>
 8004cea:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8004cee:	1810      	adds	r0, r2, r0
 8004cf0:	4602      	mov	r2, r0
 8004cf2:	f145 0500 	adc.w	r5, r5, #0
 8004cf6:	0fd2      	lsrs	r2, r2, #31
 8004cf8:	ea42 0045 	orr.w	r0, r2, r5, lsl #1
 8004cfc:	f1b0 4f60 	cmp.w	r0, #3758096384	; 0xe0000000
 8004d00:	f300 82b5 	bgt.w	800526e <_lite_kernel_nl_softmax_is8os8+0xa6e>
 8004d04:	f103 4200 	add.w	r2, r3, #2147483648	; 0x80000000
 8004d08:	005e      	lsls	r6, r3, #1
 8004d0a:	f1b2 4f40 	cmp.w	r2, #3221225472	; 0xc0000000
 8004d0e:	bfd8      	it	le
 8004d10:	f04f 4600 	movle.w	r6, #2147483648	; 0x80000000
 8004d14:	9b01      	ldr	r3, [sp, #4]
 8004d16:	2b1f      	cmp	r3, #31
 8004d18:	dd05      	ble.n	8004d26 <_lite_kernel_nl_softmax_is8os8+0x526>
 8004d1a:	9b02      	ldr	r3, [sp, #8]
 8004d1c:	f1c3 0304 	rsb	r3, r3, #4
 8004d20:	411e      	asrs	r6, r3
 8004d22:	231f      	movs	r3, #31
 8004d24:	9301      	str	r3, [sp, #4]
 8004d26:	2c00      	cmp	r4, #0
 8004d28:	d065      	beq.n	8004df6 <_lite_kernel_nl_softmax_is8os8+0x5f6>
 8004d2a:	9b01      	ldr	r3, [sp, #4]
 8004d2c:	f04f 0e01 	mov.w	lr, #1
 8004d30:	fa0e fe03 	lsl.w	lr, lr, r3
 8004d34:	f10e 3eff 	add.w	lr, lr, #4294967295
 8004d38:	ea4f 086e 	mov.w	r8, lr, asr #1
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	e9cd 1801 	strd	r1, r8, [sp, #4]
 8004d42:	4610      	mov	r0, r2
 8004d44:	4698      	mov	r8, r3
 8004d46:	e02f      	b.n	8004da8 <_lite_kernel_nl_softmax_is8os8+0x5a8>
 8004d48:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8004d4a:	f855 7023 	ldr.w	r7, [r5, r3, lsl #2]
 8004d4e:	ea87 0306 	eor.w	r3, r7, r6
 8004d52:	0fdb      	lsrs	r3, r3, #31
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	4b77      	ldr	r3, [pc, #476]	; (8004f34 <_lite_kernel_nl_softmax_is8os8+0x734>)
 8004d58:	bf12      	itee	ne
 8004d5a:	f04f 35ff 	movne.w	r5, #4294967295
 8004d5e:	f04f 4380 	moveq.w	r3, #1073741824	; 0x40000000
 8004d62:	2500      	moveq	r5, #0
 8004d64:	fbc6 3507 	smlal	r3, r5, r6, r7
 8004d68:	2d00      	cmp	r5, #0
 8004d6a:	da04      	bge.n	8004d76 <_lite_kernel_nl_softmax_is8os8+0x576>
 8004d6c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004d70:	185b      	adds	r3, r3, r1
 8004d72:	f145 0500 	adc.w	r5, r5, #0
 8004d76:	0fdb      	lsrs	r3, r3, #31
 8004d78:	42b7      	cmp	r7, r6
 8004d7a:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
 8004d7e:	d079      	beq.n	8004e74 <_lite_kernel_nl_softmax_is8os8+0x674>
 8004d80:	fa53 f508 	asrs.w	r5, r3, r8
 8004d84:	d416      	bmi.n	8004db4 <_lite_kernel_nl_softmax_is8os8+0x5b4>
 8004d86:	9f02      	ldr	r7, [sp, #8]
 8004d88:	ea03 030e 	and.w	r3, r3, lr
 8004d8c:	429f      	cmp	r7, r3
 8004d8e:	da7e      	bge.n	8004e8e <_lite_kernel_nl_softmax_is8os8+0x68e>
 8004d90:	3501      	adds	r5, #1
 8004d92:	2dfe      	cmp	r5, #254	; 0xfe
 8004d94:	f300 8082 	bgt.w	8004e9c <_lite_kernel_nl_softmax_is8os8+0x69c>
 8004d98:	3d80      	subs	r5, #128	; 0x80
 8004d9a:	b26d      	sxtb	r5, r5
 8004d9c:	3001      	adds	r0, #1
 8004d9e:	4284      	cmp	r4, r0
 8004da0:	f80a 5002 	strb.w	r5, [sl, r2]
 8004da4:	444a      	add	r2, r9
 8004da6:	d00d      	beq.n	8004dc4 <_lite_kernel_nl_softmax_is8os8+0x5c4>
 8004da8:	f91c 3002 	ldrsb.w	r3, [ip, r2]
 8004dac:	9901      	ldr	r1, [sp, #4]
 8004dae:	1acb      	subs	r3, r1, r3
 8004db0:	455b      	cmp	r3, fp
 8004db2:	dbc9      	blt.n	8004d48 <_lite_kernel_nl_softmax_is8os8+0x548>
 8004db4:	f06f 057f 	mvn.w	r5, #127	; 0x7f
 8004db8:	3001      	adds	r0, #1
 8004dba:	4284      	cmp	r4, r0
 8004dbc:	f80a 5002 	strb.w	r5, [sl, r2]
 8004dc0:	444a      	add	r2, r9
 8004dc2:	d1f1      	bne.n	8004da8 <_lite_kernel_nl_softmax_is8os8+0x5a8>
 8004dc4:	9b04      	ldr	r3, [sp, #16]
 8004dc6:	f10c 0c01 	add.w	ip, ip, #1
 8004dca:	459c      	cmp	ip, r3
 8004dcc:	f10a 0a01 	add.w	sl, sl, #1
 8004dd0:	f47f ae8b 	bne.w	8004aea <_lite_kernel_nl_softmax_is8os8+0x2ea>
 8004dd4:	e9dd 3205 	ldrd	r3, r2, [sp, #20]
 8004dd8:	9904      	ldr	r1, [sp, #16]
 8004dda:	4419      	add	r1, r3
 8004ddc:	e9dd c507 	ldrd	ip, r5, [sp, #28]
 8004de0:	9104      	str	r1, [sp, #16]
 8004de2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004de4:	3201      	adds	r2, #1
 8004de6:	4291      	cmp	r1, r2
 8004de8:	441d      	add	r5, r3
 8004dea:	449c      	add	ip, r3
 8004dec:	f47f ae76 	bne.w	8004adc <_lite_kernel_nl_softmax_is8os8+0x2dc>
 8004df0:	b00b      	add	sp, #44	; 0x2c
 8004df2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004df6:	9b04      	ldr	r3, [sp, #16]
 8004df8:	f10c 0c01 	add.w	ip, ip, #1
 8004dfc:	459c      	cmp	ip, r3
 8004dfe:	f10a 0a01 	add.w	sl, sl, #1
 8004e02:	d0e7      	beq.n	8004dd4 <_lite_kernel_nl_softmax_is8os8+0x5d4>
 8004e04:	2003      	movs	r0, #3
 8004e06:	2320      	movs	r3, #32
 8004e08:	e9cd 0301 	strd	r0, r3, [sp, #4]
 8004e0c:	f99c 1000 	ldrsb.w	r1, [ip]
 8004e10:	4849      	ldr	r0, [pc, #292]	; (8004f38 <_lite_kernel_nl_softmax_is8os8+0x738>)
 8004e12:	f04f 32ff 	mov.w	r2, #4294967295
 8004e16:	2300      	movs	r3, #0
 8004e18:	4615      	mov	r5, r2
 8004e1a:	f04f 4e80 	mov.w	lr, #1073741824	; 0x40000000
 8004e1e:	9303      	str	r3, [sp, #12]
 8004e20:	17c6      	asrs	r6, r0, #31
 8004e22:	fba2 3800 	umull	r3, r8, r2, r0
 8004e26:	fb02 f706 	mul.w	r7, r2, r6
 8004e2a:	eb13 0e0e 	adds.w	lr, r3, lr
 8004e2e:	fb00 7705 	mla	r7, r0, r5, r7
 8004e32:	9b03      	ldr	r3, [sp, #12]
 8004e34:	4447      	add	r7, r8
 8004e36:	eb47 0703 	adc.w	r7, r7, r3
 8004e3a:	2f00      	cmp	r7, #0
 8004e3c:	4673      	mov	r3, lr
 8004e3e:	da06      	bge.n	8004e4e <_lite_kernel_nl_softmax_is8os8+0x64e>
 8004e40:	f06f 4e00 	mvn.w	lr, #2147483648	; 0x80000000
 8004e44:	eb13 0e0e 	adds.w	lr, r3, lr
 8004e48:	4673      	mov	r3, lr
 8004e4a:	f147 0700 	adc.w	r7, r7, #0
 8004e4e:	0fdb      	lsrs	r3, r3, #31
 8004e50:	ea43 0347 	orr.w	r3, r3, r7, lsl #1
 8004e54:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
 8004e58:	ea80 0703 	eor.w	r7, r0, r3
 8004e5c:	0fff      	lsrs	r7, r7, #31
 8004e5e:	2f00      	cmp	r7, #0
 8004e60:	bf18      	it	ne
 8004e62:	f04f 3eff 	movne.w	lr, #4294967295
 8004e66:	4f33      	ldr	r7, [pc, #204]	; (8004f34 <_lite_kernel_nl_softmax_is8os8+0x734>)
 8004e68:	bf04      	itt	eq
 8004e6a:	f04f 0e00 	moveq.w	lr, #0
 8004e6e:	f04f 4780 	moveq.w	r7, #1073741824	; 0x40000000
 8004e72:	e6f5      	b.n	8004c60 <_lite_kernel_nl_softmax_is8os8+0x460>
 8004e74:	f1b6 4f00 	cmp.w	r6, #2147483648	; 0x80000000
 8004e78:	d182      	bne.n	8004d80 <_lite_kernel_nl_softmax_is8os8+0x580>
 8004e7a:	f02e 4300 	bic.w	r3, lr, #2147483648	; 0x80000000
 8004e7e:	ea4f 076e 	mov.w	r7, lr, asr #1
 8004e82:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 8004e86:	429f      	cmp	r7, r3
 8004e88:	fa45 f508 	asr.w	r5, r5, r8
 8004e8c:	db80      	blt.n	8004d90 <_lite_kernel_nl_softmax_is8os8+0x590>
 8004e8e:	2dfe      	cmp	r5, #254	; 0xfe
 8004e90:	dc04      	bgt.n	8004e9c <_lite_kernel_nl_softmax_is8os8+0x69c>
 8004e92:	2d00      	cmp	r5, #0
 8004e94:	d180      	bne.n	8004d98 <_lite_kernel_nl_softmax_is8os8+0x598>
 8004e96:	f06f 057f 	mvn.w	r5, #127	; 0x7f
 8004e9a:	e78d      	b.n	8004db8 <_lite_kernel_nl_softmax_is8os8+0x5b8>
 8004e9c:	257f      	movs	r5, #127	; 0x7f
 8004e9e:	e77d      	b.n	8004d9c <_lite_kernel_nl_softmax_is8os8+0x59c>
 8004ea0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004ea4:	2600      	movs	r6, #0
 8004ea6:	17df      	asrs	r7, r3, #31
 8004ea8:	fb03 f505 	mul.w	r5, r3, r5
 8004eac:	fb02 5507 	mla	r5, r2, r7, r5
 8004eb0:	fba3 2702 	umull	r2, r7, r3, r2
 8004eb4:	1812      	adds	r2, r2, r0
 8004eb6:	443d      	add	r5, r7
 8004eb8:	eb45 0506 	adc.w	r5, r5, r6
 8004ebc:	2d00      	cmp	r5, #0
 8004ebe:	da05      	bge.n	8004ecc <_lite_kernel_nl_softmax_is8os8+0x6cc>
 8004ec0:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8004ec4:	1810      	adds	r0, r2, r0
 8004ec6:	4602      	mov	r2, r0
 8004ec8:	f145 0500 	adc.w	r5, r5, #0
 8004ecc:	0fd2      	lsrs	r2, r2, #31
 8004ece:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
 8004ed2:	f1c2 5200 	rsb	r2, r2, #536870912	; 0x20000000
 8004ed6:	ea82 0003 	eor.w	r0, r2, r3
 8004eda:	0fc0      	lsrs	r0, r0, #31
 8004edc:	2800      	cmp	r0, #0
 8004ede:	4815      	ldr	r0, [pc, #84]	; (8004f34 <_lite_kernel_nl_softmax_is8os8+0x734>)
 8004ee0:	bf12      	itee	ne
 8004ee2:	f04f 35ff 	movne.w	r5, #4294967295
 8004ee6:	f04f 4080 	moveq.w	r0, #1073741824	; 0x40000000
 8004eea:	2500      	moveq	r5, #0
 8004eec:	fbc3 0502 	smlal	r0, r5, r3, r2
 8004ef0:	2d00      	cmp	r5, #0
 8004ef2:	da05      	bge.n	8004f00 <_lite_kernel_nl_softmax_is8os8+0x700>
 8004ef4:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8004ef8:	1882      	adds	r2, r0, r2
 8004efa:	4610      	mov	r0, r2
 8004efc:	f145 0500 	adc.w	r5, r5, #0
 8004f00:	0fc0      	lsrs	r0, r0, #31
 8004f02:	ea40 0045 	orr.w	r0, r0, r5, lsl #1
 8004f06:	f1b0 5f00 	cmp.w	r0, #536870912	; 0x20000000
 8004f0a:	f6ff aef7 	blt.w	8004cfc <_lite_kernel_nl_softmax_is8os8+0x4fc>
 8004f0e:	f06f 4600 	mvn.w	r6, #2147483648	; 0x80000000
 8004f12:	4433      	add	r3, r6
 8004f14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f18:	f6bf aefc 	bge.w	8004d14 <_lite_kernel_nl_softmax_is8os8+0x514>
 8004f1c:	005e      	lsls	r6, r3, #1
 8004f1e:	e6f9      	b.n	8004d14 <_lite_kernel_nl_softmax_is8os8+0x514>
 8004f20:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8004f24:	4403      	add	r3, r0
 8004f26:	ea92 0f03 	teq	r2, r3
 8004f2a:	d5b9      	bpl.n	8004ea0 <_lite_kernel_nl_softmax_is8os8+0x6a0>
 8004f2c:	4801      	ldr	r0, [pc, #4]	; (8004f34 <_lite_kernel_nl_softmax_is8os8+0x734>)
 8004f2e:	f04f 36ff 	mov.w	r6, #4294967295
 8004f32:	e7b8      	b.n	8004ea6 <_lite_kernel_nl_softmax_is8os8+0x6a6>
 8004f34:	c0000001 	.word	0xc0000001
 8004f38:	b4b4b4b6 	.word	0xb4b4b4b6
 8004f3c:	f113 4380 	adds.w	r3, r3, #1073741824	; 0x40000000
 8004f40:	f146 0600 	adc.w	r6, r6, #0
 8004f44:	2e00      	cmp	r6, #0
 8004f46:	f6bf ae63 	bge.w	8004c10 <_lite_kernel_nl_softmax_is8os8+0x410>
 8004f4a:	f06f 4700 	mvn.w	r7, #2147483648	; 0x80000000
 8004f4e:	19df      	adds	r7, r3, r7
 8004f50:	463b      	mov	r3, r7
 8004f52:	f146 0600 	adc.w	r6, r6, #0
 8004f56:	e65b      	b.n	8004c10 <_lite_kernel_nl_softmax_is8os8+0x410>
 8004f58:	4430      	add	r0, r6
 8004f5a:	ea80 0302 	eor.w	r3, r0, r2
 8004f5e:	0fdb      	lsrs	r3, r3, #31
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	4bc8      	ldr	r3, [pc, #800]	; (8005284 <_lite_kernel_nl_softmax_is8os8+0xa84>)
 8004f64:	bf0d      	iteet	eq
 8004f66:	2300      	moveq	r3, #0
 8004f68:	469e      	movne	lr, r3
 8004f6a:	f04f 33ff 	movne.w	r3, #4294967295
 8004f6e:	f04f 4e80 	moveq.w	lr, #1073741824	; 0x40000000
 8004f72:	9303      	str	r3, [sp, #12]
 8004f74:	e754      	b.n	8004e20 <_lite_kernel_nl_softmax_is8os8+0x620>
 8004f76:	009b      	lsls	r3, r3, #2
 8004f78:	e7d4      	b.n	8004f24 <_lite_kernel_nl_softmax_is8os8+0x724>
 8004f7a:	2c00      	cmp	r4, #0
 8004f7c:	f47f adc6 	bne.w	8004b0c <_lite_kernel_nl_softmax_is8os8+0x30c>
 8004f80:	2203      	movs	r2, #3
 8004f82:	2320      	movs	r3, #32
 8004f84:	e9cd 2301 	strd	r2, r3, [sp, #4]
 8004f88:	e742      	b.n	8004e10 <_lite_kernel_nl_softmax_is8os8+0x610>
 8004f8a:	2901      	cmp	r1, #1
 8004f8c:	f1c3 0b00 	rsb	fp, r3, #0
 8004f90:	d904      	bls.n	8004f9c <_lite_kernel_nl_softmax_is8os8+0x79c>
 8004f92:	f1bb 0f00 	cmp.w	fp, #0
 8004f96:	f47f ac46 	bne.w	8004826 <_lite_kernel_nl_softmax_is8os8+0x26>
 8004f9a:	e58d      	b.n	8004ab8 <_lite_kernel_nl_softmax_is8os8+0x2b8>
 8004f9c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004f9e:	f999 2000 	ldrsb.w	r2, [r9]
 8004fa2:	fb03 f101 	mul.w	r1, r3, r1
 8004fa6:	2901      	cmp	r1, #1
 8004fa8:	f240 815b 	bls.w	8005262 <_lite_kernel_nl_softmax_is8os8+0xa62>
 8004fac:	f109 34ff 	add.w	r4, r9, #4294967295
 8004fb0:	464b      	mov	r3, r9
 8004fb2:	1860      	adds	r0, r4, r1
 8004fb4:	f913 5f01 	ldrsb.w	r5, [r3, #1]!
 8004fb8:	42aa      	cmp	r2, r5
 8004fba:	bfb8      	it	lt
 8004fbc:	462a      	movlt	r2, r5
 8004fbe:	4283      	cmp	r3, r0
 8004fc0:	d1f8      	bne.n	8004fb4 <_lite_kernel_nl_softmax_is8os8+0x7b4>
 8004fc2:	e9cd c903 	strd	ip, r9, [sp, #12]
 8004fc6:	1863      	adds	r3, r4, r1
 8004fc8:	e9cd 7a05 	strd	r7, sl, [sp, #20]
 8004fcc:	46a0      	mov	r8, r4
 8004fce:	9301      	str	r3, [sp, #4]
 8004fd0:	4692      	mov	sl, r2
 8004fd2:	f918 6f01 	ldrsb.w	r6, [r8, #1]!
 8004fd6:	ebaa 0606 	sub.w	r6, sl, r6
 8004fda:	45b3      	cmp	fp, r6
 8004fdc:	f240 8138 	bls.w	8005250 <_lite_kernel_nl_softmax_is8os8+0xa50>
 8004fe0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004fe2:	9815      	ldr	r0, [sp, #84]	; 0x54
 8004fe4:	fa06 f203 	lsl.w	r2, r6, r3
 8004fe8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004fea:	4252      	negs	r2, r2
 8004fec:	4053      	eors	r3, r2
 8004fee:	0fdb      	lsrs	r3, r3, #31
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	4ba4      	ldr	r3, [pc, #656]	; (8005284 <_lite_kernel_nl_softmax_is8os8+0xa84>)
 8004ff4:	bf12      	itee	ne
 8004ff6:	f04f 31ff 	movne.w	r1, #4294967295
 8004ffa:	f04f 4380 	moveq.w	r3, #1073741824	; 0x40000000
 8004ffe:	2100      	moveq	r1, #0
 8005000:	fbc2 3100 	smlal	r3, r1, r2, r0
 8005004:	2900      	cmp	r1, #0
 8005006:	da05      	bge.n	8005014 <_lite_kernel_nl_softmax_is8os8+0x814>
 8005008:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800500c:	189a      	adds	r2, r3, r2
 800500e:	4613      	mov	r3, r2
 8005010:	f141 0100 	adc.w	r1, r1, #0
 8005014:	0fdb      	lsrs	r3, r3, #31
 8005016:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 800501a:	f043 417f 	orr.w	r1, r3, #4278190080	; 0xff000000
 800501e:	014d      	lsls	r5, r1, #5
 8005020:	f105 5580 	add.w	r5, r5, #268435456	; 0x10000000
 8005024:	9302      	str	r3, [sp, #8]
 8005026:	1ac9      	subs	r1, r1, r3
 8005028:	2400      	movs	r4, #0
 800502a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800502e:	fbc5 3405 	smlal	r3, r4, r5, r5
 8005032:	2c00      	cmp	r4, #0
 8005034:	ea4f 7ce5 	mov.w	ip, r5, asr #31
 8005038:	da05      	bge.n	8005046 <_lite_kernel_nl_softmax_is8os8+0x846>
 800503a:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 800503e:	1818      	adds	r0, r3, r0
 8005040:	4603      	mov	r3, r0
 8005042:	f144 0400 	adc.w	r4, r4, #0
 8005046:	0fdb      	lsrs	r3, r3, #31
 8005048:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
 800504c:	fba3 0703 	umull	r0, r7, r3, r3
 8005050:	17e4      	asrs	r4, r4, #31
 8005052:	f110 4080 	adds.w	r0, r0, #1073741824	; 0x40000000
 8005056:	fb03 fe04 	mul.w	lr, r3, r4
 800505a:	eb47 074e 	adc.w	r7, r7, lr, lsl #1
 800505e:	2f00      	cmp	r7, #0
 8005060:	da06      	bge.n	8005070 <_lite_kernel_nl_softmax_is8os8+0x870>
 8005062:	f06f 4e00 	mvn.w	lr, #2147483648	; 0x80000000
 8005066:	eb10 0e0e 	adds.w	lr, r0, lr
 800506a:	4670      	mov	r0, lr
 800506c:	f147 0700 	adc.w	r7, r7, #0
 8005070:	0fc0      	lsrs	r0, r0, #31
 8005072:	ea40 0047 	orr.w	r0, r0, r7, lsl #1
 8005076:	1087      	asrs	r7, r0, #2
 8005078:	bf54      	ite	pl
 800507a:	f04f 0e01 	movpl.w	lr, #1
 800507e:	f04f 0e02 	movmi.w	lr, #2
 8005082:	f000 0003 	and.w	r0, r0, #3
 8005086:	4570      	cmp	r0, lr
 8005088:	fb05 f004 	mul.w	r0, r5, r4
 800508c:	ea85 0403 	eor.w	r4, r5, r3
 8005090:	ea4f 74d4 	mov.w	r4, r4, lsr #31
 8005094:	bfc8      	it	gt
 8005096:	3701      	addgt	r7, #1
 8005098:	2c00      	cmp	r4, #0
 800509a:	4c7a      	ldr	r4, [pc, #488]	; (8005284 <_lite_kernel_nl_softmax_is8os8+0xa84>)
 800509c:	fb03 000c 	mla	r0, r3, ip, r0
 80050a0:	bf14      	ite	ne
 80050a2:	46a4      	movne	ip, r4
 80050a4:	f04f 4c80 	moveq.w	ip, #1073741824	; 0x40000000
 80050a8:	fba5 4903 	umull	r4, r9, r5, r3
 80050ac:	bf14      	ite	ne
 80050ae:	f04f 3eff 	movne.w	lr, #4294967295
 80050b2:	f04f 0e00 	moveq.w	lr, #0
 80050b6:	4448      	add	r0, r9
 80050b8:	eb14 040c 	adds.w	r4, r4, ip
 80050bc:	eb40 000e 	adc.w	r0, r0, lr
 80050c0:	2800      	cmp	r0, #0
 80050c2:	da06      	bge.n	80050d2 <_lite_kernel_nl_softmax_is8os8+0x8d2>
 80050c4:	f06f 4c00 	mvn.w	ip, #2147483648	; 0x80000000
 80050c8:	eb14 0c0c 	adds.w	ip, r4, ip
 80050cc:	4664      	mov	r4, ip
 80050ce:	f140 0000 	adc.w	r0, r0, #0
 80050d2:	0fe4      	lsrs	r4, r4, #31
 80050d4:	ea44 0440 	orr.w	r4, r4, r0, lsl #1
 80050d8:	1938      	adds	r0, r7, r4
 80050da:	0fc4      	lsrs	r4, r0, #31
 80050dc:	2c00      	cmp	r4, #0
 80050de:	4a6a      	ldr	r2, [pc, #424]	; (8005288 <_lite_kernel_nl_softmax_is8os8+0xa88>)
 80050e0:	4c68      	ldr	r4, [pc, #416]	; (8005284 <_lite_kernel_nl_softmax_is8os8+0xa84>)
 80050e2:	bf12      	itee	ne
 80050e4:	f04f 37ff 	movne.w	r7, #4294967295
 80050e8:	f04f 4480 	moveq.w	r4, #1073741824	; 0x40000000
 80050ec:	2700      	moveq	r7, #0
 80050ee:	fbc0 4702 	smlal	r4, r7, r0, r2
 80050f2:	2f00      	cmp	r7, #0
 80050f4:	da05      	bge.n	8005102 <_lite_kernel_nl_softmax_is8os8+0x902>
 80050f6:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 80050fa:	1820      	adds	r0, r4, r0
 80050fc:	4604      	mov	r4, r0
 80050fe:	f147 0700 	adc.w	r7, r7, #0
 8005102:	0fe4      	lsrs	r4, r4, #31
 8005104:	ea44 0447 	orr.w	r4, r4, r7, lsl #1
 8005108:	4423      	add	r3, r4
 800510a:	1058      	asrs	r0, r3, #1
 800510c:	d402      	bmi.n	8005114 <_lite_kernel_nl_softmax_is8os8+0x914>
 800510e:	07df      	lsls	r7, r3, #31
 8005110:	bf48      	it	mi
 8005112:	3001      	addmi	r0, #1
 8005114:	4428      	add	r0, r5
 8005116:	0fc3      	lsrs	r3, r0, #31
 8005118:	2b00      	cmp	r3, #0
 800511a:	4a5c      	ldr	r2, [pc, #368]	; (800528c <_lite_kernel_nl_softmax_is8os8+0xa8c>)
 800511c:	4b59      	ldr	r3, [pc, #356]	; (8005284 <_lite_kernel_nl_softmax_is8os8+0xa84>)
 800511e:	bf12      	itee	ne
 8005120:	f04f 34ff 	movne.w	r4, #4294967295
 8005124:	f04f 4380 	moveq.w	r3, #1073741824	; 0x40000000
 8005128:	2400      	moveq	r4, #0
 800512a:	fbc0 3402 	smlal	r3, r4, r0, r2
 800512e:	2c00      	cmp	r4, #0
 8005130:	da05      	bge.n	800513e <_lite_kernel_nl_softmax_is8os8+0x93e>
 8005132:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8005136:	1818      	adds	r0, r3, r0
 8005138:	4603      	mov	r3, r0
 800513a:	f144 0400 	adc.w	r4, r4, #0
 800513e:	4853      	ldr	r0, [pc, #332]	; (800528c <_lite_kernel_nl_softmax_is8os8+0xa8c>)
 8005140:	4f53      	ldr	r7, [pc, #332]	; (8005290 <_lite_kernel_nl_softmax_is8os8+0xa90>)
 8005142:	0fdb      	lsrs	r3, r3, #31
 8005144:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
 8005148:	1818      	adds	r0, r3, r0
 800514a:	9b02      	ldr	r3, [sp, #8]
 800514c:	2400      	movs	r4, #0
 800514e:	fab3 f283 	clz	r2, r3
 8005152:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005156:	469e      	mov	lr, r3
 8005158:	46a4      	mov	ip, r4
 800515a:	fbc0 ec07 	smlal	lr, ip, r0, r7
 800515e:	f3c1 6500 	ubfx	r5, r1, #24, #1
 8005162:	4677      	mov	r7, lr
 8005164:	3d01      	subs	r5, #1
 8005166:	0fff      	lsrs	r7, r7, #31
 8005168:	4005      	ands	r5, r0
 800516a:	ea47 074c 	orr.w	r7, r7, ip, lsl #1
 800516e:	f341 6000 	sbfx	r0, r1, #24, #1
 8005172:	4038      	ands	r0, r7
 8005174:	4f47      	ldr	r7, [pc, #284]	; (8005294 <_lite_kernel_nl_softmax_is8os8+0xa94>)
 8005176:	4068      	eors	r0, r5
 8005178:	469e      	mov	lr, r3
 800517a:	46a4      	mov	ip, r4
 800517c:	fbc0 ec07 	smlal	lr, ip, r0, r7
 8005180:	f3c1 6540 	ubfx	r5, r1, #25, #1
 8005184:	4677      	mov	r7, lr
 8005186:	3d01      	subs	r5, #1
 8005188:	0fff      	lsrs	r7, r7, #31
 800518a:	4005      	ands	r5, r0
 800518c:	ea47 074c 	orr.w	r7, r7, ip, lsl #1
 8005190:	f341 6040 	sbfx	r0, r1, #25, #1
 8005194:	4038      	ands	r0, r7
 8005196:	4f40      	ldr	r7, [pc, #256]	; (8005298 <_lite_kernel_nl_softmax_is8os8+0xa98>)
 8005198:	4068      	eors	r0, r5
 800519a:	469e      	mov	lr, r3
 800519c:	46a4      	mov	ip, r4
 800519e:	fbc0 ec07 	smlal	lr, ip, r0, r7
 80051a2:	f3c1 6580 	ubfx	r5, r1, #26, #1
 80051a6:	4677      	mov	r7, lr
 80051a8:	3d01      	subs	r5, #1
 80051aa:	0fff      	lsrs	r7, r7, #31
 80051ac:	4005      	ands	r5, r0
 80051ae:	ea47 074c 	orr.w	r7, r7, ip, lsl #1
 80051b2:	f341 6080 	sbfx	r0, r1, #26, #1
 80051b6:	4038      	ands	r0, r7
 80051b8:	4f38      	ldr	r7, [pc, #224]	; (800529c <_lite_kernel_nl_softmax_is8os8+0xa9c>)
 80051ba:	4068      	eors	r0, r5
 80051bc:	469e      	mov	lr, r3
 80051be:	46a4      	mov	ip, r4
 80051c0:	fbc0 ec07 	smlal	lr, ip, r0, r7
 80051c4:	f3c1 65c0 	ubfx	r5, r1, #27, #1
 80051c8:	4677      	mov	r7, lr
 80051ca:	3d01      	subs	r5, #1
 80051cc:	0fff      	lsrs	r7, r7, #31
 80051ce:	4005      	ands	r5, r0
 80051d0:	ea47 074c 	orr.w	r7, r7, ip, lsl #1
 80051d4:	f341 60c0 	sbfx	r0, r1, #27, #1
 80051d8:	4038      	ands	r0, r7
 80051da:	4f31      	ldr	r7, [pc, #196]	; (80052a0 <_lite_kernel_nl_softmax_is8os8+0xaa0>)
 80051dc:	4068      	eors	r0, r5
 80051de:	469e      	mov	lr, r3
 80051e0:	46a4      	mov	ip, r4
 80051e2:	fbc0 ec07 	smlal	lr, ip, r0, r7
 80051e6:	f3c1 7500 	ubfx	r5, r1, #28, #1
 80051ea:	4677      	mov	r7, lr
 80051ec:	3d01      	subs	r5, #1
 80051ee:	0fff      	lsrs	r7, r7, #31
 80051f0:	4005      	ands	r5, r0
 80051f2:	ea47 074c 	orr.w	r7, r7, ip, lsl #1
 80051f6:	f341 7000 	sbfx	r0, r1, #28, #1
 80051fa:	4038      	ands	r0, r7
 80051fc:	4f29      	ldr	r7, [pc, #164]	; (80052a4 <_lite_kernel_nl_softmax_is8os8+0xaa4>)
 80051fe:	4068      	eors	r0, r5
 8005200:	469e      	mov	lr, r3
 8005202:	46a4      	mov	ip, r4
 8005204:	fbc0 ec07 	smlal	lr, ip, r0, r7
 8005208:	f3c1 7540 	ubfx	r5, r1, #29, #1
 800520c:	4677      	mov	r7, lr
 800520e:	3d01      	subs	r5, #1
 8005210:	0fff      	lsrs	r7, r7, #31
 8005212:	4005      	ands	r5, r0
 8005214:	ea47 074c 	orr.w	r7, r7, ip, lsl #1
 8005218:	f341 7040 	sbfx	r0, r1, #29, #1
 800521c:	4038      	ands	r0, r7
 800521e:	4068      	eors	r0, r5
 8005220:	25f2      	movs	r5, #242	; 0xf2
 8005222:	fbc0 3405 	smlal	r3, r4, r0, r5
 8005226:	0fdb      	lsrs	r3, r3, #31
 8005228:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
 800522c:	f3c1 7480 	ubfx	r4, r1, #30, #1
 8005230:	3c01      	subs	r4, #1
 8005232:	f341 7180 	sbfx	r1, r1, #30, #1
 8005236:	0952      	lsrs	r2, r2, #5
 8005238:	4019      	ands	r1, r3
 800523a:	4004      	ands	r4, r0
 800523c:	1e53      	subs	r3, r2, #1
 800523e:	4061      	eors	r1, r4
 8005240:	4252      	negs	r2, r2
 8005242:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005246:	400b      	ands	r3, r1
 8005248:	4053      	eors	r3, r2
 800524a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800524c:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8005250:	9b01      	ldr	r3, [sp, #4]
 8005252:	4598      	cmp	r8, r3
 8005254:	f47f aebd 	bne.w	8004fd2 <_lite_kernel_nl_softmax_is8os8+0x7d2>
 8005258:	e9dd c903 	ldrd	ip, r9, [sp, #12]
 800525c:	e9dd 7a05 	ldrd	r7, sl, [sp, #20]
 8005260:	e42a      	b.n	8004ab8 <_lite_kernel_nl_softmax_is8os8+0x2b8>
 8005262:	2900      	cmp	r1, #0
 8005264:	f43f ac28 	beq.w	8004ab8 <_lite_kernel_nl_softmax_is8os8+0x2b8>
 8005268:	f109 34ff 	add.w	r4, r9, #4294967295
 800526c:	e6a9      	b.n	8004fc2 <_lite_kernel_nl_softmax_is8os8+0x7c2>
 800526e:	eb03 0280 	add.w	r2, r3, r0, lsl #2
 8005272:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005276:	ea4f 0642 	mov.w	r6, r2, lsl #1
 800527a:	f6ff ad46 	blt.w	8004d0a <_lite_kernel_nl_softmax_is8os8+0x50a>
 800527e:	f06f 4600 	mvn.w	r6, #2147483648	; 0x80000000
 8005282:	e547      	b.n	8004d14 <_lite_kernel_nl_softmax_is8os8+0x514>
 8005284:	c0000001 	.word	0xc0000001
 8005288:	2aaaaaab 	.word	0x2aaaaaab
 800528c:	70f5a894 	.word	0x70f5a894
 8005290:	63afbe7b 	.word	0x63afbe7b
 8005294:	4da2cbf2 	.word	0x4da2cbf2
 8005298:	2f16ac6c 	.word	0x2f16ac6c
 800529c:	1152aaa4 	.word	0x1152aaa4
 80052a0:	02582ab7 	.word	0x02582ab7
 80052a4:	000afe11 	.word	0x000afe11

080052a8 <_lite_kernel_nl_softmax_iu8ou8>:
 80052a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052ac:	b09d      	sub	sp, #116	; 0x74
 80052ae:	469b      	mov	fp, r3
 80052b0:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 80052b2:	2a00      	cmp	r2, #0
 80052b4:	f000 8317 	beq.w	80058e6 <_lite_kernel_nl_softmax_iu8ou8+0x63e>
 80052b8:	4614      	mov	r4, r2
 80052ba:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80052bc:	fb02 f20b 	mul.w	r2, r2, fp
 80052c0:	f1bb 0f00 	cmp.w	fp, #0
 80052c4:	f000 830f 	beq.w	80058e6 <_lite_kernel_nl_softmax_iu8ou8+0x63e>
 80052c8:	9d26      	ldr	r5, [sp, #152]	; 0x98
 80052ca:	941b      	str	r4, [sp, #108]	; 0x6c
 80052cc:	3b04      	subs	r3, #4
 80052ce:	9313      	str	r3, [sp, #76]	; 0x4c
 80052d0:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 80052d4:	9304      	str	r3, [sp, #16]
 80052d6:	46d9      	mov	r9, fp
 80052d8:	2300      	movs	r3, #0
 80052da:	46aa      	mov	sl, r5
 80052dc:	eb01 0409 	add.w	r4, r1, r9
 80052e0:	e9cd 4216 	strd	r4, r2, [sp, #88]	; 0x58
 80052e4:	e9cd 0119 	strd	r0, r1, [sp, #100]	; 0x64
 80052e8:	9318      	str	r3, [sp, #96]	; 0x60
 80052ea:	9112      	str	r1, [sp, #72]	; 0x48
 80052ec:	4683      	mov	fp, r0
 80052ee:	4653      	mov	r3, sl
 80052f0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80052f2:	2b01      	cmp	r3, #1
 80052f4:	7810      	ldrb	r0, [r2, #0]
 80052f6:	9011      	str	r0, [sp, #68]	; 0x44
 80052f8:	f240 83a7 	bls.w	8005a4a <_lite_kernel_nl_softmax_iu8ou8+0x7a2>
 80052fc:	eb02 0109 	add.w	r1, r2, r9
 8005300:	2201      	movs	r2, #1
 8005302:	780c      	ldrb	r4, [r1, #0]
 8005304:	3201      	adds	r2, #1
 8005306:	42a0      	cmp	r0, r4
 8005308:	bfb8      	it	lt
 800530a:	4620      	movlt	r0, r4
 800530c:	4293      	cmp	r3, r2
 800530e:	4449      	add	r1, r9
 8005310:	d1f7      	bne.n	8005302 <_lite_kernel_nl_softmax_iu8ou8+0x5a>
 8005312:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 8005314:	9011      	str	r0, [sp, #68]	; 0x44
 8005316:	4402      	add	r2, r0
 8005318:	9203      	str	r2, [sp, #12]
 800531a:	2200      	movs	r2, #0
 800531c:	e9dd ea12 	ldrd	lr, sl, [sp, #72]	; 0x48
 8005320:	9201      	str	r2, [sp, #4]
 8005322:	f8cd b050 	str.w	fp, [sp, #80]	; 0x50
 8005326:	f8cd 9008 	str.w	r9, [sp, #8]
 800532a:	9315      	str	r3, [sp, #84]	; 0x54
 800532c:	e15f      	b.n	80055ee <_lite_kernel_nl_softmax_iu8ou8+0x346>
 800532e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005330:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8005332:	1a9b      	subs	r3, r3, r2
 8005334:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8005336:	4093      	lsls	r3, r2
 8005338:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800533a:	405a      	eors	r2, r3
 800533c:	0fd2      	lsrs	r2, r2, #31
 800533e:	2a00      	cmp	r2, #0
 8005340:	4ac2      	ldr	r2, [pc, #776]	; (800564c <_lite_kernel_nl_softmax_iu8ou8+0x3a4>)
 8005342:	bf0b      	itete	eq
 8005344:	f04f 4080 	moveq.w	r0, #1073741824	; 0x40000000
 8005348:	4610      	movne	r0, r2
 800534a:	2200      	moveq	r2, #0
 800534c:	f04f 32ff 	movne.w	r2, #4294967295
 8005350:	fbc1 0203 	smlal	r0, r2, r1, r3
 8005354:	2a00      	cmp	r2, #0
 8005356:	da05      	bge.n	8005364 <_lite_kernel_nl_softmax_iu8ou8+0xbc>
 8005358:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800535c:	1841      	adds	r1, r0, r1
 800535e:	4608      	mov	r0, r1
 8005360:	f142 0200 	adc.w	r2, r2, #0
 8005364:	0fc0      	lsrs	r0, r0, #31
 8005366:	ea40 0042 	orr.w	r0, r0, r2, lsl #1
 800536a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800536c:	429a      	cmp	r2, r3
 800536e:	f000 814b 	beq.w	8005608 <_lite_kernel_nl_softmax_iu8ou8+0x360>
 8005372:	f040 427f 	orr.w	r2, r0, #4278190080	; 0xff000000
 8005376:	0154      	lsls	r4, r2, #5
 8005378:	1a12      	subs	r2, r2, r0
 800537a:	f104 5480 	add.w	r4, r4, #268435456	; 0x10000000
 800537e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005382:	2600      	movs	r6, #0
 8005384:	f3c2 7840 	ubfx	r8, r2, #29, #1
 8005388:	f108 31ff 	add.w	r1, r8, #4294967295
 800538c:	fbc4 3604 	smlal	r3, r6, r4, r4
 8005390:	f3c2 7c80 	ubfx	ip, r2, #30, #1
 8005394:	910c      	str	r1, [sp, #48]	; 0x30
 8005396:	2e00      	cmp	r6, #0
 8005398:	f10c 31ff 	add.w	r1, ip, #4294967295
 800539c:	910b      	str	r1, [sp, #44]	; 0x2c
 800539e:	da05      	bge.n	80053ac <_lite_kernel_nl_softmax_iu8ou8+0x104>
 80053a0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80053a4:	1859      	adds	r1, r3, r1
 80053a6:	460b      	mov	r3, r1
 80053a8:	f146 0600 	adc.w	r6, r6, #0
 80053ac:	0fdb      	lsrs	r3, r3, #31
 80053ae:	ea43 0346 	orr.w	r3, r3, r6, lsl #1
 80053b2:	fba3 1703 	umull	r1, r7, r3, r3
 80053b6:	17f6      	asrs	r6, r6, #31
 80053b8:	f111 4180 	adds.w	r1, r1, #1073741824	; 0x40000000
 80053bc:	fb03 f906 	mul.w	r9, r3, r6
 80053c0:	eb47 0749 	adc.w	r7, r7, r9, lsl #1
 80053c4:	2f00      	cmp	r7, #0
 80053c6:	461d      	mov	r5, r3
 80053c8:	da06      	bge.n	80053d8 <_lite_kernel_nl_softmax_iu8ou8+0x130>
 80053ca:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80053ce:	eb11 0909 	adds.w	r9, r1, r9
 80053d2:	4649      	mov	r1, r9
 80053d4:	f147 0700 	adc.w	r7, r7, #0
 80053d8:	0fc9      	lsrs	r1, r1, #31
 80053da:	ea41 0147 	orr.w	r1, r1, r7, lsl #1
 80053de:	f1c8 0700 	rsb	r7, r8, #0
 80053e2:	9707      	str	r7, [sp, #28]
 80053e4:	f1cc 0700 	rsb	r7, ip, #0
 80053e8:	fb04 f606 	mul.w	r6, r4, r6
 80053ec:	970d      	str	r7, [sp, #52]	; 0x34
 80053ee:	17e7      	asrs	r7, r4, #31
 80053f0:	fb03 6607 	mla	r6, r3, r7, r6
 80053f4:	ea83 0804 	eor.w	r8, r3, r4
 80053f8:	fba4 c303 	umull	ip, r3, r4, r3
 80053fc:	4433      	add	r3, r6
 80053fe:	f3c2 6640 	ubfx	r6, r2, #25, #1
 8005402:	3e01      	subs	r6, #1
 8005404:	9608      	str	r6, [sp, #32]
 8005406:	f3c2 7600 	ubfx	r6, r2, #28, #1
 800540a:	3e01      	subs	r6, #1
 800540c:	960e      	str	r6, [sp, #56]	; 0x38
 800540e:	f3c2 6680 	ubfx	r6, r2, #26, #1
 8005412:	3e01      	subs	r6, #1
 8005414:	9606      	str	r6, [sp, #24]
 8005416:	f342 6640 	sbfx	r6, r2, #25, #1
 800541a:	f3c2 6bc0 	ubfx	fp, r2, #27, #1
 800541e:	960a      	str	r6, [sp, #40]	; 0x28
 8005420:	f342 6600 	sbfx	r6, r2, #24, #1
 8005424:	9609      	str	r6, [sp, #36]	; 0x24
 8005426:	f10b 36ff 	add.w	r6, fp, #4294967295
 800542a:	9605      	str	r6, [sp, #20]
 800542c:	f1cb 0600 	rsb	r6, fp, #0
 8005430:	ea5f 09a1 	movs.w	r9, r1, asr #2
 8005434:	f3c2 6700 	ubfx	r7, r2, #24, #1
 8005438:	960f      	str	r6, [sp, #60]	; 0x3c
 800543a:	f342 7600 	sbfx	r6, r2, #28, #1
 800543e:	ea4f 78d8 	mov.w	r8, r8, lsr #31
 8005442:	f107 37ff 	add.w	r7, r7, #4294967295
 8005446:	f001 0103 	and.w	r1, r1, #3
 800544a:	9610      	str	r6, [sp, #64]	; 0x40
 800544c:	f342 6280 	sbfx	r2, r2, #26, #1
 8005450:	bf54      	ite	pl
 8005452:	f04f 0b01 	movpl.w	fp, #1
 8005456:	f04f 0b02 	movmi.w	fp, #2
 800545a:	4559      	cmp	r1, fp
 800545c:	bfc8      	it	gt
 800545e:	f109 0901 	addgt.w	r9, r9, #1
 8005462:	497a      	ldr	r1, [pc, #488]	; (800564c <_lite_kernel_nl_softmax_iu8ou8+0x3a4>)
 8005464:	f1b8 0f00 	cmp.w	r8, #0
 8005468:	bf0a      	itet	eq
 800546a:	f04f 4180 	moveq.w	r1, #1073741824	; 0x40000000
 800546e:	f04f 38ff 	movne.w	r8, #4294967295
 8005472:	f04f 0800 	moveq.w	r8, #0
 8005476:	eb1c 0101 	adds.w	r1, ip, r1
 800547a:	eb43 0808 	adc.w	r8, r3, r8
 800547e:	f1b8 0f00 	cmp.w	r8, #0
 8005482:	da05      	bge.n	8005490 <_lite_kernel_nl_softmax_iu8ou8+0x1e8>
 8005484:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8005488:	18cb      	adds	r3, r1, r3
 800548a:	4619      	mov	r1, r3
 800548c:	f148 0800 	adc.w	r8, r8, #0
 8005490:	0fc9      	lsrs	r1, r1, #31
 8005492:	ea41 0148 	orr.w	r1, r1, r8, lsl #1
 8005496:	4449      	add	r1, r9
 8005498:	0fcb      	lsrs	r3, r1, #31
 800549a:	2b00      	cmp	r3, #0
 800549c:	4e6c      	ldr	r6, [pc, #432]	; (8005650 <_lite_kernel_nl_softmax_iu8ou8+0x3a8>)
 800549e:	4b6b      	ldr	r3, [pc, #428]	; (800564c <_lite_kernel_nl_softmax_iu8ou8+0x3a4>)
 80054a0:	bf12      	itee	ne
 80054a2:	f04f 3cff 	movne.w	ip, #4294967295
 80054a6:	f04f 4380 	moveq.w	r3, #1073741824	; 0x40000000
 80054aa:	f04f 0c00 	moveq.w	ip, #0
 80054ae:	fbc1 3c06 	smlal	r3, ip, r1, r6
 80054b2:	f1bc 0f00 	cmp.w	ip, #0
 80054b6:	da05      	bge.n	80054c4 <_lite_kernel_nl_softmax_iu8ou8+0x21c>
 80054b8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80054bc:	1859      	adds	r1, r3, r1
 80054be:	460b      	mov	r3, r1
 80054c0:	f14c 0c00 	adc.w	ip, ip, #0
 80054c4:	0fdb      	lsrs	r3, r3, #31
 80054c6:	ea43 034c 	orr.w	r3, r3, ip, lsl #1
 80054ca:	441d      	add	r5, r3
 80054cc:	106b      	asrs	r3, r5, #1
 80054ce:	d402      	bmi.n	80054d6 <_lite_kernel_nl_softmax_iu8ou8+0x22e>
 80054d0:	07ed      	lsls	r5, r5, #31
 80054d2:	bf48      	it	mi
 80054d4:	3301      	addmi	r3, #1
 80054d6:	4423      	add	r3, r4
 80054d8:	0fd9      	lsrs	r1, r3, #31
 80054da:	2900      	cmp	r1, #0
 80054dc:	bf18      	it	ne
 80054de:	f04f 34ff 	movne.w	r4, #4294967295
 80054e2:	495a      	ldr	r1, [pc, #360]	; (800564c <_lite_kernel_nl_softmax_iu8ou8+0x3a4>)
 80054e4:	bf04      	itt	eq
 80054e6:	2400      	moveq	r4, #0
 80054e8:	f04f 4180 	moveq.w	r1, #1073741824	; 0x40000000
 80054ec:	2800      	cmp	r0, #0
 80054ee:	f000 8086 	beq.w	80055fe <_lite_kernel_nl_softmax_iu8ou8+0x356>
 80054f2:	4858      	ldr	r0, [pc, #352]	; (8005654 <_lite_kernel_nl_softmax_iu8ou8+0x3ac>)
 80054f4:	fbc3 1400 	smlal	r1, r4, r3, r0
 80054f8:	2c00      	cmp	r4, #0
 80054fa:	da05      	bge.n	8005508 <_lite_kernel_nl_softmax_iu8ou8+0x260>
 80054fc:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8005500:	18cb      	adds	r3, r1, r3
 8005502:	4619      	mov	r1, r3
 8005504:	f144 0400 	adc.w	r4, r4, #0
 8005508:	0fc9      	lsrs	r1, r1, #31
 800550a:	ea41 0144 	orr.w	r1, r1, r4, lsl #1
 800550e:	f101 41e2 	add.w	r1, r1, #1895825408	; 0x71000000
 8005512:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005516:	2000      	movs	r0, #0
 8005518:	4e4f      	ldr	r6, [pc, #316]	; (8005658 <_lite_kernel_nl_softmax_iu8ou8+0x3b0>)
 800551a:	f5a1 2125 	sub.w	r1, r1, #675840	; 0xa5000
 800551e:	f2a1 716c 	subw	r1, r1, #1900	; 0x76c
 8005522:	461c      	mov	r4, r3
 8005524:	4605      	mov	r5, r0
 8005526:	fbc1 4506 	smlal	r4, r5, r1, r6
 800552a:	0fe4      	lsrs	r4, r4, #31
 800552c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800552e:	ea44 0445 	orr.w	r4, r4, r5, lsl #1
 8005532:	400f      	ands	r7, r1
 8005534:	4026      	ands	r6, r4
 8005536:	407e      	eors	r6, r7
 8005538:	4f48      	ldr	r7, [pc, #288]	; (800565c <_lite_kernel_nl_softmax_iu8ou8+0x3b4>)
 800553a:	9c08      	ldr	r4, [sp, #32]
 800553c:	4619      	mov	r1, r3
 800553e:	4605      	mov	r5, r0
 8005540:	fbc6 1507 	smlal	r1, r5, r6, r7
 8005544:	0fc9      	lsrs	r1, r1, #31
 8005546:	ea41 0145 	orr.w	r1, r1, r5, lsl #1
 800554a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800554c:	4f44      	ldr	r7, [pc, #272]	; (8005660 <_lite_kernel_nl_softmax_iu8ou8+0x3b8>)
 800554e:	400d      	ands	r5, r1
 8005550:	4034      	ands	r4, r6
 8005552:	4629      	mov	r1, r5
 8005554:	4061      	eors	r1, r4
 8005556:	4606      	mov	r6, r0
 8005558:	461c      	mov	r4, r3
 800555a:	fbc1 4607 	smlal	r4, r6, r1, r7
 800555e:	9d06      	ldr	r5, [sp, #24]
 8005560:	0fe4      	lsrs	r4, r4, #31
 8005562:	ea44 0446 	orr.w	r4, r4, r6, lsl #1
 8005566:	400d      	ands	r5, r1
 8005568:	4e3e      	ldr	r6, [pc, #248]	; (8005664 <_lite_kernel_nl_softmax_iu8ou8+0x3bc>)
 800556a:	4022      	ands	r2, r4
 800556c:	406a      	eors	r2, r5
 800556e:	4619      	mov	r1, r3
 8005570:	4605      	mov	r5, r0
 8005572:	9c05      	ldr	r4, [sp, #20]
 8005574:	fbc2 1506 	smlal	r1, r5, r2, r6
 8005578:	4014      	ands	r4, r2
 800557a:	0fc9      	lsrs	r1, r1, #31
 800557c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800557e:	4e3a      	ldr	r6, [pc, #232]	; (8005668 <_lite_kernel_nl_softmax_iu8ou8+0x3c0>)
 8005580:	ea41 0145 	orr.w	r1, r1, r5, lsl #1
 8005584:	400a      	ands	r2, r1
 8005586:	4062      	eors	r2, r4
 8005588:	4619      	mov	r1, r3
 800558a:	4605      	mov	r5, r0
 800558c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800558e:	fbc2 1506 	smlal	r1, r5, r2, r6
 8005592:	4014      	ands	r4, r2
 8005594:	0fc9      	lsrs	r1, r1, #31
 8005596:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005598:	4e34      	ldr	r6, [pc, #208]	; (800566c <_lite_kernel_nl_softmax_iu8ou8+0x3c4>)
 800559a:	ea41 0145 	orr.w	r1, r1, r5, lsl #1
 800559e:	400a      	ands	r2, r1
 80055a0:	4062      	eors	r2, r4
 80055a2:	4619      	mov	r1, r3
 80055a4:	4605      	mov	r5, r0
 80055a6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80055a8:	fbc2 1506 	smlal	r1, r5, r2, r6
 80055ac:	4014      	ands	r4, r2
 80055ae:	0fc9      	lsrs	r1, r1, #31
 80055b0:	9a07      	ldr	r2, [sp, #28]
 80055b2:	ea41 0145 	orr.w	r1, r1, r5, lsl #1
 80055b6:	400a      	ands	r2, r1
 80055b8:	4062      	eors	r2, r4
 80055ba:	21f2      	movs	r1, #242	; 0xf2
 80055bc:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80055be:	fbc2 3001 	smlal	r3, r0, r2, r1
 80055c2:	4014      	ands	r4, r2
 80055c4:	0fdb      	lsrs	r3, r3, #31
 80055c6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80055c8:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
 80055cc:	401a      	ands	r2, r3
 80055ce:	4613      	mov	r3, r2
 80055d0:	4063      	eors	r3, r4
 80055d2:	131a      	asrs	r2, r3, #12
 80055d4:	0519      	lsls	r1, r3, #20
 80055d6:	bf48      	it	mi
 80055d8:	3201      	addmi	r2, #1
 80055da:	9901      	ldr	r1, [sp, #4]
 80055dc:	4411      	add	r1, r2
 80055de:	9101      	str	r1, [sp, #4]
 80055e0:	f84a 3f04 	str.w	r3, [sl, #4]!
 80055e4:	9b02      	ldr	r3, [sp, #8]
 80055e6:	449e      	add	lr, r3
 80055e8:	9b04      	ldr	r3, [sp, #16]
 80055ea:	459a      	cmp	sl, r3
 80055ec:	d048      	beq.n	8005680 <_lite_kernel_nl_softmax_iu8ou8+0x3d8>
 80055ee:	f89e 3000 	ldrb.w	r3, [lr]
 80055f2:	9a03      	ldr	r2, [sp, #12]
 80055f4:	429a      	cmp	r2, r3
 80055f6:	f77f ae9a 	ble.w	800532e <_lite_kernel_nl_softmax_iu8ou8+0x86>
 80055fa:	2300      	movs	r3, #0
 80055fc:	e7f0      	b.n	80055e0 <_lite_kernel_nl_softmax_iu8ou8+0x338>
 80055fe:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8005602:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8005606:	e7e8      	b.n	80055da <_lite_kernel_nl_softmax_iu8ou8+0x332>
 8005608:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800560c:	f47f aeb1 	bne.w	8005372 <_lite_kernel_nl_softmax_iu8ou8+0xca>
 8005610:	f04f 36ff 	mov.w	r6, #4294967295
 8005614:	2100      	movs	r1, #0
 8005616:	e9cd 1109 	strd	r1, r1, [sp, #36]	; 0x24
 800561a:	e9cd 110f 	strd	r1, r1, [sp, #60]	; 0x3c
 800561e:	4c14      	ldr	r4, [pc, #80]	; (8005670 <_lite_kernel_nl_softmax_iu8ou8+0x3c8>)
 8005620:	4d14      	ldr	r5, [pc, #80]	; (8005674 <_lite_kernel_nl_softmax_iu8ou8+0x3cc>)
 8005622:	f8df c058 	ldr.w	ip, [pc, #88]	; 800567c <_lite_kernel_nl_softmax_iu8ou8+0x3d4>
 8005626:	4b14      	ldr	r3, [pc, #80]	; (8005678 <_lite_kernel_nl_softmax_iu8ou8+0x3d0>)
 8005628:	960c      	str	r6, [sp, #48]	; 0x30
 800562a:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 800562e:	960b      	str	r6, [sp, #44]	; 0x2c
 8005630:	f44f 3900 	mov.w	r9, #131072	; 0x20000
 8005634:	4688      	mov	r8, r1
 8005636:	4637      	mov	r7, r6
 8005638:	9608      	str	r6, [sp, #32]
 800563a:	9605      	str	r6, [sp, #20]
 800563c:	460a      	mov	r2, r1
 800563e:	9606      	str	r6, [sp, #24]
 8005640:	960e      	str	r6, [sp, #56]	; 0x38
 8005642:	9107      	str	r1, [sp, #28]
 8005644:	910d      	str	r1, [sp, #52]	; 0x34
 8005646:	f04f 0b01 	mov.w	fp, #1
 800564a:	e706      	b.n	800545a <_lite_kernel_nl_softmax_iu8ou8+0x1b2>
 800564c:	c0000001 	.word	0xc0000001
 8005650:	2aaaaaab 	.word	0x2aaaaaab
 8005654:	70f5a894 	.word	0x70f5a894
 8005658:	63afbe7b 	.word	0x63afbe7b
 800565c:	4da2cbf2 	.word	0x4da2cbf2
 8005660:	2f16ac6c 	.word	0x2f16ac6c
 8005664:	1152aaa4 	.word	0x1152aaa4
 8005668:	02582ab7 	.word	0x02582ab7
 800566c:	000afe11 	.word	0x000afe11
 8005670:	0fffffe0 	.word	0x0fffffe0
 8005674:	01fffff8 	.word	0x01fffff8
 8005678:	001fffff 	.word	0x001fffff
 800567c:	40000100 	.word	0x40000100
 8005680:	9a01      	ldr	r2, [sp, #4]
 8005682:	f8dd b050 	ldr.w	fp, [sp, #80]	; 0x50
 8005686:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800568a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800568c:	2a00      	cmp	r2, #0
 800568e:	f000 8183 	beq.w	8005998 <_lite_kernel_nl_softmax_iu8ou8+0x6f0>
 8005692:	fab2 f882 	clz	r8, r2
 8005696:	fa02 f108 	lsl.w	r1, r2, r8
 800569a:	f101 4200 	add.w	r2, r1, #2147483648	; 0x80000000
 800569e:	17d0      	asrs	r0, r2, #31
 80056a0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80056a4:	bf08      	it	eq
 80056a6:	2900      	cmpeq	r1, #0
 80056a8:	f1c8 0623 	rsb	r6, r8, #35	; 0x23
 80056ac:	f000 8177 	beq.w	800599e <_lite_kernel_nl_softmax_iu8ou8+0x6f6>
 80056b0:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 80056b4:	f140 0000 	adc.w	r0, r0, #0
 80056b8:	0852      	lsrs	r2, r2, #1
 80056ba:	ea42 72c0 	orr.w	r2, r2, r0, lsl #31
 80056be:	49b4      	ldr	r1, [pc, #720]	; (8005990 <_lite_kernel_nl_softmax_iu8ou8+0x6e8>)
 80056c0:	4fb4      	ldr	r7, [pc, #720]	; (8005994 <_lite_kernel_nl_softmax_iu8ou8+0x6ec>)
 80056c2:	1040      	asrs	r0, r0, #1
 80056c4:	4254      	negs	r4, r2
 80056c6:	fb01 4400 	mla	r4, r1, r0, r4
 80056ca:	fba2 1501 	umull	r1, r5, r2, r1
 80056ce:	19c9      	adds	r1, r1, r7
 80056d0:	442c      	add	r4, r5
 80056d2:	f164 0400 	sbc.w	r4, r4, #0
 80056d6:	2c00      	cmp	r4, #0
 80056d8:	4694      	mov	ip, r2
 80056da:	da05      	bge.n	80056e8 <_lite_kernel_nl_softmax_iu8ou8+0x440>
 80056dc:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 80056e0:	194d      	adds	r5, r1, r5
 80056e2:	4629      	mov	r1, r5
 80056e4:	f144 0400 	adc.w	r4, r4, #0
 80056e8:	0fc9      	lsrs	r1, r1, #31
 80056ea:	ea41 0144 	orr.w	r1, r1, r4, lsl #1
 80056ee:	f101 315a 	add.w	r1, r1, #1515870810	; 0x5a5a5a5a
 80056f2:	17cc      	asrs	r4, r1, #31
 80056f4:	fb01 f700 	mul.w	r7, r1, r0
 80056f8:	fb02 7704 	mla	r7, r2, r4, r7
 80056fc:	fba1 4502 	umull	r4, r5, r1, r2
 8005700:	f114 4480 	adds.w	r4, r4, #1073741824	; 0x40000000
 8005704:	eb47 0505 	adc.w	r5, r7, r5
 8005708:	0fe4      	lsrs	r4, r4, #31
 800570a:	ea44 0445 	orr.w	r4, r4, r5, lsl #1
 800570e:	f1c4 5400 	rsb	r4, r4, #536870912	; 0x20000000
 8005712:	ea94 0f01 	teq	r4, r1
 8005716:	fb81 7504 	smull	r7, r5, r1, r4
 800571a:	f140 812a 	bpl.w	8005972 <_lite_kernel_nl_softmax_iu8ou8+0x6ca>
 800571e:	4c9d      	ldr	r4, [pc, #628]	; (8005994 <_lite_kernel_nl_softmax_iu8ou8+0x6ec>)
 8005720:	193c      	adds	r4, r7, r4
 8005722:	f165 0500 	sbc.w	r5, r5, #0
 8005726:	2d00      	cmp	r5, #0
 8005728:	f2c0 812a 	blt.w	8005980 <_lite_kernel_nl_softmax_iu8ou8+0x6d8>
 800572c:	0fe4      	lsrs	r4, r4, #31
 800572e:	ea44 0445 	orr.w	r4, r4, r5, lsl #1
 8005732:	f1b4 4f60 	cmp.w	r4, #3758096384	; 0xe0000000
 8005736:	ea4f 0584 	mov.w	r5, r4, lsl #2
 800573a:	f300 8178 	bgt.w	8005a2e <_lite_kernel_nl_softmax_iu8ou8+0x786>
 800573e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8005742:	17cc      	asrs	r4, r1, #31
 8005744:	4f93      	ldr	r7, [pc, #588]	; (8005994 <_lite_kernel_nl_softmax_iu8ou8+0x6ec>)
 8005746:	fb01 f500 	mul.w	r5, r1, r0
 800574a:	fb02 5504 	mla	r5, r2, r4, r5
 800574e:	fba1 4e02 	umull	r4, lr, r1, r2
 8005752:	19e4      	adds	r4, r4, r7
 8005754:	4475      	add	r5, lr
 8005756:	f165 0500 	sbc.w	r5, r5, #0
 800575a:	2d00      	cmp	r5, #0
 800575c:	da05      	bge.n	800576a <_lite_kernel_nl_softmax_iu8ou8+0x4c2>
 800575e:	f06f 4700 	mvn.w	r7, #2147483648	; 0x80000000
 8005762:	19e7      	adds	r7, r4, r7
 8005764:	463c      	mov	r4, r7
 8005766:	f145 0500 	adc.w	r5, r5, #0
 800576a:	0fe4      	lsrs	r4, r4, #31
 800576c:	ea44 0445 	orr.w	r4, r4, r5, lsl #1
 8005770:	f1c4 5500 	rsb	r5, r4, #536870912	; 0x20000000
 8005774:	4c87      	ldr	r4, [pc, #540]	; (8005994 <_lite_kernel_nl_softmax_iu8ou8+0x6ec>)
 8005776:	f04f 37ff 	mov.w	r7, #4294967295
 800577a:	fbc5 4701 	smlal	r4, r7, r5, r1
 800577e:	2f00      	cmp	r7, #0
 8005780:	da05      	bge.n	800578e <_lite_kernel_nl_softmax_iu8ou8+0x4e6>
 8005782:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 8005786:	1965      	adds	r5, r4, r5
 8005788:	462c      	mov	r4, r5
 800578a:	f147 0700 	adc.w	r7, r7, #0
 800578e:	0fe4      	lsrs	r4, r4, #31
 8005790:	ea44 0547 	orr.w	r5, r4, r7, lsl #1
 8005794:	f1b5 4f60 	cmp.w	r5, #3758096384	; 0xe0000000
 8005798:	f300 815d 	bgt.w	8005a56 <_lite_kernel_nl_softmax_iu8ou8+0x7ae>
 800579c:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80057a0:	ea91 0f0c 	teq	r1, ip
 80057a4:	f140 80bd 	bpl.w	8005922 <_lite_kernel_nl_softmax_iu8ou8+0x67a>
 80057a8:	4d7a      	ldr	r5, [pc, #488]	; (8005994 <_lite_kernel_nl_softmax_iu8ou8+0x6ec>)
 80057aa:	fb01 f000 	mul.w	r0, r1, r0
 80057ae:	17cc      	asrs	r4, r1, #31
 80057b0:	fb02 0004 	mla	r0, r2, r4, r0
 80057b4:	fba1 2702 	umull	r2, r7, r1, r2
 80057b8:	1952      	adds	r2, r2, r5
 80057ba:	4438      	add	r0, r7
 80057bc:	f160 0000 	sbc.w	r0, r0, #0
 80057c0:	2800      	cmp	r0, #0
 80057c2:	da05      	bge.n	80057d0 <_lite_kernel_nl_softmax_iu8ou8+0x528>
 80057c4:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 80057c8:	1955      	adds	r5, r2, r5
 80057ca:	462a      	mov	r2, r5
 80057cc:	f140 0000 	adc.w	r0, r0, #0
 80057d0:	0fd2      	lsrs	r2, r2, #31
 80057d2:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
 80057d6:	486f      	ldr	r0, [pc, #444]	; (8005994 <_lite_kernel_nl_softmax_iu8ou8+0x6ec>)
 80057d8:	f1c2 5200 	rsb	r2, r2, #536870912	; 0x20000000
 80057dc:	f04f 35ff 	mov.w	r5, #4294967295
 80057e0:	fb02 f404 	mul.w	r4, r2, r4
 80057e4:	17d7      	asrs	r7, r2, #31
 80057e6:	fb01 4407 	mla	r4, r1, r7, r4
 80057ea:	fba2 2701 	umull	r2, r7, r2, r1
 80057ee:	1812      	adds	r2, r2, r0
 80057f0:	443c      	add	r4, r7
 80057f2:	eb44 0405 	adc.w	r4, r4, r5
 80057f6:	2c00      	cmp	r4, #0
 80057f8:	da05      	bge.n	8005806 <_lite_kernel_nl_softmax_iu8ou8+0x55e>
 80057fa:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 80057fe:	1810      	adds	r0, r2, r0
 8005800:	4602      	mov	r2, r0
 8005802:	f144 0400 	adc.w	r4, r4, #0
 8005806:	0fd2      	lsrs	r2, r2, #31
 8005808:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
 800580c:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8005810:	da7f      	bge.n	8005912 <_lite_kernel_nl_softmax_iu8ou8+0x66a>
 8005812:	f1b2 4f60 	cmp.w	r2, #3758096384	; 0xe0000000
 8005816:	f300 8120 	bgt.w	8005a5a <_lite_kernel_nl_softmax_iu8ou8+0x7b2>
 800581a:	f101 4200 	add.w	r2, r1, #2147483648	; 0x80000000
 800581e:	0048      	lsls	r0, r1, #1
 8005820:	f1b2 4f40 	cmp.w	r2, #3221225472	; 0xc0000000
 8005824:	bfd8      	it	le
 8005826:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800582a:	2e1f      	cmp	r6, #31
 800582c:	dd03      	ble.n	8005836 <_lite_kernel_nl_softmax_iu8ou8+0x58e>
 800582e:	f1c8 0204 	rsb	r2, r8, #4
 8005832:	4110      	asrs	r0, r2
 8005834:	261f      	movs	r6, #31
 8005836:	2b00      	cmp	r3, #0
 8005838:	d040      	beq.n	80058bc <_lite_kernel_nl_softmax_iu8ou8+0x614>
 800583a:	2701      	movs	r7, #1
 800583c:	40b7      	lsls	r7, r6
 800583e:	3f01      	subs	r7, #1
 8005840:	465c      	mov	r4, fp
 8005842:	f8cd b004 	str.w	fp, [sp, #4]
 8005846:	f8df c14c 	ldr.w	ip, [pc, #332]	; 8005994 <_lite_kernel_nl_softmax_iu8ou8+0x6ec>
 800584a:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800584c:	f8dd b010 	ldr.w	fp, [sp, #16]
 8005850:	ea4f 0867 	mov.w	r8, r7, asr #1
 8005854:	f06f 4e00 	mvn.w	lr, #2147483648	; 0x80000000
 8005858:	4682      	mov	sl, r0
 800585a:	e00b      	b.n	8005874 <_lite_kernel_nl_softmax_iu8ou8+0x5cc>
 800585c:	403a      	ands	r2, r7
 800585e:	4640      	mov	r0, r8
 8005860:	4290      	cmp	r0, r2
 8005862:	da4f      	bge.n	8005904 <_lite_kernel_nl_softmax_iu8ou8+0x65c>
 8005864:	3101      	adds	r1, #1
 8005866:	29fe      	cmp	r1, #254	; 0xfe
 8005868:	dc51      	bgt.n	800590e <_lite_kernel_nl_softmax_iu8ou8+0x666>
 800586a:	b2c9      	uxtb	r1, r1
 800586c:	455d      	cmp	r5, fp
 800586e:	7021      	strb	r1, [r4, #0]
 8005870:	444c      	add	r4, r9
 8005872:	d021      	beq.n	80058b8 <_lite_kernel_nl_softmax_iu8ou8+0x610>
 8005874:	f855 0f04 	ldr.w	r0, [r5, #4]!
 8005878:	ea80 020a 	eor.w	r2, r0, sl
 800587c:	0fd2      	lsrs	r2, r2, #31
 800587e:	2a00      	cmp	r2, #0
 8005880:	bf15      	itete	ne
 8005882:	4662      	movne	r2, ip
 8005884:	f04f 4280 	moveq.w	r2, #1073741824	; 0x40000000
 8005888:	f04f 31ff 	movne.w	r1, #4294967295
 800588c:	2100      	moveq	r1, #0
 800588e:	fbc0 210a 	smlal	r2, r1, r0, sl
 8005892:	2900      	cmp	r1, #0
 8005894:	da03      	bge.n	800589e <_lite_kernel_nl_softmax_iu8ou8+0x5f6>
 8005896:	eb12 020e 	adds.w	r2, r2, lr
 800589a:	f141 0100 	adc.w	r1, r1, #0
 800589e:	0fd2      	lsrs	r2, r2, #31
 80058a0:	4550      	cmp	r0, sl
 80058a2:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 80058a6:	d021      	beq.n	80058ec <_lite_kernel_nl_softmax_iu8ou8+0x644>
 80058a8:	fa52 f106 	asrs.w	r1, r2, r6
 80058ac:	d5d6      	bpl.n	800585c <_lite_kernel_nl_softmax_iu8ou8+0x5b4>
 80058ae:	2100      	movs	r1, #0
 80058b0:	455d      	cmp	r5, fp
 80058b2:	7021      	strb	r1, [r4, #0]
 80058b4:	444c      	add	r4, r9
 80058b6:	d1dd      	bne.n	8005874 <_lite_kernel_nl_softmax_iu8ou8+0x5cc>
 80058b8:	f8dd b004 	ldr.w	fp, [sp, #4]
 80058bc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80058be:	9916      	ldr	r1, [sp, #88]	; 0x58
 80058c0:	3201      	adds	r2, #1
 80058c2:	428a      	cmp	r2, r1
 80058c4:	9212      	str	r2, [sp, #72]	; 0x48
 80058c6:	f10b 0b01 	add.w	fp, fp, #1
 80058ca:	f47f ad11 	bne.w	80052f0 <_lite_kernel_nl_softmax_iu8ou8+0x48>
 80058ce:	469a      	mov	sl, r3
 80058d0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80058d2:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 80058d4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80058d6:	e9dd 0119 	ldrd	r0, r1, [sp, #100]	; 0x64
 80058da:	3301      	adds	r3, #1
 80058dc:	429c      	cmp	r4, r3
 80058de:	4411      	add	r1, r2
 80058e0:	4410      	add	r0, r2
 80058e2:	f47f acfb 	bne.w	80052dc <_lite_kernel_nl_softmax_iu8ou8+0x34>
 80058e6:	b01d      	add	sp, #116	; 0x74
 80058e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058ec:	f1ba 4f00 	cmp.w	sl, #2147483648	; 0x80000000
 80058f0:	d1da      	bne.n	80058a8 <_lite_kernel_nl_softmax_iu8ou8+0x600>
 80058f2:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 80058f6:	1078      	asrs	r0, r7, #1
 80058f8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80058fc:	4290      	cmp	r0, r2
 80058fe:	fa41 f106 	asr.w	r1, r1, r6
 8005902:	dbaf      	blt.n	8005864 <_lite_kernel_nl_softmax_iu8ou8+0x5bc>
 8005904:	29fe      	cmp	r1, #254	; 0xfe
 8005906:	dc02      	bgt.n	800590e <_lite_kernel_nl_softmax_iu8ou8+0x666>
 8005908:	2900      	cmp	r1, #0
 800590a:	d1ae      	bne.n	800586a <_lite_kernel_nl_softmax_iu8ou8+0x5c2>
 800590c:	e7ae      	b.n	800586c <_lite_kernel_nl_softmax_iu8ou8+0x5c4>
 800590e:	21ff      	movs	r1, #255	; 0xff
 8005910:	e7ac      	b.n	800586c <_lite_kernel_nl_softmax_iu8ou8+0x5c4>
 8005912:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8005916:	4401      	add	r1, r0
 8005918:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 800591c:	da85      	bge.n	800582a <_lite_kernel_nl_softmax_iu8ou8+0x582>
 800591e:	0048      	lsls	r0, r1, #1
 8005920:	e783      	b.n	800582a <_lite_kernel_nl_softmax_iu8ou8+0x582>
 8005922:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
 8005926:	2700      	movs	r7, #0
 8005928:	fb01 f000 	mul.w	r0, r1, r0
 800592c:	17cc      	asrs	r4, r1, #31
 800592e:	fb02 0004 	mla	r0, r2, r4, r0
 8005932:	fba1 2c02 	umull	r2, ip, r1, r2
 8005936:	1952      	adds	r2, r2, r5
 8005938:	4460      	add	r0, ip
 800593a:	eb40 0007 	adc.w	r0, r0, r7
 800593e:	2800      	cmp	r0, #0
 8005940:	da05      	bge.n	800594e <_lite_kernel_nl_softmax_iu8ou8+0x6a6>
 8005942:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 8005946:	1955      	adds	r5, r2, r5
 8005948:	462a      	mov	r2, r5
 800594a:	f140 0000 	adc.w	r0, r0, #0
 800594e:	0fd2      	lsrs	r2, r2, #31
 8005950:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
 8005954:	f1c2 5200 	rsb	r2, r2, #536870912	; 0x20000000
 8005958:	ea82 0001 	eor.w	r0, r2, r1
 800595c:	0fc0      	lsrs	r0, r0, #31
 800595e:	2800      	cmp	r0, #0
 8005960:	bf18      	it	ne
 8005962:	f04f 35ff 	movne.w	r5, #4294967295
 8005966:	480b      	ldr	r0, [pc, #44]	; (8005994 <_lite_kernel_nl_softmax_iu8ou8+0x6ec>)
 8005968:	bf04      	itt	eq
 800596a:	2500      	moveq	r5, #0
 800596c:	f04f 4080 	moveq.w	r0, #1073741824	; 0x40000000
 8005970:	e736      	b.n	80057e0 <_lite_kernel_nl_softmax_iu8ou8+0x538>
 8005972:	f117 4480 	adds.w	r4, r7, #1073741824	; 0x40000000
 8005976:	f145 0500 	adc.w	r5, r5, #0
 800597a:	2d00      	cmp	r5, #0
 800597c:	f6bf aed6 	bge.w	800572c <_lite_kernel_nl_softmax_iu8ou8+0x484>
 8005980:	f06f 4700 	mvn.w	r7, #2147483648	; 0x80000000
 8005984:	19e7      	adds	r7, r4, r7
 8005986:	463c      	mov	r4, r7
 8005988:	f145 0500 	adc.w	r5, r5, #0
 800598c:	e6ce      	b.n	800572c <_lite_kernel_nl_softmax_iu8ou8+0x484>
 800598e:	bf00      	nop
 8005990:	c3c3c3c4 	.word	0xc3c3c3c4
 8005994:	c0000001 	.word	0xc0000001
 8005998:	2603      	movs	r6, #3
 800599a:	f04f 0820 	mov.w	r8, #32
 800599e:	f04f 32ff 	mov.w	r2, #4294967295
 80059a2:	4933      	ldr	r1, [pc, #204]	; (8005a70 <_lite_kernel_nl_softmax_iu8ou8+0x7c8>)
 80059a4:	4610      	mov	r0, r2
 80059a6:	4694      	mov	ip, r2
 80059a8:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000
 80059ac:	f04f 0a00 	mov.w	sl, #0
 80059b0:	17cc      	asrs	r4, r1, #31
 80059b2:	fb01 f500 	mul.w	r5, r1, r0
 80059b6:	fb02 5504 	mla	r5, r2, r4, r5
 80059ba:	fba1 4e02 	umull	r4, lr, r1, r2
 80059be:	19e4      	adds	r4, r4, r7
 80059c0:	4475      	add	r5, lr
 80059c2:	eb45 050a 	adc.w	r5, r5, sl
 80059c6:	2d00      	cmp	r5, #0
 80059c8:	da05      	bge.n	80059d6 <_lite_kernel_nl_softmax_iu8ou8+0x72e>
 80059ca:	f06f 4700 	mvn.w	r7, #2147483648	; 0x80000000
 80059ce:	19e7      	adds	r7, r4, r7
 80059d0:	463c      	mov	r4, r7
 80059d2:	f145 0500 	adc.w	r5, r5, #0
 80059d6:	0fe4      	lsrs	r4, r4, #31
 80059d8:	ea44 0445 	orr.w	r4, r4, r5, lsl #1
 80059dc:	f1c4 5400 	rsb	r4, r4, #536870912	; 0x20000000
 80059e0:	ea84 0501 	eor.w	r5, r4, r1
 80059e4:	0fed      	lsrs	r5, r5, #31
 80059e6:	2d00      	cmp	r5, #0
 80059e8:	4d22      	ldr	r5, [pc, #136]	; (8005a74 <_lite_kernel_nl_softmax_iu8ou8+0x7cc>)
 80059ea:	bf12      	itee	ne
 80059ec:	f04f 37ff 	movne.w	r7, #4294967295
 80059f0:	f04f 4580 	moveq.w	r5, #1073741824	; 0x40000000
 80059f4:	2700      	moveq	r7, #0
 80059f6:	fbc1 5704 	smlal	r5, r7, r1, r4
 80059fa:	2f00      	cmp	r7, #0
 80059fc:	da05      	bge.n	8005a0a <_lite_kernel_nl_softmax_iu8ou8+0x762>
 80059fe:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 8005a02:	192c      	adds	r4, r5, r4
 8005a04:	4625      	mov	r5, r4
 8005a06:	f147 0700 	adc.w	r7, r7, #0
 8005a0a:	0fed      	lsrs	r5, r5, #31
 8005a0c:	ea45 0547 	orr.w	r5, r5, r7, lsl #1
 8005a10:	f1b5 5f00 	cmp.w	r5, #536870912	; 0x20000000
 8005a14:	f6ff aebe 	blt.w	8005794 <_lite_kernel_nl_softmax_iu8ou8+0x4ec>
 8005a18:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 8005a1c:	4429      	add	r1, r5
 8005a1e:	ea91 0f0c 	teq	r1, ip
 8005a22:	f57f af7e 	bpl.w	8005922 <_lite_kernel_nl_softmax_iu8ou8+0x67a>
 8005a26:	4d13      	ldr	r5, [pc, #76]	; (8005a74 <_lite_kernel_nl_softmax_iu8ou8+0x7cc>)
 8005a28:	f04f 37ff 	mov.w	r7, #4294967295
 8005a2c:	e77c      	b.n	8005928 <_lite_kernel_nl_softmax_iu8ou8+0x680>
 8005a2e:	4429      	add	r1, r5
 8005a30:	ea81 0402 	eor.w	r4, r1, r2
 8005a34:	0fe4      	lsrs	r4, r4, #31
 8005a36:	2c00      	cmp	r4, #0
 8005a38:	4f0e      	ldr	r7, [pc, #56]	; (8005a74 <_lite_kernel_nl_softmax_iu8ou8+0x7cc>)
 8005a3a:	bf12      	itee	ne
 8005a3c:	f04f 3aff 	movne.w	sl, #4294967295
 8005a40:	f04f 4780 	moveq.w	r7, #1073741824	; 0x40000000
 8005a44:	f04f 0a00 	moveq.w	sl, #0
 8005a48:	e7b2      	b.n	80059b0 <_lite_kernel_nl_softmax_iu8ou8+0x708>
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d0a4      	beq.n	8005998 <_lite_kernel_nl_softmax_iu8ou8+0x6f0>
 8005a4e:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 8005a50:	4402      	add	r2, r0
 8005a52:	9203      	str	r2, [sp, #12]
 8005a54:	e461      	b.n	800531a <_lite_kernel_nl_softmax_iu8ou8+0x72>
 8005a56:	00ad      	lsls	r5, r5, #2
 8005a58:	e7e0      	b.n	8005a1c <_lite_kernel_nl_softmax_iu8ou8+0x774>
 8005a5a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8005a5e:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005a62:	ea4f 0042 	mov.w	r0, r2, lsl #1
 8005a66:	f6ff aedb 	blt.w	8005820 <_lite_kernel_nl_softmax_iu8ou8+0x578>
 8005a6a:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8005a6e:	e6dc      	b.n	800582a <_lite_kernel_nl_softmax_iu8ou8+0x582>
 8005a70:	b4b4b4b6 	.word	0xb4b4b4b6
 8005a74:	c0000001 	.word	0xc0000001

08005a78 <malloc>:
 8005a78:	4b02      	ldr	r3, [pc, #8]	; (8005a84 <malloc+0xc>)
 8005a7a:	4601      	mov	r1, r0
 8005a7c:	6818      	ldr	r0, [r3, #0]
 8005a7e:	f000 b823 	b.w	8005ac8 <_malloc_r>
 8005a82:	bf00      	nop
 8005a84:	20000798 	.word	0x20000798

08005a88 <sbrk_aligned>:
 8005a88:	b570      	push	{r4, r5, r6, lr}
 8005a8a:	4e0e      	ldr	r6, [pc, #56]	; (8005ac4 <sbrk_aligned+0x3c>)
 8005a8c:	460c      	mov	r4, r1
 8005a8e:	6831      	ldr	r1, [r6, #0]
 8005a90:	4605      	mov	r5, r0
 8005a92:	b911      	cbnz	r1, 8005a9a <sbrk_aligned+0x12>
 8005a94:	f000 fa64 	bl	8005f60 <_sbrk_r>
 8005a98:	6030      	str	r0, [r6, #0]
 8005a9a:	4621      	mov	r1, r4
 8005a9c:	4628      	mov	r0, r5
 8005a9e:	f000 fa5f 	bl	8005f60 <_sbrk_r>
 8005aa2:	1c43      	adds	r3, r0, #1
 8005aa4:	d00a      	beq.n	8005abc <sbrk_aligned+0x34>
 8005aa6:	1cc4      	adds	r4, r0, #3
 8005aa8:	f024 0403 	bic.w	r4, r4, #3
 8005aac:	42a0      	cmp	r0, r4
 8005aae:	d007      	beq.n	8005ac0 <sbrk_aligned+0x38>
 8005ab0:	1a21      	subs	r1, r4, r0
 8005ab2:	4628      	mov	r0, r5
 8005ab4:	f000 fa54 	bl	8005f60 <_sbrk_r>
 8005ab8:	3001      	adds	r0, #1
 8005aba:	d101      	bne.n	8005ac0 <sbrk_aligned+0x38>
 8005abc:	f04f 34ff 	mov.w	r4, #4294967295
 8005ac0:	4620      	mov	r0, r4
 8005ac2:	bd70      	pop	{r4, r5, r6, pc}
 8005ac4:	200008c4 	.word	0x200008c4

08005ac8 <_malloc_r>:
 8005ac8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005acc:	1ccd      	adds	r5, r1, #3
 8005ace:	f025 0503 	bic.w	r5, r5, #3
 8005ad2:	3508      	adds	r5, #8
 8005ad4:	2d0c      	cmp	r5, #12
 8005ad6:	bf38      	it	cc
 8005ad8:	250c      	movcc	r5, #12
 8005ada:	2d00      	cmp	r5, #0
 8005adc:	4607      	mov	r7, r0
 8005ade:	db01      	blt.n	8005ae4 <_malloc_r+0x1c>
 8005ae0:	42a9      	cmp	r1, r5
 8005ae2:	d905      	bls.n	8005af0 <_malloc_r+0x28>
 8005ae4:	230c      	movs	r3, #12
 8005ae6:	603b      	str	r3, [r7, #0]
 8005ae8:	2600      	movs	r6, #0
 8005aea:	4630      	mov	r0, r6
 8005aec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005af0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005bc4 <_malloc_r+0xfc>
 8005af4:	f000 f868 	bl	8005bc8 <__malloc_lock>
 8005af8:	f8d8 3000 	ldr.w	r3, [r8]
 8005afc:	461c      	mov	r4, r3
 8005afe:	bb5c      	cbnz	r4, 8005b58 <_malloc_r+0x90>
 8005b00:	4629      	mov	r1, r5
 8005b02:	4638      	mov	r0, r7
 8005b04:	f7ff ffc0 	bl	8005a88 <sbrk_aligned>
 8005b08:	1c43      	adds	r3, r0, #1
 8005b0a:	4604      	mov	r4, r0
 8005b0c:	d155      	bne.n	8005bba <_malloc_r+0xf2>
 8005b0e:	f8d8 4000 	ldr.w	r4, [r8]
 8005b12:	4626      	mov	r6, r4
 8005b14:	2e00      	cmp	r6, #0
 8005b16:	d145      	bne.n	8005ba4 <_malloc_r+0xdc>
 8005b18:	2c00      	cmp	r4, #0
 8005b1a:	d048      	beq.n	8005bae <_malloc_r+0xe6>
 8005b1c:	6823      	ldr	r3, [r4, #0]
 8005b1e:	4631      	mov	r1, r6
 8005b20:	4638      	mov	r0, r7
 8005b22:	eb04 0903 	add.w	r9, r4, r3
 8005b26:	f000 fa1b 	bl	8005f60 <_sbrk_r>
 8005b2a:	4581      	cmp	r9, r0
 8005b2c:	d13f      	bne.n	8005bae <_malloc_r+0xe6>
 8005b2e:	6821      	ldr	r1, [r4, #0]
 8005b30:	1a6d      	subs	r5, r5, r1
 8005b32:	4629      	mov	r1, r5
 8005b34:	4638      	mov	r0, r7
 8005b36:	f7ff ffa7 	bl	8005a88 <sbrk_aligned>
 8005b3a:	3001      	adds	r0, #1
 8005b3c:	d037      	beq.n	8005bae <_malloc_r+0xe6>
 8005b3e:	6823      	ldr	r3, [r4, #0]
 8005b40:	442b      	add	r3, r5
 8005b42:	6023      	str	r3, [r4, #0]
 8005b44:	f8d8 3000 	ldr.w	r3, [r8]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d038      	beq.n	8005bbe <_malloc_r+0xf6>
 8005b4c:	685a      	ldr	r2, [r3, #4]
 8005b4e:	42a2      	cmp	r2, r4
 8005b50:	d12b      	bne.n	8005baa <_malloc_r+0xe2>
 8005b52:	2200      	movs	r2, #0
 8005b54:	605a      	str	r2, [r3, #4]
 8005b56:	e00f      	b.n	8005b78 <_malloc_r+0xb0>
 8005b58:	6822      	ldr	r2, [r4, #0]
 8005b5a:	1b52      	subs	r2, r2, r5
 8005b5c:	d41f      	bmi.n	8005b9e <_malloc_r+0xd6>
 8005b5e:	2a0b      	cmp	r2, #11
 8005b60:	d917      	bls.n	8005b92 <_malloc_r+0xca>
 8005b62:	1961      	adds	r1, r4, r5
 8005b64:	42a3      	cmp	r3, r4
 8005b66:	6025      	str	r5, [r4, #0]
 8005b68:	bf18      	it	ne
 8005b6a:	6059      	strne	r1, [r3, #4]
 8005b6c:	6863      	ldr	r3, [r4, #4]
 8005b6e:	bf08      	it	eq
 8005b70:	f8c8 1000 	streq.w	r1, [r8]
 8005b74:	5162      	str	r2, [r4, r5]
 8005b76:	604b      	str	r3, [r1, #4]
 8005b78:	4638      	mov	r0, r7
 8005b7a:	f104 060b 	add.w	r6, r4, #11
 8005b7e:	f000 f829 	bl	8005bd4 <__malloc_unlock>
 8005b82:	f026 0607 	bic.w	r6, r6, #7
 8005b86:	1d23      	adds	r3, r4, #4
 8005b88:	1af2      	subs	r2, r6, r3
 8005b8a:	d0ae      	beq.n	8005aea <_malloc_r+0x22>
 8005b8c:	1b9b      	subs	r3, r3, r6
 8005b8e:	50a3      	str	r3, [r4, r2]
 8005b90:	e7ab      	b.n	8005aea <_malloc_r+0x22>
 8005b92:	42a3      	cmp	r3, r4
 8005b94:	6862      	ldr	r2, [r4, #4]
 8005b96:	d1dd      	bne.n	8005b54 <_malloc_r+0x8c>
 8005b98:	f8c8 2000 	str.w	r2, [r8]
 8005b9c:	e7ec      	b.n	8005b78 <_malloc_r+0xb0>
 8005b9e:	4623      	mov	r3, r4
 8005ba0:	6864      	ldr	r4, [r4, #4]
 8005ba2:	e7ac      	b.n	8005afe <_malloc_r+0x36>
 8005ba4:	4634      	mov	r4, r6
 8005ba6:	6876      	ldr	r6, [r6, #4]
 8005ba8:	e7b4      	b.n	8005b14 <_malloc_r+0x4c>
 8005baa:	4613      	mov	r3, r2
 8005bac:	e7cc      	b.n	8005b48 <_malloc_r+0x80>
 8005bae:	230c      	movs	r3, #12
 8005bb0:	603b      	str	r3, [r7, #0]
 8005bb2:	4638      	mov	r0, r7
 8005bb4:	f000 f80e 	bl	8005bd4 <__malloc_unlock>
 8005bb8:	e797      	b.n	8005aea <_malloc_r+0x22>
 8005bba:	6025      	str	r5, [r4, #0]
 8005bbc:	e7dc      	b.n	8005b78 <_malloc_r+0xb0>
 8005bbe:	605b      	str	r3, [r3, #4]
 8005bc0:	deff      	udf	#255	; 0xff
 8005bc2:	bf00      	nop
 8005bc4:	200008c0 	.word	0x200008c0

08005bc8 <__malloc_lock>:
 8005bc8:	4801      	ldr	r0, [pc, #4]	; (8005bd0 <__malloc_lock+0x8>)
 8005bca:	f000 ba16 	b.w	8005ffa <__retarget_lock_acquire_recursive>
 8005bce:	bf00      	nop
 8005bd0:	20000a08 	.word	0x20000a08

08005bd4 <__malloc_unlock>:
 8005bd4:	4801      	ldr	r0, [pc, #4]	; (8005bdc <__malloc_unlock+0x8>)
 8005bd6:	f000 ba11 	b.w	8005ffc <__retarget_lock_release_recursive>
 8005bda:	bf00      	nop
 8005bdc:	20000a08 	.word	0x20000a08

08005be0 <srand>:
 8005be0:	b538      	push	{r3, r4, r5, lr}
 8005be2:	4b10      	ldr	r3, [pc, #64]	; (8005c24 <srand+0x44>)
 8005be4:	681d      	ldr	r5, [r3, #0]
 8005be6:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8005be8:	4604      	mov	r4, r0
 8005bea:	b9b3      	cbnz	r3, 8005c1a <srand+0x3a>
 8005bec:	2018      	movs	r0, #24
 8005bee:	f7ff ff43 	bl	8005a78 <malloc>
 8005bf2:	4602      	mov	r2, r0
 8005bf4:	6328      	str	r0, [r5, #48]	; 0x30
 8005bf6:	b920      	cbnz	r0, 8005c02 <srand+0x22>
 8005bf8:	4b0b      	ldr	r3, [pc, #44]	; (8005c28 <srand+0x48>)
 8005bfa:	480c      	ldr	r0, [pc, #48]	; (8005c2c <srand+0x4c>)
 8005bfc:	2146      	movs	r1, #70	; 0x46
 8005bfe:	f000 fa0d 	bl	800601c <__assert_func>
 8005c02:	490b      	ldr	r1, [pc, #44]	; (8005c30 <srand+0x50>)
 8005c04:	4b0b      	ldr	r3, [pc, #44]	; (8005c34 <srand+0x54>)
 8005c06:	e9c0 1300 	strd	r1, r3, [r0]
 8005c0a:	4b0b      	ldr	r3, [pc, #44]	; (8005c38 <srand+0x58>)
 8005c0c:	6083      	str	r3, [r0, #8]
 8005c0e:	230b      	movs	r3, #11
 8005c10:	8183      	strh	r3, [r0, #12]
 8005c12:	2100      	movs	r1, #0
 8005c14:	2001      	movs	r0, #1
 8005c16:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8005c1a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	611c      	str	r4, [r3, #16]
 8005c20:	615a      	str	r2, [r3, #20]
 8005c22:	bd38      	pop	{r3, r4, r5, pc}
 8005c24:	20000798 	.word	0x20000798
 8005c28:	08007398 	.word	0x08007398
 8005c2c:	080073af 	.word	0x080073af
 8005c30:	abcd330e 	.word	0xabcd330e
 8005c34:	e66d1234 	.word	0xe66d1234
 8005c38:	0005deec 	.word	0x0005deec

08005c3c <_realloc_r>:
 8005c3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c40:	4680      	mov	r8, r0
 8005c42:	4614      	mov	r4, r2
 8005c44:	460e      	mov	r6, r1
 8005c46:	b921      	cbnz	r1, 8005c52 <_realloc_r+0x16>
 8005c48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c4c:	4611      	mov	r1, r2
 8005c4e:	f7ff bf3b 	b.w	8005ac8 <_malloc_r>
 8005c52:	b92a      	cbnz	r2, 8005c60 <_realloc_r+0x24>
 8005c54:	f000 fa00 	bl	8006058 <_free_r>
 8005c58:	4625      	mov	r5, r4
 8005c5a:	4628      	mov	r0, r5
 8005c5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c60:	f000 fa46 	bl	80060f0 <_malloc_usable_size_r>
 8005c64:	4284      	cmp	r4, r0
 8005c66:	4607      	mov	r7, r0
 8005c68:	d802      	bhi.n	8005c70 <_realloc_r+0x34>
 8005c6a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005c6e:	d812      	bhi.n	8005c96 <_realloc_r+0x5a>
 8005c70:	4621      	mov	r1, r4
 8005c72:	4640      	mov	r0, r8
 8005c74:	f7ff ff28 	bl	8005ac8 <_malloc_r>
 8005c78:	4605      	mov	r5, r0
 8005c7a:	2800      	cmp	r0, #0
 8005c7c:	d0ed      	beq.n	8005c5a <_realloc_r+0x1e>
 8005c7e:	42bc      	cmp	r4, r7
 8005c80:	4622      	mov	r2, r4
 8005c82:	4631      	mov	r1, r6
 8005c84:	bf28      	it	cs
 8005c86:	463a      	movcs	r2, r7
 8005c88:	f000 f9b9 	bl	8005ffe <memcpy>
 8005c8c:	4631      	mov	r1, r6
 8005c8e:	4640      	mov	r0, r8
 8005c90:	f000 f9e2 	bl	8006058 <_free_r>
 8005c94:	e7e1      	b.n	8005c5a <_realloc_r+0x1e>
 8005c96:	4635      	mov	r5, r6
 8005c98:	e7df      	b.n	8005c5a <_realloc_r+0x1e>
	...

08005c9c <std>:
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	b510      	push	{r4, lr}
 8005ca0:	4604      	mov	r4, r0
 8005ca2:	e9c0 3300 	strd	r3, r3, [r0]
 8005ca6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005caa:	6083      	str	r3, [r0, #8]
 8005cac:	8181      	strh	r1, [r0, #12]
 8005cae:	6643      	str	r3, [r0, #100]	; 0x64
 8005cb0:	81c2      	strh	r2, [r0, #14]
 8005cb2:	6183      	str	r3, [r0, #24]
 8005cb4:	4619      	mov	r1, r3
 8005cb6:	2208      	movs	r2, #8
 8005cb8:	305c      	adds	r0, #92	; 0x5c
 8005cba:	f000 f914 	bl	8005ee6 <memset>
 8005cbe:	4b0d      	ldr	r3, [pc, #52]	; (8005cf4 <std+0x58>)
 8005cc0:	6263      	str	r3, [r4, #36]	; 0x24
 8005cc2:	4b0d      	ldr	r3, [pc, #52]	; (8005cf8 <std+0x5c>)
 8005cc4:	62a3      	str	r3, [r4, #40]	; 0x28
 8005cc6:	4b0d      	ldr	r3, [pc, #52]	; (8005cfc <std+0x60>)
 8005cc8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005cca:	4b0d      	ldr	r3, [pc, #52]	; (8005d00 <std+0x64>)
 8005ccc:	6323      	str	r3, [r4, #48]	; 0x30
 8005cce:	4b0d      	ldr	r3, [pc, #52]	; (8005d04 <std+0x68>)
 8005cd0:	6224      	str	r4, [r4, #32]
 8005cd2:	429c      	cmp	r4, r3
 8005cd4:	d006      	beq.n	8005ce4 <std+0x48>
 8005cd6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005cda:	4294      	cmp	r4, r2
 8005cdc:	d002      	beq.n	8005ce4 <std+0x48>
 8005cde:	33d0      	adds	r3, #208	; 0xd0
 8005ce0:	429c      	cmp	r4, r3
 8005ce2:	d105      	bne.n	8005cf0 <std+0x54>
 8005ce4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005ce8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005cec:	f000 b984 	b.w	8005ff8 <__retarget_lock_init_recursive>
 8005cf0:	bd10      	pop	{r4, pc}
 8005cf2:	bf00      	nop
 8005cf4:	08005e61 	.word	0x08005e61
 8005cf8:	08005e83 	.word	0x08005e83
 8005cfc:	08005ebb 	.word	0x08005ebb
 8005d00:	08005edf 	.word	0x08005edf
 8005d04:	200008c8 	.word	0x200008c8

08005d08 <stdio_exit_handler>:
 8005d08:	4a02      	ldr	r2, [pc, #8]	; (8005d14 <stdio_exit_handler+0xc>)
 8005d0a:	4903      	ldr	r1, [pc, #12]	; (8005d18 <stdio_exit_handler+0x10>)
 8005d0c:	4803      	ldr	r0, [pc, #12]	; (8005d1c <stdio_exit_handler+0x14>)
 8005d0e:	f000 b869 	b.w	8005de4 <_fwalk_sglue>
 8005d12:	bf00      	nop
 8005d14:	20000740 	.word	0x20000740
 8005d18:	080067dd 	.word	0x080067dd
 8005d1c:	2000074c 	.word	0x2000074c

08005d20 <cleanup_stdio>:
 8005d20:	6841      	ldr	r1, [r0, #4]
 8005d22:	4b0c      	ldr	r3, [pc, #48]	; (8005d54 <cleanup_stdio+0x34>)
 8005d24:	4299      	cmp	r1, r3
 8005d26:	b510      	push	{r4, lr}
 8005d28:	4604      	mov	r4, r0
 8005d2a:	d001      	beq.n	8005d30 <cleanup_stdio+0x10>
 8005d2c:	f000 fd56 	bl	80067dc <_fflush_r>
 8005d30:	68a1      	ldr	r1, [r4, #8]
 8005d32:	4b09      	ldr	r3, [pc, #36]	; (8005d58 <cleanup_stdio+0x38>)
 8005d34:	4299      	cmp	r1, r3
 8005d36:	d002      	beq.n	8005d3e <cleanup_stdio+0x1e>
 8005d38:	4620      	mov	r0, r4
 8005d3a:	f000 fd4f 	bl	80067dc <_fflush_r>
 8005d3e:	68e1      	ldr	r1, [r4, #12]
 8005d40:	4b06      	ldr	r3, [pc, #24]	; (8005d5c <cleanup_stdio+0x3c>)
 8005d42:	4299      	cmp	r1, r3
 8005d44:	d004      	beq.n	8005d50 <cleanup_stdio+0x30>
 8005d46:	4620      	mov	r0, r4
 8005d48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d4c:	f000 bd46 	b.w	80067dc <_fflush_r>
 8005d50:	bd10      	pop	{r4, pc}
 8005d52:	bf00      	nop
 8005d54:	200008c8 	.word	0x200008c8
 8005d58:	20000930 	.word	0x20000930
 8005d5c:	20000998 	.word	0x20000998

08005d60 <global_stdio_init.part.0>:
 8005d60:	b510      	push	{r4, lr}
 8005d62:	4b0b      	ldr	r3, [pc, #44]	; (8005d90 <global_stdio_init.part.0+0x30>)
 8005d64:	4c0b      	ldr	r4, [pc, #44]	; (8005d94 <global_stdio_init.part.0+0x34>)
 8005d66:	4a0c      	ldr	r2, [pc, #48]	; (8005d98 <global_stdio_init.part.0+0x38>)
 8005d68:	601a      	str	r2, [r3, #0]
 8005d6a:	4620      	mov	r0, r4
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	2104      	movs	r1, #4
 8005d70:	f7ff ff94 	bl	8005c9c <std>
 8005d74:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005d78:	2201      	movs	r2, #1
 8005d7a:	2109      	movs	r1, #9
 8005d7c:	f7ff ff8e 	bl	8005c9c <std>
 8005d80:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005d84:	2202      	movs	r2, #2
 8005d86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d8a:	2112      	movs	r1, #18
 8005d8c:	f7ff bf86 	b.w	8005c9c <std>
 8005d90:	20000a00 	.word	0x20000a00
 8005d94:	200008c8 	.word	0x200008c8
 8005d98:	08005d09 	.word	0x08005d09

08005d9c <__sfp_lock_acquire>:
 8005d9c:	4801      	ldr	r0, [pc, #4]	; (8005da4 <__sfp_lock_acquire+0x8>)
 8005d9e:	f000 b92c 	b.w	8005ffa <__retarget_lock_acquire_recursive>
 8005da2:	bf00      	nop
 8005da4:	20000a09 	.word	0x20000a09

08005da8 <__sfp_lock_release>:
 8005da8:	4801      	ldr	r0, [pc, #4]	; (8005db0 <__sfp_lock_release+0x8>)
 8005daa:	f000 b927 	b.w	8005ffc <__retarget_lock_release_recursive>
 8005dae:	bf00      	nop
 8005db0:	20000a09 	.word	0x20000a09

08005db4 <__sinit>:
 8005db4:	b510      	push	{r4, lr}
 8005db6:	4604      	mov	r4, r0
 8005db8:	f7ff fff0 	bl	8005d9c <__sfp_lock_acquire>
 8005dbc:	6a23      	ldr	r3, [r4, #32]
 8005dbe:	b11b      	cbz	r3, 8005dc8 <__sinit+0x14>
 8005dc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005dc4:	f7ff bff0 	b.w	8005da8 <__sfp_lock_release>
 8005dc8:	4b04      	ldr	r3, [pc, #16]	; (8005ddc <__sinit+0x28>)
 8005dca:	6223      	str	r3, [r4, #32]
 8005dcc:	4b04      	ldr	r3, [pc, #16]	; (8005de0 <__sinit+0x2c>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d1f5      	bne.n	8005dc0 <__sinit+0xc>
 8005dd4:	f7ff ffc4 	bl	8005d60 <global_stdio_init.part.0>
 8005dd8:	e7f2      	b.n	8005dc0 <__sinit+0xc>
 8005dda:	bf00      	nop
 8005ddc:	08005d21 	.word	0x08005d21
 8005de0:	20000a00 	.word	0x20000a00

08005de4 <_fwalk_sglue>:
 8005de4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005de8:	4607      	mov	r7, r0
 8005dea:	4688      	mov	r8, r1
 8005dec:	4614      	mov	r4, r2
 8005dee:	2600      	movs	r6, #0
 8005df0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005df4:	f1b9 0901 	subs.w	r9, r9, #1
 8005df8:	d505      	bpl.n	8005e06 <_fwalk_sglue+0x22>
 8005dfa:	6824      	ldr	r4, [r4, #0]
 8005dfc:	2c00      	cmp	r4, #0
 8005dfe:	d1f7      	bne.n	8005df0 <_fwalk_sglue+0xc>
 8005e00:	4630      	mov	r0, r6
 8005e02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e06:	89ab      	ldrh	r3, [r5, #12]
 8005e08:	2b01      	cmp	r3, #1
 8005e0a:	d907      	bls.n	8005e1c <_fwalk_sglue+0x38>
 8005e0c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005e10:	3301      	adds	r3, #1
 8005e12:	d003      	beq.n	8005e1c <_fwalk_sglue+0x38>
 8005e14:	4629      	mov	r1, r5
 8005e16:	4638      	mov	r0, r7
 8005e18:	47c0      	blx	r8
 8005e1a:	4306      	orrs	r6, r0
 8005e1c:	3568      	adds	r5, #104	; 0x68
 8005e1e:	e7e9      	b.n	8005df4 <_fwalk_sglue+0x10>

08005e20 <siprintf>:
 8005e20:	b40e      	push	{r1, r2, r3}
 8005e22:	b500      	push	{lr}
 8005e24:	b09c      	sub	sp, #112	; 0x70
 8005e26:	ab1d      	add	r3, sp, #116	; 0x74
 8005e28:	9002      	str	r0, [sp, #8]
 8005e2a:	9006      	str	r0, [sp, #24]
 8005e2c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005e30:	4809      	ldr	r0, [pc, #36]	; (8005e58 <siprintf+0x38>)
 8005e32:	9107      	str	r1, [sp, #28]
 8005e34:	9104      	str	r1, [sp, #16]
 8005e36:	4909      	ldr	r1, [pc, #36]	; (8005e5c <siprintf+0x3c>)
 8005e38:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e3c:	9105      	str	r1, [sp, #20]
 8005e3e:	6800      	ldr	r0, [r0, #0]
 8005e40:	9301      	str	r3, [sp, #4]
 8005e42:	a902      	add	r1, sp, #8
 8005e44:	f000 f9b6 	bl	80061b4 <_svfiprintf_r>
 8005e48:	9b02      	ldr	r3, [sp, #8]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	701a      	strb	r2, [r3, #0]
 8005e4e:	b01c      	add	sp, #112	; 0x70
 8005e50:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e54:	b003      	add	sp, #12
 8005e56:	4770      	bx	lr
 8005e58:	20000798 	.word	0x20000798
 8005e5c:	ffff0208 	.word	0xffff0208

08005e60 <__sread>:
 8005e60:	b510      	push	{r4, lr}
 8005e62:	460c      	mov	r4, r1
 8005e64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e68:	f000 f868 	bl	8005f3c <_read_r>
 8005e6c:	2800      	cmp	r0, #0
 8005e6e:	bfab      	itete	ge
 8005e70:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005e72:	89a3      	ldrhlt	r3, [r4, #12]
 8005e74:	181b      	addge	r3, r3, r0
 8005e76:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005e7a:	bfac      	ite	ge
 8005e7c:	6563      	strge	r3, [r4, #84]	; 0x54
 8005e7e:	81a3      	strhlt	r3, [r4, #12]
 8005e80:	bd10      	pop	{r4, pc}

08005e82 <__swrite>:
 8005e82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e86:	461f      	mov	r7, r3
 8005e88:	898b      	ldrh	r3, [r1, #12]
 8005e8a:	05db      	lsls	r3, r3, #23
 8005e8c:	4605      	mov	r5, r0
 8005e8e:	460c      	mov	r4, r1
 8005e90:	4616      	mov	r6, r2
 8005e92:	d505      	bpl.n	8005ea0 <__swrite+0x1e>
 8005e94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e98:	2302      	movs	r3, #2
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	f000 f83c 	bl	8005f18 <_lseek_r>
 8005ea0:	89a3      	ldrh	r3, [r4, #12]
 8005ea2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ea6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005eaa:	81a3      	strh	r3, [r4, #12]
 8005eac:	4632      	mov	r2, r6
 8005eae:	463b      	mov	r3, r7
 8005eb0:	4628      	mov	r0, r5
 8005eb2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005eb6:	f000 b863 	b.w	8005f80 <_write_r>

08005eba <__sseek>:
 8005eba:	b510      	push	{r4, lr}
 8005ebc:	460c      	mov	r4, r1
 8005ebe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ec2:	f000 f829 	bl	8005f18 <_lseek_r>
 8005ec6:	1c43      	adds	r3, r0, #1
 8005ec8:	89a3      	ldrh	r3, [r4, #12]
 8005eca:	bf15      	itete	ne
 8005ecc:	6560      	strne	r0, [r4, #84]	; 0x54
 8005ece:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005ed2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005ed6:	81a3      	strheq	r3, [r4, #12]
 8005ed8:	bf18      	it	ne
 8005eda:	81a3      	strhne	r3, [r4, #12]
 8005edc:	bd10      	pop	{r4, pc}

08005ede <__sclose>:
 8005ede:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ee2:	f000 b809 	b.w	8005ef8 <_close_r>

08005ee6 <memset>:
 8005ee6:	4402      	add	r2, r0
 8005ee8:	4603      	mov	r3, r0
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d100      	bne.n	8005ef0 <memset+0xa>
 8005eee:	4770      	bx	lr
 8005ef0:	f803 1b01 	strb.w	r1, [r3], #1
 8005ef4:	e7f9      	b.n	8005eea <memset+0x4>
	...

08005ef8 <_close_r>:
 8005ef8:	b538      	push	{r3, r4, r5, lr}
 8005efa:	4d06      	ldr	r5, [pc, #24]	; (8005f14 <_close_r+0x1c>)
 8005efc:	2300      	movs	r3, #0
 8005efe:	4604      	mov	r4, r0
 8005f00:	4608      	mov	r0, r1
 8005f02:	602b      	str	r3, [r5, #0]
 8005f04:	f000 ffae 	bl	8006e64 <_close>
 8005f08:	1c43      	adds	r3, r0, #1
 8005f0a:	d102      	bne.n	8005f12 <_close_r+0x1a>
 8005f0c:	682b      	ldr	r3, [r5, #0]
 8005f0e:	b103      	cbz	r3, 8005f12 <_close_r+0x1a>
 8005f10:	6023      	str	r3, [r4, #0]
 8005f12:	bd38      	pop	{r3, r4, r5, pc}
 8005f14:	20000a04 	.word	0x20000a04

08005f18 <_lseek_r>:
 8005f18:	b538      	push	{r3, r4, r5, lr}
 8005f1a:	4d07      	ldr	r5, [pc, #28]	; (8005f38 <_lseek_r+0x20>)
 8005f1c:	4604      	mov	r4, r0
 8005f1e:	4608      	mov	r0, r1
 8005f20:	4611      	mov	r1, r2
 8005f22:	2200      	movs	r2, #0
 8005f24:	602a      	str	r2, [r5, #0]
 8005f26:	461a      	mov	r2, r3
 8005f28:	f000 ffc4 	bl	8006eb4 <_lseek>
 8005f2c:	1c43      	adds	r3, r0, #1
 8005f2e:	d102      	bne.n	8005f36 <_lseek_r+0x1e>
 8005f30:	682b      	ldr	r3, [r5, #0]
 8005f32:	b103      	cbz	r3, 8005f36 <_lseek_r+0x1e>
 8005f34:	6023      	str	r3, [r4, #0]
 8005f36:	bd38      	pop	{r3, r4, r5, pc}
 8005f38:	20000a04 	.word	0x20000a04

08005f3c <_read_r>:
 8005f3c:	b538      	push	{r3, r4, r5, lr}
 8005f3e:	4d07      	ldr	r5, [pc, #28]	; (8005f5c <_read_r+0x20>)
 8005f40:	4604      	mov	r4, r0
 8005f42:	4608      	mov	r0, r1
 8005f44:	4611      	mov	r1, r2
 8005f46:	2200      	movs	r2, #0
 8005f48:	602a      	str	r2, [r5, #0]
 8005f4a:	461a      	mov	r2, r3
 8005f4c:	f000 ffba 	bl	8006ec4 <_read>
 8005f50:	1c43      	adds	r3, r0, #1
 8005f52:	d102      	bne.n	8005f5a <_read_r+0x1e>
 8005f54:	682b      	ldr	r3, [r5, #0]
 8005f56:	b103      	cbz	r3, 8005f5a <_read_r+0x1e>
 8005f58:	6023      	str	r3, [r4, #0]
 8005f5a:	bd38      	pop	{r3, r4, r5, pc}
 8005f5c:	20000a04 	.word	0x20000a04

08005f60 <_sbrk_r>:
 8005f60:	b538      	push	{r3, r4, r5, lr}
 8005f62:	4d06      	ldr	r5, [pc, #24]	; (8005f7c <_sbrk_r+0x1c>)
 8005f64:	2300      	movs	r3, #0
 8005f66:	4604      	mov	r4, r0
 8005f68:	4608      	mov	r0, r1
 8005f6a:	602b      	str	r3, [r5, #0]
 8005f6c:	f7fb f8e4 	bl	8001138 <_sbrk>
 8005f70:	1c43      	adds	r3, r0, #1
 8005f72:	d102      	bne.n	8005f7a <_sbrk_r+0x1a>
 8005f74:	682b      	ldr	r3, [r5, #0]
 8005f76:	b103      	cbz	r3, 8005f7a <_sbrk_r+0x1a>
 8005f78:	6023      	str	r3, [r4, #0]
 8005f7a:	bd38      	pop	{r3, r4, r5, pc}
 8005f7c:	20000a04 	.word	0x20000a04

08005f80 <_write_r>:
 8005f80:	b538      	push	{r3, r4, r5, lr}
 8005f82:	4d07      	ldr	r5, [pc, #28]	; (8005fa0 <_write_r+0x20>)
 8005f84:	4604      	mov	r4, r0
 8005f86:	4608      	mov	r0, r1
 8005f88:	4611      	mov	r1, r2
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	602a      	str	r2, [r5, #0]
 8005f8e:	461a      	mov	r2, r3
 8005f90:	f000 ffa0 	bl	8006ed4 <_write>
 8005f94:	1c43      	adds	r3, r0, #1
 8005f96:	d102      	bne.n	8005f9e <_write_r+0x1e>
 8005f98:	682b      	ldr	r3, [r5, #0]
 8005f9a:	b103      	cbz	r3, 8005f9e <_write_r+0x1e>
 8005f9c:	6023      	str	r3, [r4, #0]
 8005f9e:	bd38      	pop	{r3, r4, r5, pc}
 8005fa0:	20000a04 	.word	0x20000a04

08005fa4 <__errno>:
 8005fa4:	4b01      	ldr	r3, [pc, #4]	; (8005fac <__errno+0x8>)
 8005fa6:	6818      	ldr	r0, [r3, #0]
 8005fa8:	4770      	bx	lr
 8005faa:	bf00      	nop
 8005fac:	20000798 	.word	0x20000798

08005fb0 <__libc_init_array>:
 8005fb0:	b570      	push	{r4, r5, r6, lr}
 8005fb2:	4d0d      	ldr	r5, [pc, #52]	; (8005fe8 <__libc_init_array+0x38>)
 8005fb4:	4c0d      	ldr	r4, [pc, #52]	; (8005fec <__libc_init_array+0x3c>)
 8005fb6:	1b64      	subs	r4, r4, r5
 8005fb8:	10a4      	asrs	r4, r4, #2
 8005fba:	2600      	movs	r6, #0
 8005fbc:	42a6      	cmp	r6, r4
 8005fbe:	d109      	bne.n	8005fd4 <__libc_init_array+0x24>
 8005fc0:	4d0b      	ldr	r5, [pc, #44]	; (8005ff0 <__libc_init_array+0x40>)
 8005fc2:	4c0c      	ldr	r4, [pc, #48]	; (8005ff4 <__libc_init_array+0x44>)
 8005fc4:	f000 ff90 	bl	8006ee8 <_init>
 8005fc8:	1b64      	subs	r4, r4, r5
 8005fca:	10a4      	asrs	r4, r4, #2
 8005fcc:	2600      	movs	r6, #0
 8005fce:	42a6      	cmp	r6, r4
 8005fd0:	d105      	bne.n	8005fde <__libc_init_array+0x2e>
 8005fd2:	bd70      	pop	{r4, r5, r6, pc}
 8005fd4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fd8:	4798      	blx	r3
 8005fda:	3601      	adds	r6, #1
 8005fdc:	e7ee      	b.n	8005fbc <__libc_init_array+0xc>
 8005fde:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fe2:	4798      	blx	r3
 8005fe4:	3601      	adds	r6, #1
 8005fe6:	e7f2      	b.n	8005fce <__libc_init_array+0x1e>
 8005fe8:	08007480 	.word	0x08007480
 8005fec:	08007480 	.word	0x08007480
 8005ff0:	08007480 	.word	0x08007480
 8005ff4:	08007484 	.word	0x08007484

08005ff8 <__retarget_lock_init_recursive>:
 8005ff8:	4770      	bx	lr

08005ffa <__retarget_lock_acquire_recursive>:
 8005ffa:	4770      	bx	lr

08005ffc <__retarget_lock_release_recursive>:
 8005ffc:	4770      	bx	lr

08005ffe <memcpy>:
 8005ffe:	440a      	add	r2, r1
 8006000:	4291      	cmp	r1, r2
 8006002:	f100 33ff 	add.w	r3, r0, #4294967295
 8006006:	d100      	bne.n	800600a <memcpy+0xc>
 8006008:	4770      	bx	lr
 800600a:	b510      	push	{r4, lr}
 800600c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006010:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006014:	4291      	cmp	r1, r2
 8006016:	d1f9      	bne.n	800600c <memcpy+0xe>
 8006018:	bd10      	pop	{r4, pc}
	...

0800601c <__assert_func>:
 800601c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800601e:	4614      	mov	r4, r2
 8006020:	461a      	mov	r2, r3
 8006022:	4b09      	ldr	r3, [pc, #36]	; (8006048 <__assert_func+0x2c>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4605      	mov	r5, r0
 8006028:	68d8      	ldr	r0, [r3, #12]
 800602a:	b14c      	cbz	r4, 8006040 <__assert_func+0x24>
 800602c:	4b07      	ldr	r3, [pc, #28]	; (800604c <__assert_func+0x30>)
 800602e:	9100      	str	r1, [sp, #0]
 8006030:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006034:	4906      	ldr	r1, [pc, #24]	; (8006050 <__assert_func+0x34>)
 8006036:	462b      	mov	r3, r5
 8006038:	f000 fbf8 	bl	800682c <fiprintf>
 800603c:	f000 fc22 	bl	8006884 <abort>
 8006040:	4b04      	ldr	r3, [pc, #16]	; (8006054 <__assert_func+0x38>)
 8006042:	461c      	mov	r4, r3
 8006044:	e7f3      	b.n	800602e <__assert_func+0x12>
 8006046:	bf00      	nop
 8006048:	20000798 	.word	0x20000798
 800604c:	08007407 	.word	0x08007407
 8006050:	08007414 	.word	0x08007414
 8006054:	08007442 	.word	0x08007442

08006058 <_free_r>:
 8006058:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800605a:	2900      	cmp	r1, #0
 800605c:	d044      	beq.n	80060e8 <_free_r+0x90>
 800605e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006062:	9001      	str	r0, [sp, #4]
 8006064:	2b00      	cmp	r3, #0
 8006066:	f1a1 0404 	sub.w	r4, r1, #4
 800606a:	bfb8      	it	lt
 800606c:	18e4      	addlt	r4, r4, r3
 800606e:	f7ff fdab 	bl	8005bc8 <__malloc_lock>
 8006072:	4a1e      	ldr	r2, [pc, #120]	; (80060ec <_free_r+0x94>)
 8006074:	9801      	ldr	r0, [sp, #4]
 8006076:	6813      	ldr	r3, [r2, #0]
 8006078:	b933      	cbnz	r3, 8006088 <_free_r+0x30>
 800607a:	6063      	str	r3, [r4, #4]
 800607c:	6014      	str	r4, [r2, #0]
 800607e:	b003      	add	sp, #12
 8006080:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006084:	f7ff bda6 	b.w	8005bd4 <__malloc_unlock>
 8006088:	42a3      	cmp	r3, r4
 800608a:	d908      	bls.n	800609e <_free_r+0x46>
 800608c:	6825      	ldr	r5, [r4, #0]
 800608e:	1961      	adds	r1, r4, r5
 8006090:	428b      	cmp	r3, r1
 8006092:	bf01      	itttt	eq
 8006094:	6819      	ldreq	r1, [r3, #0]
 8006096:	685b      	ldreq	r3, [r3, #4]
 8006098:	1949      	addeq	r1, r1, r5
 800609a:	6021      	streq	r1, [r4, #0]
 800609c:	e7ed      	b.n	800607a <_free_r+0x22>
 800609e:	461a      	mov	r2, r3
 80060a0:	685b      	ldr	r3, [r3, #4]
 80060a2:	b10b      	cbz	r3, 80060a8 <_free_r+0x50>
 80060a4:	42a3      	cmp	r3, r4
 80060a6:	d9fa      	bls.n	800609e <_free_r+0x46>
 80060a8:	6811      	ldr	r1, [r2, #0]
 80060aa:	1855      	adds	r5, r2, r1
 80060ac:	42a5      	cmp	r5, r4
 80060ae:	d10b      	bne.n	80060c8 <_free_r+0x70>
 80060b0:	6824      	ldr	r4, [r4, #0]
 80060b2:	4421      	add	r1, r4
 80060b4:	1854      	adds	r4, r2, r1
 80060b6:	42a3      	cmp	r3, r4
 80060b8:	6011      	str	r1, [r2, #0]
 80060ba:	d1e0      	bne.n	800607e <_free_r+0x26>
 80060bc:	681c      	ldr	r4, [r3, #0]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	6053      	str	r3, [r2, #4]
 80060c2:	440c      	add	r4, r1
 80060c4:	6014      	str	r4, [r2, #0]
 80060c6:	e7da      	b.n	800607e <_free_r+0x26>
 80060c8:	d902      	bls.n	80060d0 <_free_r+0x78>
 80060ca:	230c      	movs	r3, #12
 80060cc:	6003      	str	r3, [r0, #0]
 80060ce:	e7d6      	b.n	800607e <_free_r+0x26>
 80060d0:	6825      	ldr	r5, [r4, #0]
 80060d2:	1961      	adds	r1, r4, r5
 80060d4:	428b      	cmp	r3, r1
 80060d6:	bf04      	itt	eq
 80060d8:	6819      	ldreq	r1, [r3, #0]
 80060da:	685b      	ldreq	r3, [r3, #4]
 80060dc:	6063      	str	r3, [r4, #4]
 80060de:	bf04      	itt	eq
 80060e0:	1949      	addeq	r1, r1, r5
 80060e2:	6021      	streq	r1, [r4, #0]
 80060e4:	6054      	str	r4, [r2, #4]
 80060e6:	e7ca      	b.n	800607e <_free_r+0x26>
 80060e8:	b003      	add	sp, #12
 80060ea:	bd30      	pop	{r4, r5, pc}
 80060ec:	200008c0 	.word	0x200008c0

080060f0 <_malloc_usable_size_r>:
 80060f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060f4:	1f18      	subs	r0, r3, #4
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	bfbc      	itt	lt
 80060fa:	580b      	ldrlt	r3, [r1, r0]
 80060fc:	18c0      	addlt	r0, r0, r3
 80060fe:	4770      	bx	lr

08006100 <__ssputs_r>:
 8006100:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006104:	688e      	ldr	r6, [r1, #8]
 8006106:	461f      	mov	r7, r3
 8006108:	42be      	cmp	r6, r7
 800610a:	680b      	ldr	r3, [r1, #0]
 800610c:	4682      	mov	sl, r0
 800610e:	460c      	mov	r4, r1
 8006110:	4690      	mov	r8, r2
 8006112:	d82c      	bhi.n	800616e <__ssputs_r+0x6e>
 8006114:	898a      	ldrh	r2, [r1, #12]
 8006116:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800611a:	d026      	beq.n	800616a <__ssputs_r+0x6a>
 800611c:	6965      	ldr	r5, [r4, #20]
 800611e:	6909      	ldr	r1, [r1, #16]
 8006120:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006124:	eba3 0901 	sub.w	r9, r3, r1
 8006128:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800612c:	1c7b      	adds	r3, r7, #1
 800612e:	444b      	add	r3, r9
 8006130:	106d      	asrs	r5, r5, #1
 8006132:	429d      	cmp	r5, r3
 8006134:	bf38      	it	cc
 8006136:	461d      	movcc	r5, r3
 8006138:	0553      	lsls	r3, r2, #21
 800613a:	d527      	bpl.n	800618c <__ssputs_r+0x8c>
 800613c:	4629      	mov	r1, r5
 800613e:	f7ff fcc3 	bl	8005ac8 <_malloc_r>
 8006142:	4606      	mov	r6, r0
 8006144:	b360      	cbz	r0, 80061a0 <__ssputs_r+0xa0>
 8006146:	6921      	ldr	r1, [r4, #16]
 8006148:	464a      	mov	r2, r9
 800614a:	f7ff ff58 	bl	8005ffe <memcpy>
 800614e:	89a3      	ldrh	r3, [r4, #12]
 8006150:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006154:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006158:	81a3      	strh	r3, [r4, #12]
 800615a:	6126      	str	r6, [r4, #16]
 800615c:	6165      	str	r5, [r4, #20]
 800615e:	444e      	add	r6, r9
 8006160:	eba5 0509 	sub.w	r5, r5, r9
 8006164:	6026      	str	r6, [r4, #0]
 8006166:	60a5      	str	r5, [r4, #8]
 8006168:	463e      	mov	r6, r7
 800616a:	42be      	cmp	r6, r7
 800616c:	d900      	bls.n	8006170 <__ssputs_r+0x70>
 800616e:	463e      	mov	r6, r7
 8006170:	6820      	ldr	r0, [r4, #0]
 8006172:	4632      	mov	r2, r6
 8006174:	4641      	mov	r1, r8
 8006176:	f000 fb6b 	bl	8006850 <memmove>
 800617a:	68a3      	ldr	r3, [r4, #8]
 800617c:	1b9b      	subs	r3, r3, r6
 800617e:	60a3      	str	r3, [r4, #8]
 8006180:	6823      	ldr	r3, [r4, #0]
 8006182:	4433      	add	r3, r6
 8006184:	6023      	str	r3, [r4, #0]
 8006186:	2000      	movs	r0, #0
 8006188:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800618c:	462a      	mov	r2, r5
 800618e:	f7ff fd55 	bl	8005c3c <_realloc_r>
 8006192:	4606      	mov	r6, r0
 8006194:	2800      	cmp	r0, #0
 8006196:	d1e0      	bne.n	800615a <__ssputs_r+0x5a>
 8006198:	6921      	ldr	r1, [r4, #16]
 800619a:	4650      	mov	r0, sl
 800619c:	f7ff ff5c 	bl	8006058 <_free_r>
 80061a0:	230c      	movs	r3, #12
 80061a2:	f8ca 3000 	str.w	r3, [sl]
 80061a6:	89a3      	ldrh	r3, [r4, #12]
 80061a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80061ac:	81a3      	strh	r3, [r4, #12]
 80061ae:	f04f 30ff 	mov.w	r0, #4294967295
 80061b2:	e7e9      	b.n	8006188 <__ssputs_r+0x88>

080061b4 <_svfiprintf_r>:
 80061b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061b8:	4698      	mov	r8, r3
 80061ba:	898b      	ldrh	r3, [r1, #12]
 80061bc:	061b      	lsls	r3, r3, #24
 80061be:	b09d      	sub	sp, #116	; 0x74
 80061c0:	4607      	mov	r7, r0
 80061c2:	460d      	mov	r5, r1
 80061c4:	4614      	mov	r4, r2
 80061c6:	d50e      	bpl.n	80061e6 <_svfiprintf_r+0x32>
 80061c8:	690b      	ldr	r3, [r1, #16]
 80061ca:	b963      	cbnz	r3, 80061e6 <_svfiprintf_r+0x32>
 80061cc:	2140      	movs	r1, #64	; 0x40
 80061ce:	f7ff fc7b 	bl	8005ac8 <_malloc_r>
 80061d2:	6028      	str	r0, [r5, #0]
 80061d4:	6128      	str	r0, [r5, #16]
 80061d6:	b920      	cbnz	r0, 80061e2 <_svfiprintf_r+0x2e>
 80061d8:	230c      	movs	r3, #12
 80061da:	603b      	str	r3, [r7, #0]
 80061dc:	f04f 30ff 	mov.w	r0, #4294967295
 80061e0:	e0d0      	b.n	8006384 <_svfiprintf_r+0x1d0>
 80061e2:	2340      	movs	r3, #64	; 0x40
 80061e4:	616b      	str	r3, [r5, #20]
 80061e6:	2300      	movs	r3, #0
 80061e8:	9309      	str	r3, [sp, #36]	; 0x24
 80061ea:	2320      	movs	r3, #32
 80061ec:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80061f0:	f8cd 800c 	str.w	r8, [sp, #12]
 80061f4:	2330      	movs	r3, #48	; 0x30
 80061f6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800639c <_svfiprintf_r+0x1e8>
 80061fa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80061fe:	f04f 0901 	mov.w	r9, #1
 8006202:	4623      	mov	r3, r4
 8006204:	469a      	mov	sl, r3
 8006206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800620a:	b10a      	cbz	r2, 8006210 <_svfiprintf_r+0x5c>
 800620c:	2a25      	cmp	r2, #37	; 0x25
 800620e:	d1f9      	bne.n	8006204 <_svfiprintf_r+0x50>
 8006210:	ebba 0b04 	subs.w	fp, sl, r4
 8006214:	d00b      	beq.n	800622e <_svfiprintf_r+0x7a>
 8006216:	465b      	mov	r3, fp
 8006218:	4622      	mov	r2, r4
 800621a:	4629      	mov	r1, r5
 800621c:	4638      	mov	r0, r7
 800621e:	f7ff ff6f 	bl	8006100 <__ssputs_r>
 8006222:	3001      	adds	r0, #1
 8006224:	f000 80a9 	beq.w	800637a <_svfiprintf_r+0x1c6>
 8006228:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800622a:	445a      	add	r2, fp
 800622c:	9209      	str	r2, [sp, #36]	; 0x24
 800622e:	f89a 3000 	ldrb.w	r3, [sl]
 8006232:	2b00      	cmp	r3, #0
 8006234:	f000 80a1 	beq.w	800637a <_svfiprintf_r+0x1c6>
 8006238:	2300      	movs	r3, #0
 800623a:	f04f 32ff 	mov.w	r2, #4294967295
 800623e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006242:	f10a 0a01 	add.w	sl, sl, #1
 8006246:	9304      	str	r3, [sp, #16]
 8006248:	9307      	str	r3, [sp, #28]
 800624a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800624e:	931a      	str	r3, [sp, #104]	; 0x68
 8006250:	4654      	mov	r4, sl
 8006252:	2205      	movs	r2, #5
 8006254:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006258:	4850      	ldr	r0, [pc, #320]	; (800639c <_svfiprintf_r+0x1e8>)
 800625a:	f7f9 ffc1 	bl	80001e0 <memchr>
 800625e:	9a04      	ldr	r2, [sp, #16]
 8006260:	b9d8      	cbnz	r0, 800629a <_svfiprintf_r+0xe6>
 8006262:	06d0      	lsls	r0, r2, #27
 8006264:	bf44      	itt	mi
 8006266:	2320      	movmi	r3, #32
 8006268:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800626c:	0711      	lsls	r1, r2, #28
 800626e:	bf44      	itt	mi
 8006270:	232b      	movmi	r3, #43	; 0x2b
 8006272:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006276:	f89a 3000 	ldrb.w	r3, [sl]
 800627a:	2b2a      	cmp	r3, #42	; 0x2a
 800627c:	d015      	beq.n	80062aa <_svfiprintf_r+0xf6>
 800627e:	9a07      	ldr	r2, [sp, #28]
 8006280:	4654      	mov	r4, sl
 8006282:	2000      	movs	r0, #0
 8006284:	f04f 0c0a 	mov.w	ip, #10
 8006288:	4621      	mov	r1, r4
 800628a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800628e:	3b30      	subs	r3, #48	; 0x30
 8006290:	2b09      	cmp	r3, #9
 8006292:	d94d      	bls.n	8006330 <_svfiprintf_r+0x17c>
 8006294:	b1b0      	cbz	r0, 80062c4 <_svfiprintf_r+0x110>
 8006296:	9207      	str	r2, [sp, #28]
 8006298:	e014      	b.n	80062c4 <_svfiprintf_r+0x110>
 800629a:	eba0 0308 	sub.w	r3, r0, r8
 800629e:	fa09 f303 	lsl.w	r3, r9, r3
 80062a2:	4313      	orrs	r3, r2
 80062a4:	9304      	str	r3, [sp, #16]
 80062a6:	46a2      	mov	sl, r4
 80062a8:	e7d2      	b.n	8006250 <_svfiprintf_r+0x9c>
 80062aa:	9b03      	ldr	r3, [sp, #12]
 80062ac:	1d19      	adds	r1, r3, #4
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	9103      	str	r1, [sp, #12]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	bfbb      	ittet	lt
 80062b6:	425b      	neglt	r3, r3
 80062b8:	f042 0202 	orrlt.w	r2, r2, #2
 80062bc:	9307      	strge	r3, [sp, #28]
 80062be:	9307      	strlt	r3, [sp, #28]
 80062c0:	bfb8      	it	lt
 80062c2:	9204      	strlt	r2, [sp, #16]
 80062c4:	7823      	ldrb	r3, [r4, #0]
 80062c6:	2b2e      	cmp	r3, #46	; 0x2e
 80062c8:	d10c      	bne.n	80062e4 <_svfiprintf_r+0x130>
 80062ca:	7863      	ldrb	r3, [r4, #1]
 80062cc:	2b2a      	cmp	r3, #42	; 0x2a
 80062ce:	d134      	bne.n	800633a <_svfiprintf_r+0x186>
 80062d0:	9b03      	ldr	r3, [sp, #12]
 80062d2:	1d1a      	adds	r2, r3, #4
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	9203      	str	r2, [sp, #12]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	bfb8      	it	lt
 80062dc:	f04f 33ff 	movlt.w	r3, #4294967295
 80062e0:	3402      	adds	r4, #2
 80062e2:	9305      	str	r3, [sp, #20]
 80062e4:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80063ac <_svfiprintf_r+0x1f8>
 80062e8:	7821      	ldrb	r1, [r4, #0]
 80062ea:	2203      	movs	r2, #3
 80062ec:	4650      	mov	r0, sl
 80062ee:	f7f9 ff77 	bl	80001e0 <memchr>
 80062f2:	b138      	cbz	r0, 8006304 <_svfiprintf_r+0x150>
 80062f4:	9b04      	ldr	r3, [sp, #16]
 80062f6:	eba0 000a 	sub.w	r0, r0, sl
 80062fa:	2240      	movs	r2, #64	; 0x40
 80062fc:	4082      	lsls	r2, r0
 80062fe:	4313      	orrs	r3, r2
 8006300:	3401      	adds	r4, #1
 8006302:	9304      	str	r3, [sp, #16]
 8006304:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006308:	4825      	ldr	r0, [pc, #148]	; (80063a0 <_svfiprintf_r+0x1ec>)
 800630a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800630e:	2206      	movs	r2, #6
 8006310:	f7f9 ff66 	bl	80001e0 <memchr>
 8006314:	2800      	cmp	r0, #0
 8006316:	d038      	beq.n	800638a <_svfiprintf_r+0x1d6>
 8006318:	4b22      	ldr	r3, [pc, #136]	; (80063a4 <_svfiprintf_r+0x1f0>)
 800631a:	bb1b      	cbnz	r3, 8006364 <_svfiprintf_r+0x1b0>
 800631c:	9b03      	ldr	r3, [sp, #12]
 800631e:	3307      	adds	r3, #7
 8006320:	f023 0307 	bic.w	r3, r3, #7
 8006324:	3308      	adds	r3, #8
 8006326:	9303      	str	r3, [sp, #12]
 8006328:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800632a:	4433      	add	r3, r6
 800632c:	9309      	str	r3, [sp, #36]	; 0x24
 800632e:	e768      	b.n	8006202 <_svfiprintf_r+0x4e>
 8006330:	fb0c 3202 	mla	r2, ip, r2, r3
 8006334:	460c      	mov	r4, r1
 8006336:	2001      	movs	r0, #1
 8006338:	e7a6      	b.n	8006288 <_svfiprintf_r+0xd4>
 800633a:	2300      	movs	r3, #0
 800633c:	3401      	adds	r4, #1
 800633e:	9305      	str	r3, [sp, #20]
 8006340:	4619      	mov	r1, r3
 8006342:	f04f 0c0a 	mov.w	ip, #10
 8006346:	4620      	mov	r0, r4
 8006348:	f810 2b01 	ldrb.w	r2, [r0], #1
 800634c:	3a30      	subs	r2, #48	; 0x30
 800634e:	2a09      	cmp	r2, #9
 8006350:	d903      	bls.n	800635a <_svfiprintf_r+0x1a6>
 8006352:	2b00      	cmp	r3, #0
 8006354:	d0c6      	beq.n	80062e4 <_svfiprintf_r+0x130>
 8006356:	9105      	str	r1, [sp, #20]
 8006358:	e7c4      	b.n	80062e4 <_svfiprintf_r+0x130>
 800635a:	fb0c 2101 	mla	r1, ip, r1, r2
 800635e:	4604      	mov	r4, r0
 8006360:	2301      	movs	r3, #1
 8006362:	e7f0      	b.n	8006346 <_svfiprintf_r+0x192>
 8006364:	ab03      	add	r3, sp, #12
 8006366:	9300      	str	r3, [sp, #0]
 8006368:	462a      	mov	r2, r5
 800636a:	4b0f      	ldr	r3, [pc, #60]	; (80063a8 <_svfiprintf_r+0x1f4>)
 800636c:	a904      	add	r1, sp, #16
 800636e:	4638      	mov	r0, r7
 8006370:	f3af 8000 	nop.w
 8006374:	1c42      	adds	r2, r0, #1
 8006376:	4606      	mov	r6, r0
 8006378:	d1d6      	bne.n	8006328 <_svfiprintf_r+0x174>
 800637a:	89ab      	ldrh	r3, [r5, #12]
 800637c:	065b      	lsls	r3, r3, #25
 800637e:	f53f af2d 	bmi.w	80061dc <_svfiprintf_r+0x28>
 8006382:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006384:	b01d      	add	sp, #116	; 0x74
 8006386:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800638a:	ab03      	add	r3, sp, #12
 800638c:	9300      	str	r3, [sp, #0]
 800638e:	462a      	mov	r2, r5
 8006390:	4b05      	ldr	r3, [pc, #20]	; (80063a8 <_svfiprintf_r+0x1f4>)
 8006392:	a904      	add	r1, sp, #16
 8006394:	4638      	mov	r0, r7
 8006396:	f000 f879 	bl	800648c <_printf_i>
 800639a:	e7eb      	b.n	8006374 <_svfiprintf_r+0x1c0>
 800639c:	08007443 	.word	0x08007443
 80063a0:	0800744d 	.word	0x0800744d
 80063a4:	00000000 	.word	0x00000000
 80063a8:	08006101 	.word	0x08006101
 80063ac:	08007449 	.word	0x08007449

080063b0 <_printf_common>:
 80063b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063b4:	4616      	mov	r6, r2
 80063b6:	4699      	mov	r9, r3
 80063b8:	688a      	ldr	r2, [r1, #8]
 80063ba:	690b      	ldr	r3, [r1, #16]
 80063bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80063c0:	4293      	cmp	r3, r2
 80063c2:	bfb8      	it	lt
 80063c4:	4613      	movlt	r3, r2
 80063c6:	6033      	str	r3, [r6, #0]
 80063c8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80063cc:	4607      	mov	r7, r0
 80063ce:	460c      	mov	r4, r1
 80063d0:	b10a      	cbz	r2, 80063d6 <_printf_common+0x26>
 80063d2:	3301      	adds	r3, #1
 80063d4:	6033      	str	r3, [r6, #0]
 80063d6:	6823      	ldr	r3, [r4, #0]
 80063d8:	0699      	lsls	r1, r3, #26
 80063da:	bf42      	ittt	mi
 80063dc:	6833      	ldrmi	r3, [r6, #0]
 80063de:	3302      	addmi	r3, #2
 80063e0:	6033      	strmi	r3, [r6, #0]
 80063e2:	6825      	ldr	r5, [r4, #0]
 80063e4:	f015 0506 	ands.w	r5, r5, #6
 80063e8:	d106      	bne.n	80063f8 <_printf_common+0x48>
 80063ea:	f104 0a19 	add.w	sl, r4, #25
 80063ee:	68e3      	ldr	r3, [r4, #12]
 80063f0:	6832      	ldr	r2, [r6, #0]
 80063f2:	1a9b      	subs	r3, r3, r2
 80063f4:	42ab      	cmp	r3, r5
 80063f6:	dc26      	bgt.n	8006446 <_printf_common+0x96>
 80063f8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80063fc:	1e13      	subs	r3, r2, #0
 80063fe:	6822      	ldr	r2, [r4, #0]
 8006400:	bf18      	it	ne
 8006402:	2301      	movne	r3, #1
 8006404:	0692      	lsls	r2, r2, #26
 8006406:	d42b      	bmi.n	8006460 <_printf_common+0xb0>
 8006408:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800640c:	4649      	mov	r1, r9
 800640e:	4638      	mov	r0, r7
 8006410:	47c0      	blx	r8
 8006412:	3001      	adds	r0, #1
 8006414:	d01e      	beq.n	8006454 <_printf_common+0xa4>
 8006416:	6823      	ldr	r3, [r4, #0]
 8006418:	6922      	ldr	r2, [r4, #16]
 800641a:	f003 0306 	and.w	r3, r3, #6
 800641e:	2b04      	cmp	r3, #4
 8006420:	bf02      	ittt	eq
 8006422:	68e5      	ldreq	r5, [r4, #12]
 8006424:	6833      	ldreq	r3, [r6, #0]
 8006426:	1aed      	subeq	r5, r5, r3
 8006428:	68a3      	ldr	r3, [r4, #8]
 800642a:	bf0c      	ite	eq
 800642c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006430:	2500      	movne	r5, #0
 8006432:	4293      	cmp	r3, r2
 8006434:	bfc4      	itt	gt
 8006436:	1a9b      	subgt	r3, r3, r2
 8006438:	18ed      	addgt	r5, r5, r3
 800643a:	2600      	movs	r6, #0
 800643c:	341a      	adds	r4, #26
 800643e:	42b5      	cmp	r5, r6
 8006440:	d11a      	bne.n	8006478 <_printf_common+0xc8>
 8006442:	2000      	movs	r0, #0
 8006444:	e008      	b.n	8006458 <_printf_common+0xa8>
 8006446:	2301      	movs	r3, #1
 8006448:	4652      	mov	r2, sl
 800644a:	4649      	mov	r1, r9
 800644c:	4638      	mov	r0, r7
 800644e:	47c0      	blx	r8
 8006450:	3001      	adds	r0, #1
 8006452:	d103      	bne.n	800645c <_printf_common+0xac>
 8006454:	f04f 30ff 	mov.w	r0, #4294967295
 8006458:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800645c:	3501      	adds	r5, #1
 800645e:	e7c6      	b.n	80063ee <_printf_common+0x3e>
 8006460:	18e1      	adds	r1, r4, r3
 8006462:	1c5a      	adds	r2, r3, #1
 8006464:	2030      	movs	r0, #48	; 0x30
 8006466:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800646a:	4422      	add	r2, r4
 800646c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006470:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006474:	3302      	adds	r3, #2
 8006476:	e7c7      	b.n	8006408 <_printf_common+0x58>
 8006478:	2301      	movs	r3, #1
 800647a:	4622      	mov	r2, r4
 800647c:	4649      	mov	r1, r9
 800647e:	4638      	mov	r0, r7
 8006480:	47c0      	blx	r8
 8006482:	3001      	adds	r0, #1
 8006484:	d0e6      	beq.n	8006454 <_printf_common+0xa4>
 8006486:	3601      	adds	r6, #1
 8006488:	e7d9      	b.n	800643e <_printf_common+0x8e>
	...

0800648c <_printf_i>:
 800648c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006490:	7e0f      	ldrb	r7, [r1, #24]
 8006492:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006494:	2f78      	cmp	r7, #120	; 0x78
 8006496:	4691      	mov	r9, r2
 8006498:	4680      	mov	r8, r0
 800649a:	460c      	mov	r4, r1
 800649c:	469a      	mov	sl, r3
 800649e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80064a2:	d807      	bhi.n	80064b4 <_printf_i+0x28>
 80064a4:	2f62      	cmp	r7, #98	; 0x62
 80064a6:	d80a      	bhi.n	80064be <_printf_i+0x32>
 80064a8:	2f00      	cmp	r7, #0
 80064aa:	f000 80d4 	beq.w	8006656 <_printf_i+0x1ca>
 80064ae:	2f58      	cmp	r7, #88	; 0x58
 80064b0:	f000 80c0 	beq.w	8006634 <_printf_i+0x1a8>
 80064b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80064b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80064bc:	e03a      	b.n	8006534 <_printf_i+0xa8>
 80064be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80064c2:	2b15      	cmp	r3, #21
 80064c4:	d8f6      	bhi.n	80064b4 <_printf_i+0x28>
 80064c6:	a101      	add	r1, pc, #4	; (adr r1, 80064cc <_printf_i+0x40>)
 80064c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80064cc:	08006525 	.word	0x08006525
 80064d0:	08006539 	.word	0x08006539
 80064d4:	080064b5 	.word	0x080064b5
 80064d8:	080064b5 	.word	0x080064b5
 80064dc:	080064b5 	.word	0x080064b5
 80064e0:	080064b5 	.word	0x080064b5
 80064e4:	08006539 	.word	0x08006539
 80064e8:	080064b5 	.word	0x080064b5
 80064ec:	080064b5 	.word	0x080064b5
 80064f0:	080064b5 	.word	0x080064b5
 80064f4:	080064b5 	.word	0x080064b5
 80064f8:	0800663d 	.word	0x0800663d
 80064fc:	08006565 	.word	0x08006565
 8006500:	080065f7 	.word	0x080065f7
 8006504:	080064b5 	.word	0x080064b5
 8006508:	080064b5 	.word	0x080064b5
 800650c:	0800665f 	.word	0x0800665f
 8006510:	080064b5 	.word	0x080064b5
 8006514:	08006565 	.word	0x08006565
 8006518:	080064b5 	.word	0x080064b5
 800651c:	080064b5 	.word	0x080064b5
 8006520:	080065ff 	.word	0x080065ff
 8006524:	682b      	ldr	r3, [r5, #0]
 8006526:	1d1a      	adds	r2, r3, #4
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	602a      	str	r2, [r5, #0]
 800652c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006530:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006534:	2301      	movs	r3, #1
 8006536:	e09f      	b.n	8006678 <_printf_i+0x1ec>
 8006538:	6820      	ldr	r0, [r4, #0]
 800653a:	682b      	ldr	r3, [r5, #0]
 800653c:	0607      	lsls	r7, r0, #24
 800653e:	f103 0104 	add.w	r1, r3, #4
 8006542:	6029      	str	r1, [r5, #0]
 8006544:	d501      	bpl.n	800654a <_printf_i+0xbe>
 8006546:	681e      	ldr	r6, [r3, #0]
 8006548:	e003      	b.n	8006552 <_printf_i+0xc6>
 800654a:	0646      	lsls	r6, r0, #25
 800654c:	d5fb      	bpl.n	8006546 <_printf_i+0xba>
 800654e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006552:	2e00      	cmp	r6, #0
 8006554:	da03      	bge.n	800655e <_printf_i+0xd2>
 8006556:	232d      	movs	r3, #45	; 0x2d
 8006558:	4276      	negs	r6, r6
 800655a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800655e:	485a      	ldr	r0, [pc, #360]	; (80066c8 <_printf_i+0x23c>)
 8006560:	230a      	movs	r3, #10
 8006562:	e012      	b.n	800658a <_printf_i+0xfe>
 8006564:	682b      	ldr	r3, [r5, #0]
 8006566:	6820      	ldr	r0, [r4, #0]
 8006568:	1d19      	adds	r1, r3, #4
 800656a:	6029      	str	r1, [r5, #0]
 800656c:	0605      	lsls	r5, r0, #24
 800656e:	d501      	bpl.n	8006574 <_printf_i+0xe8>
 8006570:	681e      	ldr	r6, [r3, #0]
 8006572:	e002      	b.n	800657a <_printf_i+0xee>
 8006574:	0641      	lsls	r1, r0, #25
 8006576:	d5fb      	bpl.n	8006570 <_printf_i+0xe4>
 8006578:	881e      	ldrh	r6, [r3, #0]
 800657a:	4853      	ldr	r0, [pc, #332]	; (80066c8 <_printf_i+0x23c>)
 800657c:	2f6f      	cmp	r7, #111	; 0x6f
 800657e:	bf0c      	ite	eq
 8006580:	2308      	moveq	r3, #8
 8006582:	230a      	movne	r3, #10
 8006584:	2100      	movs	r1, #0
 8006586:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800658a:	6865      	ldr	r5, [r4, #4]
 800658c:	60a5      	str	r5, [r4, #8]
 800658e:	2d00      	cmp	r5, #0
 8006590:	bfa2      	ittt	ge
 8006592:	6821      	ldrge	r1, [r4, #0]
 8006594:	f021 0104 	bicge.w	r1, r1, #4
 8006598:	6021      	strge	r1, [r4, #0]
 800659a:	b90e      	cbnz	r6, 80065a0 <_printf_i+0x114>
 800659c:	2d00      	cmp	r5, #0
 800659e:	d04b      	beq.n	8006638 <_printf_i+0x1ac>
 80065a0:	4615      	mov	r5, r2
 80065a2:	fbb6 f1f3 	udiv	r1, r6, r3
 80065a6:	fb03 6711 	mls	r7, r3, r1, r6
 80065aa:	5dc7      	ldrb	r7, [r0, r7]
 80065ac:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80065b0:	4637      	mov	r7, r6
 80065b2:	42bb      	cmp	r3, r7
 80065b4:	460e      	mov	r6, r1
 80065b6:	d9f4      	bls.n	80065a2 <_printf_i+0x116>
 80065b8:	2b08      	cmp	r3, #8
 80065ba:	d10b      	bne.n	80065d4 <_printf_i+0x148>
 80065bc:	6823      	ldr	r3, [r4, #0]
 80065be:	07de      	lsls	r6, r3, #31
 80065c0:	d508      	bpl.n	80065d4 <_printf_i+0x148>
 80065c2:	6923      	ldr	r3, [r4, #16]
 80065c4:	6861      	ldr	r1, [r4, #4]
 80065c6:	4299      	cmp	r1, r3
 80065c8:	bfde      	ittt	le
 80065ca:	2330      	movle	r3, #48	; 0x30
 80065cc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80065d0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80065d4:	1b52      	subs	r2, r2, r5
 80065d6:	6122      	str	r2, [r4, #16]
 80065d8:	f8cd a000 	str.w	sl, [sp]
 80065dc:	464b      	mov	r3, r9
 80065de:	aa03      	add	r2, sp, #12
 80065e0:	4621      	mov	r1, r4
 80065e2:	4640      	mov	r0, r8
 80065e4:	f7ff fee4 	bl	80063b0 <_printf_common>
 80065e8:	3001      	adds	r0, #1
 80065ea:	d14a      	bne.n	8006682 <_printf_i+0x1f6>
 80065ec:	f04f 30ff 	mov.w	r0, #4294967295
 80065f0:	b004      	add	sp, #16
 80065f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065f6:	6823      	ldr	r3, [r4, #0]
 80065f8:	f043 0320 	orr.w	r3, r3, #32
 80065fc:	6023      	str	r3, [r4, #0]
 80065fe:	4833      	ldr	r0, [pc, #204]	; (80066cc <_printf_i+0x240>)
 8006600:	2778      	movs	r7, #120	; 0x78
 8006602:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006606:	6823      	ldr	r3, [r4, #0]
 8006608:	6829      	ldr	r1, [r5, #0]
 800660a:	061f      	lsls	r7, r3, #24
 800660c:	f851 6b04 	ldr.w	r6, [r1], #4
 8006610:	d402      	bmi.n	8006618 <_printf_i+0x18c>
 8006612:	065f      	lsls	r7, r3, #25
 8006614:	bf48      	it	mi
 8006616:	b2b6      	uxthmi	r6, r6
 8006618:	07df      	lsls	r7, r3, #31
 800661a:	bf48      	it	mi
 800661c:	f043 0320 	orrmi.w	r3, r3, #32
 8006620:	6029      	str	r1, [r5, #0]
 8006622:	bf48      	it	mi
 8006624:	6023      	strmi	r3, [r4, #0]
 8006626:	b91e      	cbnz	r6, 8006630 <_printf_i+0x1a4>
 8006628:	6823      	ldr	r3, [r4, #0]
 800662a:	f023 0320 	bic.w	r3, r3, #32
 800662e:	6023      	str	r3, [r4, #0]
 8006630:	2310      	movs	r3, #16
 8006632:	e7a7      	b.n	8006584 <_printf_i+0xf8>
 8006634:	4824      	ldr	r0, [pc, #144]	; (80066c8 <_printf_i+0x23c>)
 8006636:	e7e4      	b.n	8006602 <_printf_i+0x176>
 8006638:	4615      	mov	r5, r2
 800663a:	e7bd      	b.n	80065b8 <_printf_i+0x12c>
 800663c:	682b      	ldr	r3, [r5, #0]
 800663e:	6826      	ldr	r6, [r4, #0]
 8006640:	6961      	ldr	r1, [r4, #20]
 8006642:	1d18      	adds	r0, r3, #4
 8006644:	6028      	str	r0, [r5, #0]
 8006646:	0635      	lsls	r5, r6, #24
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	d501      	bpl.n	8006650 <_printf_i+0x1c4>
 800664c:	6019      	str	r1, [r3, #0]
 800664e:	e002      	b.n	8006656 <_printf_i+0x1ca>
 8006650:	0670      	lsls	r0, r6, #25
 8006652:	d5fb      	bpl.n	800664c <_printf_i+0x1c0>
 8006654:	8019      	strh	r1, [r3, #0]
 8006656:	2300      	movs	r3, #0
 8006658:	6123      	str	r3, [r4, #16]
 800665a:	4615      	mov	r5, r2
 800665c:	e7bc      	b.n	80065d8 <_printf_i+0x14c>
 800665e:	682b      	ldr	r3, [r5, #0]
 8006660:	1d1a      	adds	r2, r3, #4
 8006662:	602a      	str	r2, [r5, #0]
 8006664:	681d      	ldr	r5, [r3, #0]
 8006666:	6862      	ldr	r2, [r4, #4]
 8006668:	2100      	movs	r1, #0
 800666a:	4628      	mov	r0, r5
 800666c:	f7f9 fdb8 	bl	80001e0 <memchr>
 8006670:	b108      	cbz	r0, 8006676 <_printf_i+0x1ea>
 8006672:	1b40      	subs	r0, r0, r5
 8006674:	6060      	str	r0, [r4, #4]
 8006676:	6863      	ldr	r3, [r4, #4]
 8006678:	6123      	str	r3, [r4, #16]
 800667a:	2300      	movs	r3, #0
 800667c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006680:	e7aa      	b.n	80065d8 <_printf_i+0x14c>
 8006682:	6923      	ldr	r3, [r4, #16]
 8006684:	462a      	mov	r2, r5
 8006686:	4649      	mov	r1, r9
 8006688:	4640      	mov	r0, r8
 800668a:	47d0      	blx	sl
 800668c:	3001      	adds	r0, #1
 800668e:	d0ad      	beq.n	80065ec <_printf_i+0x160>
 8006690:	6823      	ldr	r3, [r4, #0]
 8006692:	079b      	lsls	r3, r3, #30
 8006694:	d413      	bmi.n	80066be <_printf_i+0x232>
 8006696:	68e0      	ldr	r0, [r4, #12]
 8006698:	9b03      	ldr	r3, [sp, #12]
 800669a:	4298      	cmp	r0, r3
 800669c:	bfb8      	it	lt
 800669e:	4618      	movlt	r0, r3
 80066a0:	e7a6      	b.n	80065f0 <_printf_i+0x164>
 80066a2:	2301      	movs	r3, #1
 80066a4:	4632      	mov	r2, r6
 80066a6:	4649      	mov	r1, r9
 80066a8:	4640      	mov	r0, r8
 80066aa:	47d0      	blx	sl
 80066ac:	3001      	adds	r0, #1
 80066ae:	d09d      	beq.n	80065ec <_printf_i+0x160>
 80066b0:	3501      	adds	r5, #1
 80066b2:	68e3      	ldr	r3, [r4, #12]
 80066b4:	9903      	ldr	r1, [sp, #12]
 80066b6:	1a5b      	subs	r3, r3, r1
 80066b8:	42ab      	cmp	r3, r5
 80066ba:	dcf2      	bgt.n	80066a2 <_printf_i+0x216>
 80066bc:	e7eb      	b.n	8006696 <_printf_i+0x20a>
 80066be:	2500      	movs	r5, #0
 80066c0:	f104 0619 	add.w	r6, r4, #25
 80066c4:	e7f5      	b.n	80066b2 <_printf_i+0x226>
 80066c6:	bf00      	nop
 80066c8:	08007454 	.word	0x08007454
 80066cc:	08007465 	.word	0x08007465

080066d0 <__sflush_r>:
 80066d0:	898a      	ldrh	r2, [r1, #12]
 80066d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066d6:	4605      	mov	r5, r0
 80066d8:	0710      	lsls	r0, r2, #28
 80066da:	460c      	mov	r4, r1
 80066dc:	d458      	bmi.n	8006790 <__sflush_r+0xc0>
 80066de:	684b      	ldr	r3, [r1, #4]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	dc05      	bgt.n	80066f0 <__sflush_r+0x20>
 80066e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	dc02      	bgt.n	80066f0 <__sflush_r+0x20>
 80066ea:	2000      	movs	r0, #0
 80066ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80066f2:	2e00      	cmp	r6, #0
 80066f4:	d0f9      	beq.n	80066ea <__sflush_r+0x1a>
 80066f6:	2300      	movs	r3, #0
 80066f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80066fc:	682f      	ldr	r7, [r5, #0]
 80066fe:	6a21      	ldr	r1, [r4, #32]
 8006700:	602b      	str	r3, [r5, #0]
 8006702:	d032      	beq.n	800676a <__sflush_r+0x9a>
 8006704:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006706:	89a3      	ldrh	r3, [r4, #12]
 8006708:	075a      	lsls	r2, r3, #29
 800670a:	d505      	bpl.n	8006718 <__sflush_r+0x48>
 800670c:	6863      	ldr	r3, [r4, #4]
 800670e:	1ac0      	subs	r0, r0, r3
 8006710:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006712:	b10b      	cbz	r3, 8006718 <__sflush_r+0x48>
 8006714:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006716:	1ac0      	subs	r0, r0, r3
 8006718:	2300      	movs	r3, #0
 800671a:	4602      	mov	r2, r0
 800671c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800671e:	6a21      	ldr	r1, [r4, #32]
 8006720:	4628      	mov	r0, r5
 8006722:	47b0      	blx	r6
 8006724:	1c43      	adds	r3, r0, #1
 8006726:	89a3      	ldrh	r3, [r4, #12]
 8006728:	d106      	bne.n	8006738 <__sflush_r+0x68>
 800672a:	6829      	ldr	r1, [r5, #0]
 800672c:	291d      	cmp	r1, #29
 800672e:	d82b      	bhi.n	8006788 <__sflush_r+0xb8>
 8006730:	4a29      	ldr	r2, [pc, #164]	; (80067d8 <__sflush_r+0x108>)
 8006732:	410a      	asrs	r2, r1
 8006734:	07d6      	lsls	r6, r2, #31
 8006736:	d427      	bmi.n	8006788 <__sflush_r+0xb8>
 8006738:	2200      	movs	r2, #0
 800673a:	6062      	str	r2, [r4, #4]
 800673c:	04d9      	lsls	r1, r3, #19
 800673e:	6922      	ldr	r2, [r4, #16]
 8006740:	6022      	str	r2, [r4, #0]
 8006742:	d504      	bpl.n	800674e <__sflush_r+0x7e>
 8006744:	1c42      	adds	r2, r0, #1
 8006746:	d101      	bne.n	800674c <__sflush_r+0x7c>
 8006748:	682b      	ldr	r3, [r5, #0]
 800674a:	b903      	cbnz	r3, 800674e <__sflush_r+0x7e>
 800674c:	6560      	str	r0, [r4, #84]	; 0x54
 800674e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006750:	602f      	str	r7, [r5, #0]
 8006752:	2900      	cmp	r1, #0
 8006754:	d0c9      	beq.n	80066ea <__sflush_r+0x1a>
 8006756:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800675a:	4299      	cmp	r1, r3
 800675c:	d002      	beq.n	8006764 <__sflush_r+0x94>
 800675e:	4628      	mov	r0, r5
 8006760:	f7ff fc7a 	bl	8006058 <_free_r>
 8006764:	2000      	movs	r0, #0
 8006766:	6360      	str	r0, [r4, #52]	; 0x34
 8006768:	e7c0      	b.n	80066ec <__sflush_r+0x1c>
 800676a:	2301      	movs	r3, #1
 800676c:	4628      	mov	r0, r5
 800676e:	47b0      	blx	r6
 8006770:	1c41      	adds	r1, r0, #1
 8006772:	d1c8      	bne.n	8006706 <__sflush_r+0x36>
 8006774:	682b      	ldr	r3, [r5, #0]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d0c5      	beq.n	8006706 <__sflush_r+0x36>
 800677a:	2b1d      	cmp	r3, #29
 800677c:	d001      	beq.n	8006782 <__sflush_r+0xb2>
 800677e:	2b16      	cmp	r3, #22
 8006780:	d101      	bne.n	8006786 <__sflush_r+0xb6>
 8006782:	602f      	str	r7, [r5, #0]
 8006784:	e7b1      	b.n	80066ea <__sflush_r+0x1a>
 8006786:	89a3      	ldrh	r3, [r4, #12]
 8006788:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800678c:	81a3      	strh	r3, [r4, #12]
 800678e:	e7ad      	b.n	80066ec <__sflush_r+0x1c>
 8006790:	690f      	ldr	r7, [r1, #16]
 8006792:	2f00      	cmp	r7, #0
 8006794:	d0a9      	beq.n	80066ea <__sflush_r+0x1a>
 8006796:	0793      	lsls	r3, r2, #30
 8006798:	680e      	ldr	r6, [r1, #0]
 800679a:	bf08      	it	eq
 800679c:	694b      	ldreq	r3, [r1, #20]
 800679e:	600f      	str	r7, [r1, #0]
 80067a0:	bf18      	it	ne
 80067a2:	2300      	movne	r3, #0
 80067a4:	eba6 0807 	sub.w	r8, r6, r7
 80067a8:	608b      	str	r3, [r1, #8]
 80067aa:	f1b8 0f00 	cmp.w	r8, #0
 80067ae:	dd9c      	ble.n	80066ea <__sflush_r+0x1a>
 80067b0:	6a21      	ldr	r1, [r4, #32]
 80067b2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80067b4:	4643      	mov	r3, r8
 80067b6:	463a      	mov	r2, r7
 80067b8:	4628      	mov	r0, r5
 80067ba:	47b0      	blx	r6
 80067bc:	2800      	cmp	r0, #0
 80067be:	dc06      	bgt.n	80067ce <__sflush_r+0xfe>
 80067c0:	89a3      	ldrh	r3, [r4, #12]
 80067c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80067c6:	81a3      	strh	r3, [r4, #12]
 80067c8:	f04f 30ff 	mov.w	r0, #4294967295
 80067cc:	e78e      	b.n	80066ec <__sflush_r+0x1c>
 80067ce:	4407      	add	r7, r0
 80067d0:	eba8 0800 	sub.w	r8, r8, r0
 80067d4:	e7e9      	b.n	80067aa <__sflush_r+0xda>
 80067d6:	bf00      	nop
 80067d8:	dfbffffe 	.word	0xdfbffffe

080067dc <_fflush_r>:
 80067dc:	b538      	push	{r3, r4, r5, lr}
 80067de:	690b      	ldr	r3, [r1, #16]
 80067e0:	4605      	mov	r5, r0
 80067e2:	460c      	mov	r4, r1
 80067e4:	b913      	cbnz	r3, 80067ec <_fflush_r+0x10>
 80067e6:	2500      	movs	r5, #0
 80067e8:	4628      	mov	r0, r5
 80067ea:	bd38      	pop	{r3, r4, r5, pc}
 80067ec:	b118      	cbz	r0, 80067f6 <_fflush_r+0x1a>
 80067ee:	6a03      	ldr	r3, [r0, #32]
 80067f0:	b90b      	cbnz	r3, 80067f6 <_fflush_r+0x1a>
 80067f2:	f7ff fadf 	bl	8005db4 <__sinit>
 80067f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d0f3      	beq.n	80067e6 <_fflush_r+0xa>
 80067fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006800:	07d0      	lsls	r0, r2, #31
 8006802:	d404      	bmi.n	800680e <_fflush_r+0x32>
 8006804:	0599      	lsls	r1, r3, #22
 8006806:	d402      	bmi.n	800680e <_fflush_r+0x32>
 8006808:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800680a:	f7ff fbf6 	bl	8005ffa <__retarget_lock_acquire_recursive>
 800680e:	4628      	mov	r0, r5
 8006810:	4621      	mov	r1, r4
 8006812:	f7ff ff5d 	bl	80066d0 <__sflush_r>
 8006816:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006818:	07da      	lsls	r2, r3, #31
 800681a:	4605      	mov	r5, r0
 800681c:	d4e4      	bmi.n	80067e8 <_fflush_r+0xc>
 800681e:	89a3      	ldrh	r3, [r4, #12]
 8006820:	059b      	lsls	r3, r3, #22
 8006822:	d4e1      	bmi.n	80067e8 <_fflush_r+0xc>
 8006824:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006826:	f7ff fbe9 	bl	8005ffc <__retarget_lock_release_recursive>
 800682a:	e7dd      	b.n	80067e8 <_fflush_r+0xc>

0800682c <fiprintf>:
 800682c:	b40e      	push	{r1, r2, r3}
 800682e:	b503      	push	{r0, r1, lr}
 8006830:	4601      	mov	r1, r0
 8006832:	ab03      	add	r3, sp, #12
 8006834:	4805      	ldr	r0, [pc, #20]	; (800684c <fiprintf+0x20>)
 8006836:	f853 2b04 	ldr.w	r2, [r3], #4
 800683a:	6800      	ldr	r0, [r0, #0]
 800683c:	9301      	str	r3, [sp, #4]
 800683e:	f000 f851 	bl	80068e4 <_vfiprintf_r>
 8006842:	b002      	add	sp, #8
 8006844:	f85d eb04 	ldr.w	lr, [sp], #4
 8006848:	b003      	add	sp, #12
 800684a:	4770      	bx	lr
 800684c:	20000798 	.word	0x20000798

08006850 <memmove>:
 8006850:	4288      	cmp	r0, r1
 8006852:	b510      	push	{r4, lr}
 8006854:	eb01 0402 	add.w	r4, r1, r2
 8006858:	d902      	bls.n	8006860 <memmove+0x10>
 800685a:	4284      	cmp	r4, r0
 800685c:	4623      	mov	r3, r4
 800685e:	d807      	bhi.n	8006870 <memmove+0x20>
 8006860:	1e43      	subs	r3, r0, #1
 8006862:	42a1      	cmp	r1, r4
 8006864:	d008      	beq.n	8006878 <memmove+0x28>
 8006866:	f811 2b01 	ldrb.w	r2, [r1], #1
 800686a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800686e:	e7f8      	b.n	8006862 <memmove+0x12>
 8006870:	4402      	add	r2, r0
 8006872:	4601      	mov	r1, r0
 8006874:	428a      	cmp	r2, r1
 8006876:	d100      	bne.n	800687a <memmove+0x2a>
 8006878:	bd10      	pop	{r4, pc}
 800687a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800687e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006882:	e7f7      	b.n	8006874 <memmove+0x24>

08006884 <abort>:
 8006884:	b508      	push	{r3, lr}
 8006886:	2006      	movs	r0, #6
 8006888:	f000 fa04 	bl	8006c94 <raise>
 800688c:	2001      	movs	r0, #1
 800688e:	f000 fb29 	bl	8006ee4 <_exit>

08006892 <__sfputc_r>:
 8006892:	6893      	ldr	r3, [r2, #8]
 8006894:	3b01      	subs	r3, #1
 8006896:	2b00      	cmp	r3, #0
 8006898:	b410      	push	{r4}
 800689a:	6093      	str	r3, [r2, #8]
 800689c:	da08      	bge.n	80068b0 <__sfputc_r+0x1e>
 800689e:	6994      	ldr	r4, [r2, #24]
 80068a0:	42a3      	cmp	r3, r4
 80068a2:	db01      	blt.n	80068a8 <__sfputc_r+0x16>
 80068a4:	290a      	cmp	r1, #10
 80068a6:	d103      	bne.n	80068b0 <__sfputc_r+0x1e>
 80068a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80068ac:	f000 b934 	b.w	8006b18 <__swbuf_r>
 80068b0:	6813      	ldr	r3, [r2, #0]
 80068b2:	1c58      	adds	r0, r3, #1
 80068b4:	6010      	str	r0, [r2, #0]
 80068b6:	7019      	strb	r1, [r3, #0]
 80068b8:	4608      	mov	r0, r1
 80068ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80068be:	4770      	bx	lr

080068c0 <__sfputs_r>:
 80068c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068c2:	4606      	mov	r6, r0
 80068c4:	460f      	mov	r7, r1
 80068c6:	4614      	mov	r4, r2
 80068c8:	18d5      	adds	r5, r2, r3
 80068ca:	42ac      	cmp	r4, r5
 80068cc:	d101      	bne.n	80068d2 <__sfputs_r+0x12>
 80068ce:	2000      	movs	r0, #0
 80068d0:	e007      	b.n	80068e2 <__sfputs_r+0x22>
 80068d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068d6:	463a      	mov	r2, r7
 80068d8:	4630      	mov	r0, r6
 80068da:	f7ff ffda 	bl	8006892 <__sfputc_r>
 80068de:	1c43      	adds	r3, r0, #1
 80068e0:	d1f3      	bne.n	80068ca <__sfputs_r+0xa>
 80068e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080068e4 <_vfiprintf_r>:
 80068e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068e8:	460d      	mov	r5, r1
 80068ea:	b09d      	sub	sp, #116	; 0x74
 80068ec:	4614      	mov	r4, r2
 80068ee:	4698      	mov	r8, r3
 80068f0:	4606      	mov	r6, r0
 80068f2:	b118      	cbz	r0, 80068fc <_vfiprintf_r+0x18>
 80068f4:	6a03      	ldr	r3, [r0, #32]
 80068f6:	b90b      	cbnz	r3, 80068fc <_vfiprintf_r+0x18>
 80068f8:	f7ff fa5c 	bl	8005db4 <__sinit>
 80068fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80068fe:	07d9      	lsls	r1, r3, #31
 8006900:	d405      	bmi.n	800690e <_vfiprintf_r+0x2a>
 8006902:	89ab      	ldrh	r3, [r5, #12]
 8006904:	059a      	lsls	r2, r3, #22
 8006906:	d402      	bmi.n	800690e <_vfiprintf_r+0x2a>
 8006908:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800690a:	f7ff fb76 	bl	8005ffa <__retarget_lock_acquire_recursive>
 800690e:	89ab      	ldrh	r3, [r5, #12]
 8006910:	071b      	lsls	r3, r3, #28
 8006912:	d501      	bpl.n	8006918 <_vfiprintf_r+0x34>
 8006914:	692b      	ldr	r3, [r5, #16]
 8006916:	b99b      	cbnz	r3, 8006940 <_vfiprintf_r+0x5c>
 8006918:	4629      	mov	r1, r5
 800691a:	4630      	mov	r0, r6
 800691c:	f000 f93a 	bl	8006b94 <__swsetup_r>
 8006920:	b170      	cbz	r0, 8006940 <_vfiprintf_r+0x5c>
 8006922:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006924:	07dc      	lsls	r4, r3, #31
 8006926:	d504      	bpl.n	8006932 <_vfiprintf_r+0x4e>
 8006928:	f04f 30ff 	mov.w	r0, #4294967295
 800692c:	b01d      	add	sp, #116	; 0x74
 800692e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006932:	89ab      	ldrh	r3, [r5, #12]
 8006934:	0598      	lsls	r0, r3, #22
 8006936:	d4f7      	bmi.n	8006928 <_vfiprintf_r+0x44>
 8006938:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800693a:	f7ff fb5f 	bl	8005ffc <__retarget_lock_release_recursive>
 800693e:	e7f3      	b.n	8006928 <_vfiprintf_r+0x44>
 8006940:	2300      	movs	r3, #0
 8006942:	9309      	str	r3, [sp, #36]	; 0x24
 8006944:	2320      	movs	r3, #32
 8006946:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800694a:	f8cd 800c 	str.w	r8, [sp, #12]
 800694e:	2330      	movs	r3, #48	; 0x30
 8006950:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8006b04 <_vfiprintf_r+0x220>
 8006954:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006958:	f04f 0901 	mov.w	r9, #1
 800695c:	4623      	mov	r3, r4
 800695e:	469a      	mov	sl, r3
 8006960:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006964:	b10a      	cbz	r2, 800696a <_vfiprintf_r+0x86>
 8006966:	2a25      	cmp	r2, #37	; 0x25
 8006968:	d1f9      	bne.n	800695e <_vfiprintf_r+0x7a>
 800696a:	ebba 0b04 	subs.w	fp, sl, r4
 800696e:	d00b      	beq.n	8006988 <_vfiprintf_r+0xa4>
 8006970:	465b      	mov	r3, fp
 8006972:	4622      	mov	r2, r4
 8006974:	4629      	mov	r1, r5
 8006976:	4630      	mov	r0, r6
 8006978:	f7ff ffa2 	bl	80068c0 <__sfputs_r>
 800697c:	3001      	adds	r0, #1
 800697e:	f000 80a9 	beq.w	8006ad4 <_vfiprintf_r+0x1f0>
 8006982:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006984:	445a      	add	r2, fp
 8006986:	9209      	str	r2, [sp, #36]	; 0x24
 8006988:	f89a 3000 	ldrb.w	r3, [sl]
 800698c:	2b00      	cmp	r3, #0
 800698e:	f000 80a1 	beq.w	8006ad4 <_vfiprintf_r+0x1f0>
 8006992:	2300      	movs	r3, #0
 8006994:	f04f 32ff 	mov.w	r2, #4294967295
 8006998:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800699c:	f10a 0a01 	add.w	sl, sl, #1
 80069a0:	9304      	str	r3, [sp, #16]
 80069a2:	9307      	str	r3, [sp, #28]
 80069a4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80069a8:	931a      	str	r3, [sp, #104]	; 0x68
 80069aa:	4654      	mov	r4, sl
 80069ac:	2205      	movs	r2, #5
 80069ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069b2:	4854      	ldr	r0, [pc, #336]	; (8006b04 <_vfiprintf_r+0x220>)
 80069b4:	f7f9 fc14 	bl	80001e0 <memchr>
 80069b8:	9a04      	ldr	r2, [sp, #16]
 80069ba:	b9d8      	cbnz	r0, 80069f4 <_vfiprintf_r+0x110>
 80069bc:	06d1      	lsls	r1, r2, #27
 80069be:	bf44      	itt	mi
 80069c0:	2320      	movmi	r3, #32
 80069c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80069c6:	0713      	lsls	r3, r2, #28
 80069c8:	bf44      	itt	mi
 80069ca:	232b      	movmi	r3, #43	; 0x2b
 80069cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80069d0:	f89a 3000 	ldrb.w	r3, [sl]
 80069d4:	2b2a      	cmp	r3, #42	; 0x2a
 80069d6:	d015      	beq.n	8006a04 <_vfiprintf_r+0x120>
 80069d8:	9a07      	ldr	r2, [sp, #28]
 80069da:	4654      	mov	r4, sl
 80069dc:	2000      	movs	r0, #0
 80069de:	f04f 0c0a 	mov.w	ip, #10
 80069e2:	4621      	mov	r1, r4
 80069e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80069e8:	3b30      	subs	r3, #48	; 0x30
 80069ea:	2b09      	cmp	r3, #9
 80069ec:	d94d      	bls.n	8006a8a <_vfiprintf_r+0x1a6>
 80069ee:	b1b0      	cbz	r0, 8006a1e <_vfiprintf_r+0x13a>
 80069f0:	9207      	str	r2, [sp, #28]
 80069f2:	e014      	b.n	8006a1e <_vfiprintf_r+0x13a>
 80069f4:	eba0 0308 	sub.w	r3, r0, r8
 80069f8:	fa09 f303 	lsl.w	r3, r9, r3
 80069fc:	4313      	orrs	r3, r2
 80069fe:	9304      	str	r3, [sp, #16]
 8006a00:	46a2      	mov	sl, r4
 8006a02:	e7d2      	b.n	80069aa <_vfiprintf_r+0xc6>
 8006a04:	9b03      	ldr	r3, [sp, #12]
 8006a06:	1d19      	adds	r1, r3, #4
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	9103      	str	r1, [sp, #12]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	bfbb      	ittet	lt
 8006a10:	425b      	neglt	r3, r3
 8006a12:	f042 0202 	orrlt.w	r2, r2, #2
 8006a16:	9307      	strge	r3, [sp, #28]
 8006a18:	9307      	strlt	r3, [sp, #28]
 8006a1a:	bfb8      	it	lt
 8006a1c:	9204      	strlt	r2, [sp, #16]
 8006a1e:	7823      	ldrb	r3, [r4, #0]
 8006a20:	2b2e      	cmp	r3, #46	; 0x2e
 8006a22:	d10c      	bne.n	8006a3e <_vfiprintf_r+0x15a>
 8006a24:	7863      	ldrb	r3, [r4, #1]
 8006a26:	2b2a      	cmp	r3, #42	; 0x2a
 8006a28:	d134      	bne.n	8006a94 <_vfiprintf_r+0x1b0>
 8006a2a:	9b03      	ldr	r3, [sp, #12]
 8006a2c:	1d1a      	adds	r2, r3, #4
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	9203      	str	r2, [sp, #12]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	bfb8      	it	lt
 8006a36:	f04f 33ff 	movlt.w	r3, #4294967295
 8006a3a:	3402      	adds	r4, #2
 8006a3c:	9305      	str	r3, [sp, #20]
 8006a3e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8006b14 <_vfiprintf_r+0x230>
 8006a42:	7821      	ldrb	r1, [r4, #0]
 8006a44:	2203      	movs	r2, #3
 8006a46:	4650      	mov	r0, sl
 8006a48:	f7f9 fbca 	bl	80001e0 <memchr>
 8006a4c:	b138      	cbz	r0, 8006a5e <_vfiprintf_r+0x17a>
 8006a4e:	9b04      	ldr	r3, [sp, #16]
 8006a50:	eba0 000a 	sub.w	r0, r0, sl
 8006a54:	2240      	movs	r2, #64	; 0x40
 8006a56:	4082      	lsls	r2, r0
 8006a58:	4313      	orrs	r3, r2
 8006a5a:	3401      	adds	r4, #1
 8006a5c:	9304      	str	r3, [sp, #16]
 8006a5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a62:	4829      	ldr	r0, [pc, #164]	; (8006b08 <_vfiprintf_r+0x224>)
 8006a64:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006a68:	2206      	movs	r2, #6
 8006a6a:	f7f9 fbb9 	bl	80001e0 <memchr>
 8006a6e:	2800      	cmp	r0, #0
 8006a70:	d03f      	beq.n	8006af2 <_vfiprintf_r+0x20e>
 8006a72:	4b26      	ldr	r3, [pc, #152]	; (8006b0c <_vfiprintf_r+0x228>)
 8006a74:	bb1b      	cbnz	r3, 8006abe <_vfiprintf_r+0x1da>
 8006a76:	9b03      	ldr	r3, [sp, #12]
 8006a78:	3307      	adds	r3, #7
 8006a7a:	f023 0307 	bic.w	r3, r3, #7
 8006a7e:	3308      	adds	r3, #8
 8006a80:	9303      	str	r3, [sp, #12]
 8006a82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a84:	443b      	add	r3, r7
 8006a86:	9309      	str	r3, [sp, #36]	; 0x24
 8006a88:	e768      	b.n	800695c <_vfiprintf_r+0x78>
 8006a8a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006a8e:	460c      	mov	r4, r1
 8006a90:	2001      	movs	r0, #1
 8006a92:	e7a6      	b.n	80069e2 <_vfiprintf_r+0xfe>
 8006a94:	2300      	movs	r3, #0
 8006a96:	3401      	adds	r4, #1
 8006a98:	9305      	str	r3, [sp, #20]
 8006a9a:	4619      	mov	r1, r3
 8006a9c:	f04f 0c0a 	mov.w	ip, #10
 8006aa0:	4620      	mov	r0, r4
 8006aa2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006aa6:	3a30      	subs	r2, #48	; 0x30
 8006aa8:	2a09      	cmp	r2, #9
 8006aaa:	d903      	bls.n	8006ab4 <_vfiprintf_r+0x1d0>
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d0c6      	beq.n	8006a3e <_vfiprintf_r+0x15a>
 8006ab0:	9105      	str	r1, [sp, #20]
 8006ab2:	e7c4      	b.n	8006a3e <_vfiprintf_r+0x15a>
 8006ab4:	fb0c 2101 	mla	r1, ip, r1, r2
 8006ab8:	4604      	mov	r4, r0
 8006aba:	2301      	movs	r3, #1
 8006abc:	e7f0      	b.n	8006aa0 <_vfiprintf_r+0x1bc>
 8006abe:	ab03      	add	r3, sp, #12
 8006ac0:	9300      	str	r3, [sp, #0]
 8006ac2:	462a      	mov	r2, r5
 8006ac4:	4b12      	ldr	r3, [pc, #72]	; (8006b10 <_vfiprintf_r+0x22c>)
 8006ac6:	a904      	add	r1, sp, #16
 8006ac8:	4630      	mov	r0, r6
 8006aca:	f3af 8000 	nop.w
 8006ace:	4607      	mov	r7, r0
 8006ad0:	1c78      	adds	r0, r7, #1
 8006ad2:	d1d6      	bne.n	8006a82 <_vfiprintf_r+0x19e>
 8006ad4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006ad6:	07d9      	lsls	r1, r3, #31
 8006ad8:	d405      	bmi.n	8006ae6 <_vfiprintf_r+0x202>
 8006ada:	89ab      	ldrh	r3, [r5, #12]
 8006adc:	059a      	lsls	r2, r3, #22
 8006ade:	d402      	bmi.n	8006ae6 <_vfiprintf_r+0x202>
 8006ae0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006ae2:	f7ff fa8b 	bl	8005ffc <__retarget_lock_release_recursive>
 8006ae6:	89ab      	ldrh	r3, [r5, #12]
 8006ae8:	065b      	lsls	r3, r3, #25
 8006aea:	f53f af1d 	bmi.w	8006928 <_vfiprintf_r+0x44>
 8006aee:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006af0:	e71c      	b.n	800692c <_vfiprintf_r+0x48>
 8006af2:	ab03      	add	r3, sp, #12
 8006af4:	9300      	str	r3, [sp, #0]
 8006af6:	462a      	mov	r2, r5
 8006af8:	4b05      	ldr	r3, [pc, #20]	; (8006b10 <_vfiprintf_r+0x22c>)
 8006afa:	a904      	add	r1, sp, #16
 8006afc:	4630      	mov	r0, r6
 8006afe:	f7ff fcc5 	bl	800648c <_printf_i>
 8006b02:	e7e4      	b.n	8006ace <_vfiprintf_r+0x1ea>
 8006b04:	08007443 	.word	0x08007443
 8006b08:	0800744d 	.word	0x0800744d
 8006b0c:	00000000 	.word	0x00000000
 8006b10:	080068c1 	.word	0x080068c1
 8006b14:	08007449 	.word	0x08007449

08006b18 <__swbuf_r>:
 8006b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b1a:	460e      	mov	r6, r1
 8006b1c:	4614      	mov	r4, r2
 8006b1e:	4605      	mov	r5, r0
 8006b20:	b118      	cbz	r0, 8006b2a <__swbuf_r+0x12>
 8006b22:	6a03      	ldr	r3, [r0, #32]
 8006b24:	b90b      	cbnz	r3, 8006b2a <__swbuf_r+0x12>
 8006b26:	f7ff f945 	bl	8005db4 <__sinit>
 8006b2a:	69a3      	ldr	r3, [r4, #24]
 8006b2c:	60a3      	str	r3, [r4, #8]
 8006b2e:	89a3      	ldrh	r3, [r4, #12]
 8006b30:	071a      	lsls	r2, r3, #28
 8006b32:	d525      	bpl.n	8006b80 <__swbuf_r+0x68>
 8006b34:	6923      	ldr	r3, [r4, #16]
 8006b36:	b31b      	cbz	r3, 8006b80 <__swbuf_r+0x68>
 8006b38:	6823      	ldr	r3, [r4, #0]
 8006b3a:	6922      	ldr	r2, [r4, #16]
 8006b3c:	1a98      	subs	r0, r3, r2
 8006b3e:	6963      	ldr	r3, [r4, #20]
 8006b40:	b2f6      	uxtb	r6, r6
 8006b42:	4283      	cmp	r3, r0
 8006b44:	4637      	mov	r7, r6
 8006b46:	dc04      	bgt.n	8006b52 <__swbuf_r+0x3a>
 8006b48:	4621      	mov	r1, r4
 8006b4a:	4628      	mov	r0, r5
 8006b4c:	f7ff fe46 	bl	80067dc <_fflush_r>
 8006b50:	b9e0      	cbnz	r0, 8006b8c <__swbuf_r+0x74>
 8006b52:	68a3      	ldr	r3, [r4, #8]
 8006b54:	3b01      	subs	r3, #1
 8006b56:	60a3      	str	r3, [r4, #8]
 8006b58:	6823      	ldr	r3, [r4, #0]
 8006b5a:	1c5a      	adds	r2, r3, #1
 8006b5c:	6022      	str	r2, [r4, #0]
 8006b5e:	701e      	strb	r6, [r3, #0]
 8006b60:	6962      	ldr	r2, [r4, #20]
 8006b62:	1c43      	adds	r3, r0, #1
 8006b64:	429a      	cmp	r2, r3
 8006b66:	d004      	beq.n	8006b72 <__swbuf_r+0x5a>
 8006b68:	89a3      	ldrh	r3, [r4, #12]
 8006b6a:	07db      	lsls	r3, r3, #31
 8006b6c:	d506      	bpl.n	8006b7c <__swbuf_r+0x64>
 8006b6e:	2e0a      	cmp	r6, #10
 8006b70:	d104      	bne.n	8006b7c <__swbuf_r+0x64>
 8006b72:	4621      	mov	r1, r4
 8006b74:	4628      	mov	r0, r5
 8006b76:	f7ff fe31 	bl	80067dc <_fflush_r>
 8006b7a:	b938      	cbnz	r0, 8006b8c <__swbuf_r+0x74>
 8006b7c:	4638      	mov	r0, r7
 8006b7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b80:	4621      	mov	r1, r4
 8006b82:	4628      	mov	r0, r5
 8006b84:	f000 f806 	bl	8006b94 <__swsetup_r>
 8006b88:	2800      	cmp	r0, #0
 8006b8a:	d0d5      	beq.n	8006b38 <__swbuf_r+0x20>
 8006b8c:	f04f 37ff 	mov.w	r7, #4294967295
 8006b90:	e7f4      	b.n	8006b7c <__swbuf_r+0x64>
	...

08006b94 <__swsetup_r>:
 8006b94:	b538      	push	{r3, r4, r5, lr}
 8006b96:	4b2a      	ldr	r3, [pc, #168]	; (8006c40 <__swsetup_r+0xac>)
 8006b98:	4605      	mov	r5, r0
 8006b9a:	6818      	ldr	r0, [r3, #0]
 8006b9c:	460c      	mov	r4, r1
 8006b9e:	b118      	cbz	r0, 8006ba8 <__swsetup_r+0x14>
 8006ba0:	6a03      	ldr	r3, [r0, #32]
 8006ba2:	b90b      	cbnz	r3, 8006ba8 <__swsetup_r+0x14>
 8006ba4:	f7ff f906 	bl	8005db4 <__sinit>
 8006ba8:	89a3      	ldrh	r3, [r4, #12]
 8006baa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006bae:	0718      	lsls	r0, r3, #28
 8006bb0:	d422      	bmi.n	8006bf8 <__swsetup_r+0x64>
 8006bb2:	06d9      	lsls	r1, r3, #27
 8006bb4:	d407      	bmi.n	8006bc6 <__swsetup_r+0x32>
 8006bb6:	2309      	movs	r3, #9
 8006bb8:	602b      	str	r3, [r5, #0]
 8006bba:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006bbe:	81a3      	strh	r3, [r4, #12]
 8006bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8006bc4:	e034      	b.n	8006c30 <__swsetup_r+0x9c>
 8006bc6:	0758      	lsls	r0, r3, #29
 8006bc8:	d512      	bpl.n	8006bf0 <__swsetup_r+0x5c>
 8006bca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006bcc:	b141      	cbz	r1, 8006be0 <__swsetup_r+0x4c>
 8006bce:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006bd2:	4299      	cmp	r1, r3
 8006bd4:	d002      	beq.n	8006bdc <__swsetup_r+0x48>
 8006bd6:	4628      	mov	r0, r5
 8006bd8:	f7ff fa3e 	bl	8006058 <_free_r>
 8006bdc:	2300      	movs	r3, #0
 8006bde:	6363      	str	r3, [r4, #52]	; 0x34
 8006be0:	89a3      	ldrh	r3, [r4, #12]
 8006be2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006be6:	81a3      	strh	r3, [r4, #12]
 8006be8:	2300      	movs	r3, #0
 8006bea:	6063      	str	r3, [r4, #4]
 8006bec:	6923      	ldr	r3, [r4, #16]
 8006bee:	6023      	str	r3, [r4, #0]
 8006bf0:	89a3      	ldrh	r3, [r4, #12]
 8006bf2:	f043 0308 	orr.w	r3, r3, #8
 8006bf6:	81a3      	strh	r3, [r4, #12]
 8006bf8:	6923      	ldr	r3, [r4, #16]
 8006bfa:	b94b      	cbnz	r3, 8006c10 <__swsetup_r+0x7c>
 8006bfc:	89a3      	ldrh	r3, [r4, #12]
 8006bfe:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006c02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c06:	d003      	beq.n	8006c10 <__swsetup_r+0x7c>
 8006c08:	4621      	mov	r1, r4
 8006c0a:	4628      	mov	r0, r5
 8006c0c:	f000 f884 	bl	8006d18 <__smakebuf_r>
 8006c10:	89a0      	ldrh	r0, [r4, #12]
 8006c12:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006c16:	f010 0301 	ands.w	r3, r0, #1
 8006c1a:	d00a      	beq.n	8006c32 <__swsetup_r+0x9e>
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	60a3      	str	r3, [r4, #8]
 8006c20:	6963      	ldr	r3, [r4, #20]
 8006c22:	425b      	negs	r3, r3
 8006c24:	61a3      	str	r3, [r4, #24]
 8006c26:	6923      	ldr	r3, [r4, #16]
 8006c28:	b943      	cbnz	r3, 8006c3c <__swsetup_r+0xa8>
 8006c2a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006c2e:	d1c4      	bne.n	8006bba <__swsetup_r+0x26>
 8006c30:	bd38      	pop	{r3, r4, r5, pc}
 8006c32:	0781      	lsls	r1, r0, #30
 8006c34:	bf58      	it	pl
 8006c36:	6963      	ldrpl	r3, [r4, #20]
 8006c38:	60a3      	str	r3, [r4, #8]
 8006c3a:	e7f4      	b.n	8006c26 <__swsetup_r+0x92>
 8006c3c:	2000      	movs	r0, #0
 8006c3e:	e7f7      	b.n	8006c30 <__swsetup_r+0x9c>
 8006c40:	20000798 	.word	0x20000798

08006c44 <_raise_r>:
 8006c44:	291f      	cmp	r1, #31
 8006c46:	b538      	push	{r3, r4, r5, lr}
 8006c48:	4604      	mov	r4, r0
 8006c4a:	460d      	mov	r5, r1
 8006c4c:	d904      	bls.n	8006c58 <_raise_r+0x14>
 8006c4e:	2316      	movs	r3, #22
 8006c50:	6003      	str	r3, [r0, #0]
 8006c52:	f04f 30ff 	mov.w	r0, #4294967295
 8006c56:	bd38      	pop	{r3, r4, r5, pc}
 8006c58:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8006c5a:	b112      	cbz	r2, 8006c62 <_raise_r+0x1e>
 8006c5c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006c60:	b94b      	cbnz	r3, 8006c76 <_raise_r+0x32>
 8006c62:	4620      	mov	r0, r4
 8006c64:	f000 f830 	bl	8006cc8 <_getpid_r>
 8006c68:	462a      	mov	r2, r5
 8006c6a:	4601      	mov	r1, r0
 8006c6c:	4620      	mov	r0, r4
 8006c6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006c72:	f000 b817 	b.w	8006ca4 <_kill_r>
 8006c76:	2b01      	cmp	r3, #1
 8006c78:	d00a      	beq.n	8006c90 <_raise_r+0x4c>
 8006c7a:	1c59      	adds	r1, r3, #1
 8006c7c:	d103      	bne.n	8006c86 <_raise_r+0x42>
 8006c7e:	2316      	movs	r3, #22
 8006c80:	6003      	str	r3, [r0, #0]
 8006c82:	2001      	movs	r0, #1
 8006c84:	e7e7      	b.n	8006c56 <_raise_r+0x12>
 8006c86:	2400      	movs	r4, #0
 8006c88:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006c8c:	4628      	mov	r0, r5
 8006c8e:	4798      	blx	r3
 8006c90:	2000      	movs	r0, #0
 8006c92:	e7e0      	b.n	8006c56 <_raise_r+0x12>

08006c94 <raise>:
 8006c94:	4b02      	ldr	r3, [pc, #8]	; (8006ca0 <raise+0xc>)
 8006c96:	4601      	mov	r1, r0
 8006c98:	6818      	ldr	r0, [r3, #0]
 8006c9a:	f7ff bfd3 	b.w	8006c44 <_raise_r>
 8006c9e:	bf00      	nop
 8006ca0:	20000798 	.word	0x20000798

08006ca4 <_kill_r>:
 8006ca4:	b538      	push	{r3, r4, r5, lr}
 8006ca6:	4d07      	ldr	r5, [pc, #28]	; (8006cc4 <_kill_r+0x20>)
 8006ca8:	2300      	movs	r3, #0
 8006caa:	4604      	mov	r4, r0
 8006cac:	4608      	mov	r0, r1
 8006cae:	4611      	mov	r1, r2
 8006cb0:	602b      	str	r3, [r5, #0]
 8006cb2:	f000 f8f7 	bl	8006ea4 <_kill>
 8006cb6:	1c43      	adds	r3, r0, #1
 8006cb8:	d102      	bne.n	8006cc0 <_kill_r+0x1c>
 8006cba:	682b      	ldr	r3, [r5, #0]
 8006cbc:	b103      	cbz	r3, 8006cc0 <_kill_r+0x1c>
 8006cbe:	6023      	str	r3, [r4, #0]
 8006cc0:	bd38      	pop	{r3, r4, r5, pc}
 8006cc2:	bf00      	nop
 8006cc4:	20000a04 	.word	0x20000a04

08006cc8 <_getpid_r>:
 8006cc8:	f000 b8dc 	b.w	8006e84 <_getpid>

08006ccc <__swhatbuf_r>:
 8006ccc:	b570      	push	{r4, r5, r6, lr}
 8006cce:	460c      	mov	r4, r1
 8006cd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cd4:	2900      	cmp	r1, #0
 8006cd6:	b096      	sub	sp, #88	; 0x58
 8006cd8:	4615      	mov	r5, r2
 8006cda:	461e      	mov	r6, r3
 8006cdc:	da0d      	bge.n	8006cfa <__swhatbuf_r+0x2e>
 8006cde:	89a3      	ldrh	r3, [r4, #12]
 8006ce0:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006ce4:	f04f 0100 	mov.w	r1, #0
 8006ce8:	bf0c      	ite	eq
 8006cea:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006cee:	2340      	movne	r3, #64	; 0x40
 8006cf0:	2000      	movs	r0, #0
 8006cf2:	6031      	str	r1, [r6, #0]
 8006cf4:	602b      	str	r3, [r5, #0]
 8006cf6:	b016      	add	sp, #88	; 0x58
 8006cf8:	bd70      	pop	{r4, r5, r6, pc}
 8006cfa:	466a      	mov	r2, sp
 8006cfc:	f000 f848 	bl	8006d90 <_fstat_r>
 8006d00:	2800      	cmp	r0, #0
 8006d02:	dbec      	blt.n	8006cde <__swhatbuf_r+0x12>
 8006d04:	9901      	ldr	r1, [sp, #4]
 8006d06:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8006d0a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006d0e:	4259      	negs	r1, r3
 8006d10:	4159      	adcs	r1, r3
 8006d12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d16:	e7eb      	b.n	8006cf0 <__swhatbuf_r+0x24>

08006d18 <__smakebuf_r>:
 8006d18:	898b      	ldrh	r3, [r1, #12]
 8006d1a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006d1c:	079d      	lsls	r5, r3, #30
 8006d1e:	4606      	mov	r6, r0
 8006d20:	460c      	mov	r4, r1
 8006d22:	d507      	bpl.n	8006d34 <__smakebuf_r+0x1c>
 8006d24:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006d28:	6023      	str	r3, [r4, #0]
 8006d2a:	6123      	str	r3, [r4, #16]
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	6163      	str	r3, [r4, #20]
 8006d30:	b002      	add	sp, #8
 8006d32:	bd70      	pop	{r4, r5, r6, pc}
 8006d34:	ab01      	add	r3, sp, #4
 8006d36:	466a      	mov	r2, sp
 8006d38:	f7ff ffc8 	bl	8006ccc <__swhatbuf_r>
 8006d3c:	9900      	ldr	r1, [sp, #0]
 8006d3e:	4605      	mov	r5, r0
 8006d40:	4630      	mov	r0, r6
 8006d42:	f7fe fec1 	bl	8005ac8 <_malloc_r>
 8006d46:	b948      	cbnz	r0, 8006d5c <__smakebuf_r+0x44>
 8006d48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d4c:	059a      	lsls	r2, r3, #22
 8006d4e:	d4ef      	bmi.n	8006d30 <__smakebuf_r+0x18>
 8006d50:	f023 0303 	bic.w	r3, r3, #3
 8006d54:	f043 0302 	orr.w	r3, r3, #2
 8006d58:	81a3      	strh	r3, [r4, #12]
 8006d5a:	e7e3      	b.n	8006d24 <__smakebuf_r+0xc>
 8006d5c:	89a3      	ldrh	r3, [r4, #12]
 8006d5e:	6020      	str	r0, [r4, #0]
 8006d60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d64:	81a3      	strh	r3, [r4, #12]
 8006d66:	9b00      	ldr	r3, [sp, #0]
 8006d68:	6163      	str	r3, [r4, #20]
 8006d6a:	9b01      	ldr	r3, [sp, #4]
 8006d6c:	6120      	str	r0, [r4, #16]
 8006d6e:	b15b      	cbz	r3, 8006d88 <__smakebuf_r+0x70>
 8006d70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d74:	4630      	mov	r0, r6
 8006d76:	f000 f81d 	bl	8006db4 <_isatty_r>
 8006d7a:	b128      	cbz	r0, 8006d88 <__smakebuf_r+0x70>
 8006d7c:	89a3      	ldrh	r3, [r4, #12]
 8006d7e:	f023 0303 	bic.w	r3, r3, #3
 8006d82:	f043 0301 	orr.w	r3, r3, #1
 8006d86:	81a3      	strh	r3, [r4, #12]
 8006d88:	89a3      	ldrh	r3, [r4, #12]
 8006d8a:	431d      	orrs	r5, r3
 8006d8c:	81a5      	strh	r5, [r4, #12]
 8006d8e:	e7cf      	b.n	8006d30 <__smakebuf_r+0x18>

08006d90 <_fstat_r>:
 8006d90:	b538      	push	{r3, r4, r5, lr}
 8006d92:	4d07      	ldr	r5, [pc, #28]	; (8006db0 <_fstat_r+0x20>)
 8006d94:	2300      	movs	r3, #0
 8006d96:	4604      	mov	r4, r0
 8006d98:	4608      	mov	r0, r1
 8006d9a:	4611      	mov	r1, r2
 8006d9c:	602b      	str	r3, [r5, #0]
 8006d9e:	f000 f869 	bl	8006e74 <_fstat>
 8006da2:	1c43      	adds	r3, r0, #1
 8006da4:	d102      	bne.n	8006dac <_fstat_r+0x1c>
 8006da6:	682b      	ldr	r3, [r5, #0]
 8006da8:	b103      	cbz	r3, 8006dac <_fstat_r+0x1c>
 8006daa:	6023      	str	r3, [r4, #0]
 8006dac:	bd38      	pop	{r3, r4, r5, pc}
 8006dae:	bf00      	nop
 8006db0:	20000a04 	.word	0x20000a04

08006db4 <_isatty_r>:
 8006db4:	b538      	push	{r3, r4, r5, lr}
 8006db6:	4d06      	ldr	r5, [pc, #24]	; (8006dd0 <_isatty_r+0x1c>)
 8006db8:	2300      	movs	r3, #0
 8006dba:	4604      	mov	r4, r0
 8006dbc:	4608      	mov	r0, r1
 8006dbe:	602b      	str	r3, [r5, #0]
 8006dc0:	f000 f868 	bl	8006e94 <_isatty>
 8006dc4:	1c43      	adds	r3, r0, #1
 8006dc6:	d102      	bne.n	8006dce <_isatty_r+0x1a>
 8006dc8:	682b      	ldr	r3, [r5, #0]
 8006dca:	b103      	cbz	r3, 8006dce <_isatty_r+0x1a>
 8006dcc:	6023      	str	r3, [r4, #0]
 8006dce:	bd38      	pop	{r3, r4, r5, pc}
 8006dd0:	20000a04 	.word	0x20000a04

08006dd4 <round>:
 8006dd4:	ec53 2b10 	vmov	r2, r3, d0
 8006dd8:	b570      	push	{r4, r5, r6, lr}
 8006dda:	f3c3 540a 	ubfx	r4, r3, #20, #11
 8006dde:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 8006de2:	2813      	cmp	r0, #19
 8006de4:	ee10 5a10 	vmov	r5, s0
 8006de8:	4619      	mov	r1, r3
 8006dea:	dc18      	bgt.n	8006e1e <round+0x4a>
 8006dec:	2800      	cmp	r0, #0
 8006dee:	da09      	bge.n	8006e04 <round+0x30>
 8006df0:	3001      	adds	r0, #1
 8006df2:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 8006df6:	d103      	bne.n	8006e00 <round+0x2c>
 8006df8:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 8006dfc:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006e00:	2300      	movs	r3, #0
 8006e02:	e02a      	b.n	8006e5a <round+0x86>
 8006e04:	4c16      	ldr	r4, [pc, #88]	; (8006e60 <round+0x8c>)
 8006e06:	4104      	asrs	r4, r0
 8006e08:	ea03 0604 	and.w	r6, r3, r4
 8006e0c:	4316      	orrs	r6, r2
 8006e0e:	d011      	beq.n	8006e34 <round+0x60>
 8006e10:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006e14:	4103      	asrs	r3, r0
 8006e16:	440b      	add	r3, r1
 8006e18:	ea23 0104 	bic.w	r1, r3, r4
 8006e1c:	e7f0      	b.n	8006e00 <round+0x2c>
 8006e1e:	2833      	cmp	r0, #51	; 0x33
 8006e20:	dd0b      	ble.n	8006e3a <round+0x66>
 8006e22:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8006e26:	d105      	bne.n	8006e34 <round+0x60>
 8006e28:	ee10 0a10 	vmov	r0, s0
 8006e2c:	f7f9 fa2e 	bl	800028c <__adddf3>
 8006e30:	4602      	mov	r2, r0
 8006e32:	460b      	mov	r3, r1
 8006e34:	ec43 2b10 	vmov	d0, r2, r3
 8006e38:	bd70      	pop	{r4, r5, r6, pc}
 8006e3a:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 8006e3e:	f04f 34ff 	mov.w	r4, #4294967295
 8006e42:	40f4      	lsrs	r4, r6
 8006e44:	4214      	tst	r4, r2
 8006e46:	d0f5      	beq.n	8006e34 <round+0x60>
 8006e48:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	4083      	lsls	r3, r0
 8006e50:	195b      	adds	r3, r3, r5
 8006e52:	bf28      	it	cs
 8006e54:	3101      	addcs	r1, #1
 8006e56:	ea23 0304 	bic.w	r3, r3, r4
 8006e5a:	461a      	mov	r2, r3
 8006e5c:	460b      	mov	r3, r1
 8006e5e:	e7e9      	b.n	8006e34 <round+0x60>
 8006e60:	000fffff 	.word	0x000fffff

08006e64 <_close>:
 8006e64:	4b02      	ldr	r3, [pc, #8]	; (8006e70 <_close+0xc>)
 8006e66:	2258      	movs	r2, #88	; 0x58
 8006e68:	601a      	str	r2, [r3, #0]
 8006e6a:	f04f 30ff 	mov.w	r0, #4294967295
 8006e6e:	4770      	bx	lr
 8006e70:	20000a04 	.word	0x20000a04

08006e74 <_fstat>:
 8006e74:	4b02      	ldr	r3, [pc, #8]	; (8006e80 <_fstat+0xc>)
 8006e76:	2258      	movs	r2, #88	; 0x58
 8006e78:	601a      	str	r2, [r3, #0]
 8006e7a:	f04f 30ff 	mov.w	r0, #4294967295
 8006e7e:	4770      	bx	lr
 8006e80:	20000a04 	.word	0x20000a04

08006e84 <_getpid>:
 8006e84:	4b02      	ldr	r3, [pc, #8]	; (8006e90 <_getpid+0xc>)
 8006e86:	2258      	movs	r2, #88	; 0x58
 8006e88:	601a      	str	r2, [r3, #0]
 8006e8a:	f04f 30ff 	mov.w	r0, #4294967295
 8006e8e:	4770      	bx	lr
 8006e90:	20000a04 	.word	0x20000a04

08006e94 <_isatty>:
 8006e94:	4b02      	ldr	r3, [pc, #8]	; (8006ea0 <_isatty+0xc>)
 8006e96:	2258      	movs	r2, #88	; 0x58
 8006e98:	601a      	str	r2, [r3, #0]
 8006e9a:	2000      	movs	r0, #0
 8006e9c:	4770      	bx	lr
 8006e9e:	bf00      	nop
 8006ea0:	20000a04 	.word	0x20000a04

08006ea4 <_kill>:
 8006ea4:	4b02      	ldr	r3, [pc, #8]	; (8006eb0 <_kill+0xc>)
 8006ea6:	2258      	movs	r2, #88	; 0x58
 8006ea8:	601a      	str	r2, [r3, #0]
 8006eaa:	f04f 30ff 	mov.w	r0, #4294967295
 8006eae:	4770      	bx	lr
 8006eb0:	20000a04 	.word	0x20000a04

08006eb4 <_lseek>:
 8006eb4:	4b02      	ldr	r3, [pc, #8]	; (8006ec0 <_lseek+0xc>)
 8006eb6:	2258      	movs	r2, #88	; 0x58
 8006eb8:	601a      	str	r2, [r3, #0]
 8006eba:	f04f 30ff 	mov.w	r0, #4294967295
 8006ebe:	4770      	bx	lr
 8006ec0:	20000a04 	.word	0x20000a04

08006ec4 <_read>:
 8006ec4:	4b02      	ldr	r3, [pc, #8]	; (8006ed0 <_read+0xc>)
 8006ec6:	2258      	movs	r2, #88	; 0x58
 8006ec8:	601a      	str	r2, [r3, #0]
 8006eca:	f04f 30ff 	mov.w	r0, #4294967295
 8006ece:	4770      	bx	lr
 8006ed0:	20000a04 	.word	0x20000a04

08006ed4 <_write>:
 8006ed4:	4b02      	ldr	r3, [pc, #8]	; (8006ee0 <_write+0xc>)
 8006ed6:	2258      	movs	r2, #88	; 0x58
 8006ed8:	601a      	str	r2, [r3, #0]
 8006eda:	f04f 30ff 	mov.w	r0, #4294967295
 8006ede:	4770      	bx	lr
 8006ee0:	20000a04 	.word	0x20000a04

08006ee4 <_exit>:
 8006ee4:	e7fe      	b.n	8006ee4 <_exit>
	...

08006ee8 <_init>:
 8006ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eea:	bf00      	nop
 8006eec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006eee:	bc08      	pop	{r3}
 8006ef0:	469e      	mov	lr, r3
 8006ef2:	4770      	bx	lr

08006ef4 <_fini>:
 8006ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ef6:	bf00      	nop
 8006ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006efa:	bc08      	pop	{r3}
 8006efc:	469e      	mov	lr, r3
 8006efe:	4770      	bx	lr
