#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Jan 27 21:36:05 2021
# Process ID: 16252
# Current directory: C:/VIVADO_SFPGA/AP_WATCH
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7700 C:\VIVADO_SFPGA\AP_WATCH\AP_WATCH.xpr
# Log file: C:/VIVADO_SFPGA/AP_WATCH/vivado.log
# Journal file: C:/VIVADO_SFPGA/AP_WATCH\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/xil/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xil/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1021.359 ; gain = 0.000
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd] -top
Wrote  : <C:\VIVADO_SFPGA\AP_WATCH\AP_WATCH.srcs\sources_1\bd\SixDigitCounter\SixDigitCounter.bd> 
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/synth/SixDigitCounter.vhd
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/sim/SixDigitCounter.vhd
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd
add_files -norecurse C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd]
INFO: [BD 41-1662] The design 'SixDigitCounter.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/synth/SixDigitCounter.vhd
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/sim/SixDigitCounter.vhd
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block BtnControl_0 .
Exporting to file C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hw_handoff/SixDigitCounter.hwh
Generated Block Design Tcl file C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hw_handoff/SixDigitCounter_bd.tcl
Generated Hardware Definition File C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/synth/SixDigitCounter.hwdef
export_ip_user_files -of_objects [get_files C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd] -directory C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/sim_scripts -ip_user_files_dir C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files -ipstatic_source_dir C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.cache/compile_simlib/modelsim} {questa=C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.cache/compile_simlib/questa} {riviera=C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.cache/compile_simlib/riviera} {activehdl=C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [BD 41-1662] The design 'SixDigitCounter.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/synth/SixDigitCounter.vhd
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/sim/SixDigitCounter.vhd
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd
Exporting to file C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hw_handoff/SixDigitCounter.hwh
Generated Block Design Tcl file C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hw_handoff/SixDigitCounter_bd.tcl
Generated Hardware Definition File C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/synth/SixDigitCounter.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/xil/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Sim_SixDigitCounter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sim_SixDigitCounter_vlog.prj"
"xvhdl --incr --relax -prj Sim_SixDigitCounter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/new/BtnControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BtnControl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/bd/SixDigitCounter/ip/SixDigitCounter_BtnControl_0_1/sim/SixDigitCounter_BtnControl_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SixDigitCounter_BtnControl_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/bd/SixDigitCounter/sim/SixDigitCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SixDigitCounter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SixDigitCounter_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.sim/sim_1/behav/xsim'
"xelab -wto de5b365ebf024b6f94a3b04e16356e3a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Sim_SixDigitCounter_behav xil_defaultlib.Sim_SixDigitCounter xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/xil/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto de5b365ebf024b6f94a3b04e16356e3a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Sim_SixDigitCounter_behav xil_defaultlib.Sim_SixDigitCounter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sim_SixDigitCounter_behav -key {Behavioral:sim_1:Functional:Sim_SixDigitCounter} -tclbatch {Sim_SixDigitCounter.tcl} -protoinst "protoinst_files/SixDigitCounter.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/SixDigitCounter.protoinst
Time resolution is 1 ps
source Sim_SixDigitCounter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sim_SixDigitCounter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:36 . Memory (MB): peak = 1021.359 ; gain = 0.000
run 50 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd
file delete -force C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_module_reference SixDigitCounter_BtnControl_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/xil/vivado-library-master'.
Adding component instance block -- xilinx.com:module_ref:DataExpand3out:1.0 - DataExpand3out_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_3
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_4
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_5
Adding component instance block -- xilinx.com:module_ref:DataConcat3in:1.0 - DataConcat3in_0
Adding component instance block -- xilinx.com:module_ref:CntNbits_L:1.0 - Digit0
Adding component instance block -- xilinx.com:module_ref:CntNbits_L:1.0 - Digit1
Adding component instance block -- xilinx.com:module_ref:CntNbits_L:1.0 - Digit2
Adding component instance block -- xilinx.com:module_ref:CntNbits_L:1.0 - Digit3
Adding component instance block -- xilinx.com:module_ref:CntNbits_L:1.0 - Digit4
Adding component instance block -- xilinx.com:module_ref:CntNbits_L:1.0 - Digit5
Adding component instance block -- xilinx.com:module_ref:BTNMonitor:1.0 - BTNMonitor_0
Adding component instance block -- xilinx.com:module_ref:BTNMonitor:1.0 - BTNMonitor_1
Adding component instance block -- xilinx.com:module_ref:BtnControl:1.0 - BtnControl_0
Successfully read diagram <SixDigitCounter> from BD file <C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd>
Upgrading 'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd'
INFO: [IP_Flow 19-1972] Upgraded SixDigitCounter_BtnControl_0_1 from BtnControl_v1_0 1.0 to BtnControl_v1_0 1.0
Wrote  : <C:\VIVADO_SFPGA\AP_WATCH\AP_WATCH.srcs\sources_1\bd\SixDigitCounter\SixDigitCounter.bd> 
upgrade_ip: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1067.156 ; gain = 45.797
update_module_reference: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1067.156 ; gain = 45.797
make_wrapper -files [get_files C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd] -top
Wrote  : <C:\VIVADO_SFPGA\AP_WATCH\AP_WATCH.srcs\sources_1\bd\SixDigitCounter\SixDigitCounter.bd> 
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/synth/SixDigitCounter.vhd
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/sim/SixDigitCounter.vhd
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd
add_files -norecurse C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd]
INFO: [BD 41-1662] The design 'SixDigitCounter.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\VIVADO_SFPGA\AP_WATCH\AP_WATCH.srcs\sources_1\bd\SixDigitCounter\SixDigitCounter.bd> 
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/synth/SixDigitCounter.vhd
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/sim/SixDigitCounter.vhd
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block BtnControl_0 .
Exporting to file C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hw_handoff/SixDigitCounter.hwh
Generated Block Design Tcl file C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hw_handoff/SixDigitCounter_bd.tcl
Generated Hardware Definition File C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/synth/SixDigitCounter.hwdef
export_ip_user_files -of_objects [get_files C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd] -directory C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/sim_scripts -ip_user_files_dir C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files -ipstatic_source_dir C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.cache/compile_simlib/modelsim} {questa=C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.cache/compile_simlib/questa} {riviera=C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.cache/compile_simlib/riviera} {activehdl=C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/xil/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Sim_SixDigitCounter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sim_SixDigitCounter_vlog.prj"
"xvhdl --incr --relax -prj Sim_SixDigitCounter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/new/BtnControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BtnControl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/bd/SixDigitCounter/ip/SixDigitCounter_BtnControl_0_1/sim/SixDigitCounter_BtnControl_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SixDigitCounter_BtnControl_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/bd/SixDigitCounter/sim/SixDigitCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SixDigitCounter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SixDigitCounter_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.sim/sim_1/behav/xsim'
"xelab -wto de5b365ebf024b6f94a3b04e16356e3a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Sim_SixDigitCounter_behav xil_defaultlib.Sim_SixDigitCounter xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/xil/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto de5b365ebf024b6f94a3b04e16356e3a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Sim_SixDigitCounter_behav xil_defaultlib.Sim_SixDigitCounter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sim_SixDigitCounter_behav -key {Behavioral:sim_1:Functional:Sim_SixDigitCounter} -tclbatch {Sim_SixDigitCounter.tcl} -protoinst "protoinst_files/SixDigitCounter.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/SixDigitCounter.protoinst
Time resolution is 1 ps
source Sim_SixDigitCounter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sim_SixDigitCounter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1092.500 ; gain = 25.344
run 50 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd
file delete -force C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd
delete_bd_objs [get_bd_nets BtnControl_0_CE_NUM] [get_bd_nets BtnControl_0_Q_out] [get_bd_nets BTNMonitor_0_BTN_Click] [get_bd_nets BTNMonitor_0_BTN_LongPress] [get_bd_nets BTNMonitor_1_BTN_Click] [get_bd_nets BtnControl_0_Din] [get_bd_cells BtnControl_0]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_bd_cell -type module -reference BtnControl BtnControl_0
connect_bd_net [get_bd_pins BTNMonitor_0/BTN_Click] [get_bd_pins BtnControl_0/MODE_Click]
connect_bd_net [get_bd_pins BTNMonitor_0/BTN_LongPress] [get_bd_pins BtnControl_0/MODE_LP]
connect_bd_net [get_bd_pins BtnControl_0/SET_Click] [get_bd_pins BTNMonitor_1/BTN_Click]
connect_bd_net [get_bd_ports CLK] [get_bd_pins BtnControl_0/CLK]
connect_bd_net [get_bd_pins BtnControl_0/CE_NUM] [get_bd_pins Digit0/CE]
connect_bd_net [get_bd_pins BtnControl_0/Load] [get_bd_pins Digit0/Load]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins BtnControl_0/Load] [get_bd_pins Digit0/Load]'
connect_bd_net [get_bd_pins BtnControl_0/Load] [get_bd_pins Digit0/Load]
connect_bd_net [get_bd_pins BtnControl_0/Load] [get_bd_pins DataExpand3out_0/DIN]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins BtnControl_0/Load] [get_bd_pins DataExpand3out_0/DIN]'
connect_bd_net [get_bd_pins BtnControl_0/Din] [get_bd_pins DataExpand3out_0/DIN]
connect_bd_net [get_bd_ports Q_out] [get_bd_pins BtnControl_0/Q_out]
save_bd_design
Wrote  : <C:\VIVADO_SFPGA\AP_WATCH\AP_WATCH.srcs\sources_1\bd\SixDigitCounter\SixDigitCounter.bd> 
Wrote  : <C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/ui/bd_60b216b1.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 27 21:48:38 2021...
