

================================================================
== Vitis HLS Report for 'lz4CompressPart2'
================================================================
* Date:           Sat Nov  1 14:11:34 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  12.460 ns|     1.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                  |                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                     Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91  |lz4CompressPart2_Pipeline_lz4_compress  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%compressedSize_loc = alloca i64 1"   --->   Operation 5 'alloca' 'compressedSize_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] ( I:3.63ns O:3.63ns )   --->   "%input_size_3 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %input_size"   --->   Operation 6 'read' 'input_size_3' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%fence_ln129 = fence void @_ssdm_op_Fence, i32 %input_size, i32 4294967295, i64 %lenOffset_Stream, i8 %lit_outStream, i8 %lz4Out, i1 %lz4Out_eos" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:129]   --->   Operation 7 'fence' 'fence_ln129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln0 = call void @lz4CompressPart2_Pipeline_lz4_compress, i32 %input_size_3, i64 %lenOffset_Stream, i8 %lit_outStream, i8 %lz4Out, i1 %lz4Out_eos, i32 %compressedSize_loc"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 5.11>
ST_3 : Operation 9 [1/2] (5.11ns)   --->   "%call_ln0 = call void @lz4CompressPart2_Pipeline_lz4_compress, i32 %input_size_3, i64 %lenOffset_Stream, i8 %lit_outStream, i8 %lz4Out, i1 %lz4Out_eos, i32 %compressedSize_loc"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 5.11> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 3.47>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %lenOffset_Stream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %lenOffset_Stream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %lit_outStream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %lz4Out, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %lz4Out_eos, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lz4OutSize, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%fence_ln255 = fence void @_ssdm_op_Fence, i64 %lenOffset_Stream, i8 %lit_outStream, i8 %lz4Out, i1 %lz4Out_eos, i32 4294967295, i32 %lz4OutSize, i8 %lz4Out, i1 %lz4Out_eos" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:255]   --->   Operation 17 'fence' 'fence_ln255' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%compressedSize_loc_load = load i32 %compressedSize_loc"   --->   Operation 18 'load' 'compressedSize_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] ( I:3.47ns O:3.47ns )   --->   "%write_ln255 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %lz4OutSize, i32 %compressedSize_loc_load" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:255]   --->   Operation 19 'write' 'write_ln255' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 20 [1/1] ( I:3.47ns O:3.47ns )   --->   "%write_ln256 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %lz4Out, i8 0" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:256]   --->   Operation 20 'write' 'write_ln256' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 21 [1/1] ( I:3.47ns O:3.47ns )   --->   "%write_ln257 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %lz4Out_eos, i1 1" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:257]   --->   Operation 21 'write' 'write_ln257' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln258 = ret" [/root/FPGA/data_compression/L1/include/hw/lz4_compress.hpp:258]   --->   Operation 22 'ret' 'ret_ln258' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lit_outStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lenOffset_Stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lz4Out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lz4Out_eos]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lz4OutSize]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_size]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
compressedSize_loc      (alloca       ) [ 00111]
input_size_3            (read         ) [ 00110]
fence_ln129             (fence        ) [ 00000]
call_ln0                (call         ) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specmemcore_ln0         (specmemcore  ) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
specinterface_ln0       (specinterface) [ 00000]
fence_ln255             (fence        ) [ 00000]
compressedSize_loc_load (load         ) [ 00000]
write_ln255             (write        ) [ 00000]
write_ln256             (write        ) [ 00000]
write_ln257             (write        ) [ 00000]
ret_ln258               (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lit_outStream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lit_outStream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lenOffset_Stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenOffset_Stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lz4Out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lz4Out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lz4Out_eos">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lz4Out_eos"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="lz4OutSize">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lz4OutSize"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_size">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Fence"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lz4CompressPart2_Pipeline_lz4_compress"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="compressedSize_loc_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="compressedSize_loc/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="input_size_3_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_size_3/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln255_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln255/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="write_ln256_write_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="8" slack="0"/>
<pin id="78" dir="0" index="2" bw="1" slack="0"/>
<pin id="79" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln256/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="write_ln257_write_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="1" slack="0"/>
<pin id="87" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln257/4 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="1"/>
<pin id="94" dir="0" index="2" bw="64" slack="0"/>
<pin id="95" dir="0" index="3" bw="8" slack="0"/>
<pin id="96" dir="0" index="4" bw="8" slack="0"/>
<pin id="97" dir="0" index="5" bw="1" slack="0"/>
<pin id="98" dir="0" index="6" bw="32" slack="1"/>
<pin id="99" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="fence_ln129_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="0" index="2" bw="1" slack="0"/>
<pin id="109" dir="0" index="3" bw="64" slack="0"/>
<pin id="110" dir="0" index="4" bw="8" slack="0"/>
<pin id="111" dir="0" index="5" bw="8" slack="0"/>
<pin id="112" dir="0" index="6" bw="1" slack="0"/>
<pin id="113" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln129/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="fence_ln255_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="64" slack="0"/>
<pin id="124" dir="0" index="2" bw="8" slack="0"/>
<pin id="125" dir="0" index="3" bw="8" slack="0"/>
<pin id="126" dir="0" index="4" bw="1" slack="0"/>
<pin id="127" dir="0" index="5" bw="1" slack="0"/>
<pin id="128" dir="0" index="6" bw="32" slack="0"/>
<pin id="129" dir="0" index="7" bw="8" slack="0"/>
<pin id="130" dir="0" index="8" bw="1" slack="0"/>
<pin id="131" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln255/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="compressedSize_loc_load_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="3"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="compressedSize_loc_load/4 "/>
</bind>
</comp>

<comp id="145" class="1005" name="compressedSize_loc_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="compressedSize_loc "/>
</bind>
</comp>

<comp id="151" class="1005" name="input_size_3_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_size_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="48" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="50" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="82"><net_src comp="52" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="88"><net_src comp="54" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="56" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="91" pin=3"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="91" pin=4"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="91" pin=5"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="105" pin=3"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="105" pin=4"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="105" pin=5"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="105" pin=6"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="121" pin=3"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="121" pin=4"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="121" pin=5"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="121" pin=6"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="121" pin=7"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="121" pin=8"/></net>

<net id="144"><net_src comp="141" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="148"><net_src comp="58" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="91" pin=6"/></net>

<net id="150"><net_src comp="145" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="154"><net_src comp="62" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="91" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lz4Out | {2 3 4 }
	Port: lz4Out_eos | {2 3 4 }
	Port: lz4OutSize | {4 }
 - Input state : 
	Port: lz4CompressPart2 : lit_outStream | {2 3 }
	Port: lz4CompressPart2 : lenOffset_Stream | {2 3 }
	Port: lz4CompressPart2 : input_size | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		write_ln255 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|
| Operation|                  Functional Unit                 |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|
|   call   | grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91 |   350   |   711   |
|----------|--------------------------------------------------|---------|---------|
|   read   |              input_size_3_read_fu_62             |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|          |              write_ln255_write_fu_68             |    0    |    0    |
|   write  |              write_ln256_write_fu_75             |    0    |    0    |
|          |              write_ln257_write_fu_83             |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|   fence  |                fence_ln129_fu_105                |    0    |    0    |
|          |                fence_ln255_fu_121                |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|
|   Total  |                                                  |   350   |   711   |
|----------|--------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|compressedSize_loc_reg_145|   32   |
|   input_size_3_reg_151   |   32   |
+--------------------------+--------+
|           Total          |   64   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   350  |   711  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   64   |    -   |
+-----------+--------+--------+
|   Total   |   414  |   711  |
+-----------+--------+--------+
