==28467== Cachegrind, a cache and branch-prediction profiler
==28467== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28467== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28467== Command: ./mser .
==28467== 
--28467-- warning: L3 cache found, using its data for the LL simulation.
--28467-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28467-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==28467== 
==28467== Process terminating with default action of signal 15 (SIGTERM)
==28467==    at 0x10D2C3: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28467==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28467== 
==28467== I   refs:      1,784,381,244
==28467== I1  misses:            1,207
==28467== LLi misses:            1,202
==28467== I1  miss rate:          0.00%
==28467== LLi miss rate:          0.00%
==28467== 
==28467== D   refs:        749,658,462  (507,677,523 rd   + 241,980,939 wr)
==28467== D1  misses:        1,737,976  (    554,681 rd   +   1,183,295 wr)
==28467== LLd misses:        1,587,215  (    425,993 rd   +   1,161,222 wr)
==28467== D1  miss rate:           0.2% (        0.1%     +         0.5%  )
==28467== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==28467== 
==28467== LL refs:           1,739,183  (    555,888 rd   +   1,183,295 wr)
==28467== LL misses:         1,588,417  (    427,195 rd   +   1,161,222 wr)
==28467== LL miss rate:            0.1% (        0.0%     +         0.5%  )
