#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Apr 20 19:08:50 2019
# Process ID: 21380
# Current directory: C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23920 C:\Users\Ryan\Desktop\Spring 2019\ECE351\FinalProject\ECE-351-Group-1\BlockDesign_HYGRO_FOLDER\new_HYGRO_BD_HDL_2.xpr
# Log file: C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/vivado.log
# Journal file: C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.xpr}
open_bd_design {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/design_2.bd}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/design_2.bd}
open_bd_design {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/design_2.bd}
open_bd_design {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/design_2.bd}
create_bd_design "design_3_new"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "design_3_new" 
endgroup
startgroup
set_property -dict [list CONFIG.RESET_BOARD_INTERFACE {reset}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0
endgroup
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodHYGRO:1.0 PmodHYGRO_0
apply_board_connection -board_interface "jc" -ip_intf "PmodHYGRO_0/Pmod_out" -diagram "design_3_new" 
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "seven_seg_led_an" -ip_intf "axi_gpio_0/GPIO" -diagram "design_3_new" 
endgroup
apply_board_connection -board_interface "seven_seg_led_disp" -ip_intf "axi_gpio_0/GPIO2" -diagram "design_3_new" 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
apply_board_connection -board_interface "led_16bits" -ip_intf "axi_gpio_1/GPIO" -diagram "design_3_new" 
endgroup
apply_board_connection -board_interface "dip_switches_16bits" -ip_intf "axi_gpio_1/GPIO2" -diagram "design_3_new" 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
apply_board_connection -board_interface "usb_uart" -ip_intf "axi_uartlite_0/UART" -diagram "design_3_new" 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config {preset "None" local_mem "128KB" ecc "None" cache "None" debug_module "Debug Only" axi_periph "Enabled" axi_intc "0" clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_cells microblaze_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset ( Reset Signal (BTNC) ) " }  [get_bd_pins clk_wiz_0/reset]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins PmodHYGRO_0/AXI_LITE_TMR]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins PmodHYGRO_0/AXI_LITE_IIC]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_gpio_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset ( Reset Signal (BTNC) ) " }  [get_bd_pins rst_clk_wiz_0_100M/ext_reset_in]
endgroup
regenerate_bd_layout
save_bd_design
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PWM:1.0 PWM_0
endgroup
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PWM_Analyzer:1.0 PWM_Analyzer_0
endgroup
delete_bd_objs [get_bd_cells PWM_Analyzer_0]
set_property location {4 730 59} [get_bd_cells PWM_0]
set_property location {5 1912 614} [get_bd_cells PWM_0]
connect_bd_net [get_bd_pins PWM_0/pwm_axi_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins PWM_0/pwm_axi_aresetn] [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.NUM_MI {6}] [get_bd_cells microblaze_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M05_AXI] [get_bd_intf_pins PWM_0/PWM_AXI]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodACL2:1.0 PmodACL2_0
apply_board_connection -board_interface "jb" -ip_intf "PmodACL2_0/Pmod_out" -diagram "design_3_new" 
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins microblaze_0_axi_periph/M05_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins PmodACL2_0/AXI_LITE_GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/microblaze_0 (Periph)" intc_ip "/microblaze_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins PmodACL2_0/AXI_LITE_SPI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins PmodACL2_0/ext_spi_clk]
endgroup
undo
undo
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodACL2:1.0 PmodACL2_0
apply_board_connection -board_interface "jb" -ip_intf "PmodACL2_0/Pmod_out" -diagram "design_3_new" 
endgroup
set_property location {2365 -96} [get_bd_intf_ports jb]
delete_bd_objs [get_bd_intf_nets PmodACL2_0_Pmod_out]
delete_bd_objs [get_bd_cells PmodACL2_0]
set_property location {2293 430} [get_bd_intf_ports jb]
set_property location {2185 596} [get_bd_intf_ports jb]
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M05_AXI] [get_bd_cells PWM_0]
delete_bd_objs [get_bd_intf_ports jb]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodACL2:1.0 PmodACL2_0
apply_board_connection -board_interface "jb" -ip_intf "PmodACL2_0/Pmod_out" -diagram "design_3_new" 
endgroup
startgroup
delete_bd_objs [get_bd_intf_nets PmodACL2_0_Pmod_out]
delete_bd_objs [get_bd_cells PmodACL2_0]
delete_bd_objs [get_bd_intf_ports jb]
endgroup
set_property USER_COMMENTS.comment_0 {Enter Comments here}  [current_bd_design]
undo
create_bd_port -dir O -type data B16
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PWM:1.0 PWM_0
endgroup
set_property location {5 1963 587} [get_bd_cells PWM_0]
set_property location {2207 580} [get_bd_ports B16]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PWM:2.0 PWM_1
endgroup
set_property location {6 2284 718} [get_bd_cells PWM_1]
delete_bd_objs [get_bd_cells PWM_0]
set_property location {5 2238 600} [get_bd_cells PWM_1]
startgroup
connect_bd_net [get_bd_ports B16] [get_bd_pins PWM_1/pwm]
endgroup
connect_bd_intf_net [get_bd_intf_pins PWM_1/PWM_AXI] -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M05_AXI]
connect_bd_net [get_bd_pins PWM_1/pwm_axi_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins PWM_1/pwm_axi_aresetn] [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins microblaze_0_axi_periph/M05_ACLK]
save_bd_design
regenerate_bd_layout
validate_bd_design
save_bd_design
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/design_2.bd}}]
synth_design -rtl -name rtl_1
open_bd_design {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/design_3_new.bd}
set_property name JB4 [get_bd_ports B16]
open_bd_design {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/design_3_new.bd}
save_bd_design
validate_bd_design
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/design_2.bd}}]
refresh_design
open_bd_design {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/design_3_new.bd}
set_property name jb [get_bd_ports JB4]
save_bd_design
make_wrapper -files [get_files {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/design_3_new.bd}}] -top
add_files -norecurse {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/hdl/design_3_new_wrapper.vhd}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_3_new_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
current_bd_design [get_bd_designs design_2]
close_bd_design [get_bd_designs design_2]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/design_2.bd}}]
refresh_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
export_ip_user_files -of_objects  [get_files {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.vhd}}
update_compile_order -fileset sources_1
generate_target all [get_files {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/design_3_new.bd}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/sources_1/bd/design_3_new/design_3_new.bd}}]
launch_runs design_3_new_clk_wiz_0_0_synth_1
wait_on_run design_3_new_clk_wiz_0_0_synth_1
launch_runs design_3_new_microblaze_0_0_synth_1
wait_on_run design_3_new_microblaze_0_0_synth_1
launch_runs design_3_new_PmodHYGRO_0_0_synth_1
wait_on_run design_3_new_PmodHYGRO_0_0_synth_1
launch_runs design_3_new_axi_gpio_0_0_synth_1
wait_on_run design_3_new_axi_gpio_0_0_synth_1
launch_runs design_3_new_axi_gpio_1_0_synth_1
wait_on_run design_3_new_axi_gpio_1_0_synth_1
launch_runs design_3_new_axi_uartlite_0_0_synth_1
wait_on_run design_3_new_axi_uartlite_0_0_synth_1
launch_runs design_3_new_mdm_1_0_synth_1
wait_on_run design_3_new_mdm_1_0_synth_1
launch_runs design_3_new_rst_clk_wiz_0_100M_0_synth_1
wait_on_run design_3_new_rst_clk_wiz_0_100M_0_synth_1
launch_runs design_3_new_xbar_0_synth_1
wait_on_run design_3_new_xbar_0_synth_1
launch_runs design_3_new_dlmb_v10_0_synth_1
wait_on_run design_3_new_dlmb_v10_0_synth_1
launch_runs design_3_new_ilmb_v10_0_synth_1
wait_on_run design_3_new_ilmb_v10_0_synth_1
launch_runs design_3_new_dlmb_bram_if_cntlr_0_synth_1
wait_on_run design_3_new_dlmb_bram_if_cntlr_0_synth_1
launch_runs design_3_new_ilmb_bram_if_cntlr_0_synth_1
wait_on_run design_3_new_ilmb_bram_if_cntlr_0_synth_1
launch_runs design_3_new_lmb_bram_0_synth_1
wait_on_run design_3_new_lmb_bram_0_synth_1
launch_runs design_3_new_PWM_1_0_synth_1
wait_on_run design_3_new_PWM_1_0_synth_1
launch_runs design_3_new_s00_mmu_0_synth_1
wait_on_run design_3_new_s00_mmu_0_synth_1
refresh_design
place_ports {jb[0]} B16
set_property IOSTANDARD LVCMOS33 [get_ports [list {jb[0]}]]
file mkdir {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/constrs_1/new}
close [ open {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/constrs_1/new/design_3_new_XDC.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/constrs_1/new/design_3_new_XDC.xdc}}
set_property target_constrs_file {C:/Users/Ryan/Desktop/Spring 2019/ECE351/FinalProject/ECE-351-Group-1/BlockDesign_HYGRO_FOLDER/new_HYGRO_BD_HDL_2.srcs/constrs_1/new/design_3_new_XDC.xdc} [current_fileset -constrset]
save_constraints -force
