$date
	Mon Jul 10 16:10:17 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dec_tb $end
$var wire 7 ! data_out [6:0] $end
$var reg 7 " data_h_in [6:0] $end
$scope module dec $end
$var wire 7 # data_h_in [6:0] $end
$var wire 3 $ s [2:0] $end
$var reg 7 % data_out [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111 %
b0 $
b1111111 #
b1111111 "
b1111111 !
$end
#236
b1000111 !
b1000111 %
b1 $
b1000111 "
b1000111 #
#472
