---
layout: main
title: x86 instruction reference
---
<p>This is (will be) an unofficial online version of the Intel IA-32 and Intel 64
instruction set reference. Differences with the amd64 specification will be noted where
applicable.</p>

<p><b>This page is incomplete</b> (<i>obviously</i>). You can be patient and wait, or throw cash
or a six-pack of beer my way and I will put some more hours into it.</p>


<input type="search" class="table-filter" data-table="ref-table" placeholder="Search instruction(s)" id="filter-box" autofocus="autofocus" />
<br />

<table class="ref-table">
	<thead>
		<tr>
			<th>Instruction</th>
			<th>Description</th>
		</tr>
	</thead>
	<tbody>
	<tr>
		<td>
			<a href="/x86reference/instructions/AAA">AAA</a>
		</td>
		<td>
			ASCII Adjust After Addition
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/AAD">AAD</a>
		</td>
		<td>
			ASCII Adjust AX Before Division
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/AAM">AAM</a>
		</td>
		<td>
			ASCII Adjust AX After Multiply
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/AAS">AAS</a>
		</td>
		<td>
			ASCII Adjust AL After Subtraction
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ADD">ADD</a>
		</td>
		<td>
			Add
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ADDPD">ADDPD</a>
		</td>
		<td>
			Add Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ADDPS">ADDPS</a>
		</td>
		<td>
			Add Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ADDSD">ADDSD</a>
		</td>
		<td>
			Add Scalar Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ADDSS">ADDSS</a>
		</td>
		<td>
			Add Scalar Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ADDSUBPD">ADDSUBPD</a>
		</td>
		<td>
			Packed Double-FP Add/Subtract
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ADDSUBPS">ADDSUBPS</a>
		</td>
		<td>
			Packed Single-FP Add/Subtract
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/AESDEC">AESDEC</a>
		</td>
		<td>
			Perform One Round of an AES Decryption Flow
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/AESDECLAST">AESDECLAST</a>
		</td>
		<td>
			Perform Last Round of an AES Decryption Flow
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/AESENC">AESENC</a>
		</td>
		<td>
			Perform One Round of an AES Encryption Flow
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/AESENCLAST">AESENCLAST</a>
		</td>
		<td>
			Perform Last Round of an AES Encryption Flow
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/AESIMC">AESIMC</a>
		</td>
		<td>
			Perform the AES InvMixColumn Transformation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/AESKEYGENASSIST">AESKEYGENASSIST</a>
		</td>
		<td>
			AES Round Key Generation Assist
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ANDNPD">ANDNPD</a>
		</td>
		<td>
			Bitwise Logical AND NOT of Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ANDNPS">ANDNPS</a>
		</td>
		<td>
			Bitwise Logical AND NOT of Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ANDPD">ANDPD</a>
		</td>
		<td>
			Bitwise Logical AND of Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ANDPS">ANDPS</a>
		</td>
		<td>
			Bitwise Logical AND of Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ARPL">ARPL</a>
		</td>
		<td>
			Adjust RPL Field of Segment Selector
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/BLENDPD">BLENDPD</a>
		</td>
		<td>
			Blend Packed Double Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/BLENDPS">BLENDPS</a>
		</td>
		<td>
			Blend Packed Single Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/BLENDVPD">BLENDVPD</a>
		</td>
		<td>
			Variable Blend Packed Double Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/BLENDVPS">BLENDVPS</a>
		</td>
		<td>
			Variable Blend Packed Single Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/BOUND">BOUND</a>
		</td>
		<td>
			Check Array Index Against Bounds
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/BSF">BSF</a>
		</td>
		<td>
			Bit Scan Forward
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/BSR">BSR</a>
		</td>
		<td>
			Bit Scan Reverse
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/BSWAP">BSWAP</a>
		</td>
		<td>
			Byte Swap
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/BT">BT</a>
		</td>
		<td>
			Bit Test
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/BTC">BTC</a>
		</td>
		<td>
			Bit Test and Complement
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/BTR">BTR</a>
		</td>
		<td>
			Bit Test and Reset
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/BTS">BTS</a>
		</td>
		<td>
			Bit Test and Set
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CALL">CALL</a>
		</td>
		<td>
			Call Procedure
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CBW%2FCWDE%2FCDQE">CBW/CWDE/CDQE</a>
		</td>
		<td>
			Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CLC">CLC</a>
		</td>
		<td>
			Clear Carry Flag
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CLD">CLD</a>
		</td>
		<td>
			Clear Direction Flag
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CLFLUSH">CLFLUSH</a>
		</td>
		<td>
			Flush Cache Line
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CLI">CLI</a>
		</td>
		<td>
			Clear Interrupt Flag
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CLTS">CLTS</a>
		</td>
		<td>
			Clear Task-Switched Flag in CR0
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CMC">CMC</a>
		</td>
		<td>
			Complement Carry Flag
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CMOVcc">CMOVcc</a>
		</td>
		<td>
			Conditional Move
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CMP">CMP</a>
		</td>
		<td>
			Compare Two Operands
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CMPPD">CMPPD</a>
		</td>
		<td>
			Compare Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CMPPS">CMPPS</a>
		</td>
		<td>
			Compare Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CMPS%2FCMPSB%2FCMPSW%2FCMPSD%2FCMPSQ">CMPS/CMPSB/CMPSW/CMPSD/CMPSQ</a>
		</td>
		<td>
			Compare String Operands
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CMPSS">CMPSS</a>
		</td>
		<td>
			Compare Scalar Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CMPXCHG">CMPXCHG</a>
		</td>
		<td>
			Compare and Exchange
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CMPXCHG8B%2FCMPXCHG16B">CMPXCHG8B/CMPXCHG16B</a>
		</td>
		<td>
			Compare and Exchange Bytes
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/COMISS">COMISS</a>
		</td>
		<td>
			Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CPUID">CPUID</a>
		</td>
		<td>
			CPU Identification
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CRC32">CRC32</a>
		</td>
		<td>
			Accumulate CRC32 Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTDQ2PD">CVTDQ2PD</a>
		</td>
		<td>
			Convert Packed Dword Integers to Packed Double-Precision FP Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTDQ2PS">CVTDQ2PS</a>
		</td>
		<td>
			Convert Packed Dword Integers to Packed Single-Precision FP Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTPD2DQ">CVTPD2DQ</a>
		</td>
		<td>
			Convert Packed Double-Precision FP Values to Packed Dword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTPD2PI">CVTPD2PI</a>
		</td>
		<td>
			Convert Packed Double-Precision FP Values to Packed Dword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTPD2PS">CVTPD2PS</a>
		</td>
		<td>
			Convert Packed Double-Precision FP Values to Packed Single-Precision FP Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTPI2PD">CVTPI2PD</a>
		</td>
		<td>
			Convert Packed Dword Integers to Packed Double-Precision FP Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTPI2PS">CVTPI2PS</a>
		</td>
		<td>
			Convert Packed Dword Integers to Packed Single-Precision FP Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTPS2DQ">CVTPS2DQ</a>
		</td>
		<td>
			Convert Packed Single-Precision FP Values to Packed Dword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTPS2PD">CVTPS2PD</a>
		</td>
		<td>
			Convert Packed Single-Precision FP Values to Packed Double-Precision FP Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTPS2PI">CVTPS2PI</a>
		</td>
		<td>
			Convert Packed Single-Precision FP Values to Packed Dword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTSD2SI">CVTSD2SI</a>
		</td>
		<td>
			Convert Scalar Double-Precision FP Value to Integer
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTSD2SS">CVTSD2SS</a>
		</td>
		<td>
			Convert Scalar Double-Precision FP Value to Scalar Single-Precision FP Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTSI2SD">CVTSI2SD</a>
		</td>
		<td>
			Convert Dword Integer to Scalar Double-Precision FP Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTSI2SS">CVTSI2SS</a>
		</td>
		<td>
			Convert Dword Integer to Scalar Single-Precision FP Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTSS2SD">CVTSS2SD</a>
		</td>
		<td>
			Convert Scalar Single-Precision FP Value to Scalar Double-Precision FP Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTSS2SI">CVTSS2SI</a>
		</td>
		<td>
			Convert Scalar Single-Precision FP Value to Dword Integer
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTTPD2DQ">CVTTPD2DQ</a>
		</td>
		<td>
			Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTTPD2PI">CVTTPD2PI</a>
		</td>
		<td>
			Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTTPS2DQ">CVTTPS2DQ</a>
		</td>
		<td>
			Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTTPS2PI">CVTTPS2PI</a>
		</td>
		<td>
			Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTTSD2SI">CVTTSD2SI</a>
		</td>
		<td>
			Convert with Truncation Scalar Double-Precision FP Value to Signed Integer
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CVTTSS2SI">CVTTSS2SI</a>
		</td>
		<td>
			Convert with Truncation Scalar Single-Precision FP Value to Dword Integer
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/CWD%2FCDQ%2FCQO">CWD/CDQ/CQO</a>
		</td>
		<td>
			Convert Word to Doubleword/Convert Doubleword to Quadword
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/DAA">DAA</a>
		</td>
		<td>
			Decimal Adjust AL after Addition
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/DAS">DAS</a>
		</td>
		<td>
			Decimal Adjust AL after Subtraction
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/DEC">DEC</a>
		</td>
		<td>
			Decrement by 1
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/DIV">DIV</a>
		</td>
		<td>
			Unsigned Divide
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/DIVPD">DIVPD</a>
		</td>
		<td>
			Divide Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/DIVPS">DIVPS</a>
		</td>
		<td>
			Divide Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/DIVSD">DIVSD</a>
		</td>
		<td>
			Divide Scalar Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/DIVSS">DIVSS</a>
		</td>
		<td>
			Divide Scalar Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/DPPD">DPPD</a>
		</td>
		<td>
			Dot Product of Packed Double Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/DPPS">DPPS</a>
		</td>
		<td>
			Dot Product of Packed Single Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/EMMS">EMMS</a>
		</td>
		<td>
			Empty MMX Technology State
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ENTER">ENTER</a>
		</td>
		<td>
			Make Stack Frame for Procedure Parameters
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/EXTRACTPS">EXTRACTPS</a>
		</td>
		<td>
			Extract Packed Single Precision Floating-Point Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/F2XM1">F2XM1</a>
		</td>
		<td>
			Calculate 2<sup>x</sup> - 1
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FABS">FABS</a>
		</td>
		<td>
			Absolute Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FADD%2FFADDP%2FFIADD">FADD/FADDP/FIADD</a>
		</td>
		<td>
			Add
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FBLD">FBLD</a>
		</td>
		<td>
			Load Binary Coded Decimal
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FBSTP">FBSTP</a>
		</td>
		<td>
			Store BCD Integer and Pop
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FCHS">FCHS</a>
		</td>
		<td>
			Change Sign
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FCLEX%2FFNCLEX">FCLEX/FNCLEX</a>
		</td>
		<td>
			Clear Exceptions
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FCMOVcc">FCMOVcc</a>
		</td>
		<td>
			Floating-Point Conditional Move
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FCOMI%2FFCOMIP%2FFUCOMI%2FFUCOMIP">FCOMI/FCOMIP/FUCOMI/FUCOMIP</a>
		</td>
		<td>
			Compare Floating Point Values and Set EFLAGS
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FDECSTP">FDECSTP</a>
		</td>
		<td>
			Decrement Stack-Top Pointer
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FDIV%2FFDIVP%2FFIDIV">FDIV/FDIVP/FIDIV</a>
		</td>
		<td>
			Divide
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FDIVR%2FFDIVRP%2FFIDIVR">FDIVR/FDIVRP/FIDIVR</a>
		</td>
		<td>
			Reverse Divide
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FICOM%2FFICOMP">FICOM/FICOMP</a>
		</td>
		<td>
			Compare Integer
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FILD">FILD</a>
		</td>
		<td>
			Load Integer
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FINCSTP">FINCSTP</a>
		</td>
		<td>
			Increment Stack-Top Pointer
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FINIT%2FFNINIT">FINIT/FNINIT</a>
		</td>
		<td>
			Initialize Floating-Point Unit
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FIST%2FFISTP">FIST/FISTP</a>
		</td>
		<td>
			Store Integer
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FISTTP">FISTTP</a>
		</td>
		<td>
			Store Integer with Truncation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FLD">FLD</a>
		</td>
		<td>
			Load Floating Point Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FLD1%2FFLDL2T%2FFLDL2E%2FFLDPI%2FFLDLG2%2FFLDLN2%2FFLDZ">FLD1/FLDL2T/FLDL2E/FLDPI/FLDLG2/FLDLN2/FLDZ</a>
		</td>
		<td>
			Load Constant
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FLDENV">FLDENV</a>
		</td>
		<td>
			Load x87 FPU Environment
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FMUL%2FFMULP%2FFIMUL">FMUL/FMULP/FIMUL</a>
		</td>
		<td>
			Multiply
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FNOP">FNOP</a>
		</td>
		<td>
			No Operation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FPATAN">FPATAN</a>
		</td>
		<td>
			Partial Arctangent
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FPREM">FPREM</a>
		</td>
		<td>
			Partial Remainder
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FPREM1">FPREM1</a>
		</td>
		<td>
			Partial Remainder
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FPTAN">FPTAN</a>
		</td>
		<td>
			Partial Tangent
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FRNDINT">FRNDINT</a>
		</td>
		<td>
			Round to Integer
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FRSTOR">FRSTOR</a>
		</td>
		<td>
			Restore x87 FPU State
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FSAVE%2FFNSAVE">FSAVE/FNSAVE</a>
		</td>
		<td>
			Store x87 FPU State
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FSCALE">FSCALE</a>
		</td>
		<td>
			Scale
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FSIN">FSIN</a>
		</td>
		<td>
			Sine
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FSINCOS">FSINCOS</a>
		</td>
		<td>
			Sine and Cosine
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FSQRT">FSQRT</a>
		</td>
		<td>
			Square Root
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FST%2FFSTP">FST/FSTP</a>
		</td>
		<td>
			Store Floating Point Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FSTCW%2FFNSTCW">FSTCW/FNSTCW</a>
		</td>
		<td>
			Store x87 FPU Control Word
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FSTENV%2FFNSTENV">FSTENV/FNSTENV</a>
		</td>
		<td>
			Store x87 FPU Environment
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FSTSW%2FFNSTSW">FSTSW/FNSTSW</a>
		</td>
		<td>
			Store x87 FPU Status Word
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FSUB%2FFSUBP%2FFISUB">FSUB/FSUBP/FISUB</a>
		</td>
		<td>
			Subtract
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FSUBR%2FFSUBRP%2FFISUBR">FSUBR/FSUBRP/FISUBR</a>
		</td>
		<td>
			Reverse Subtract
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FTST">FTST</a>
		</td>
		<td>
			TEST
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FUCOM%2FFUCOMP%2FFUCOMPP">FUCOM/FUCOMP/FUCOMPP</a>
		</td>
		<td>
			Unordered Compare Floating Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FXCH">FXCH</a>
		</td>
		<td>
			Exchange Register Contents
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FXRSTOR">FXRSTOR</a>
		</td>
		<td>
			Restore x87 FPU, MMX , XMM, and MXCSR State
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FXSAVE">FXSAVE</a>
		</td>
		<td>
			Save x87 FPU, MMX Technology, and SSE State
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FXTRACT">FXTRACT</a>
		</td>
		<td>
			Extract Exponent and Significand
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FYL2X">FYL2X</a>
		</td>
		<td>
			Calculate y × log<sub>2</sub>(x)
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/FYL2XP1">FYL2XP1</a>
		</td>
		<td>
			Calculate y × log<sub>2</sub>(x + 1)
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/GETSEC%5BCAPABILITIES%5D">GETSEC[CAPABILITIES]</a>
		</td>
		<td>
			Report the SMX Capabilities
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/GETSEC%5BENTERACCS%5D">GETSEC[ENTERACCS]</a>
		</td>
		<td>
			Execute Authenticated Chipset Code
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/GETSEC%5BPARAMETERS%5D">GETSEC[PARAMETERS]</a>
		</td>
		<td>
			Report the SMX Parameters
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/GETSEC%5BSENTER%5D">GETSEC[SENTER]</a>
		</td>
		<td>
			Enter a Measured Environment
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/GETSEC%5BSEXIT%5D">GETSEC[SEXIT]</a>
		</td>
		<td>
			Exit Measured Environment
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/GETSEC%5BSMCTRL%5D">GETSEC[SMCTRL]</a>
		</td>
		<td>
			SMX Mode Control
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/GETSEC%5BWAKEUP%5D">GETSEC[WAKEUP]</a>
		</td>
		<td>
			Wake up sleeping processors in measured environment
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/HADDPD">HADDPD</a>
		</td>
		<td>
			Packed Double-FP Horizontal Add
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/HADDPS">HADDPS</a>
		</td>
		<td>
			Packed Single-FP Horizontal Add
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/HLT">HLT</a>
		</td>
		<td>
			Halt
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/HSUBPD">HSUBPD</a>
		</td>
		<td>
			Packed Double-FP Horizontal Subtract
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/HSUBPS">HSUBPS</a>
		</td>
		<td>
			Packed Single-FP Horizontal Subtract
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/IDIV">IDIV</a>
		</td>
		<td>
			Signed Divide
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/IMUL">IMUL</a>
		</td>
		<td>
			Signed Multiply
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/IN">IN</a>
		</td>
		<td>
			Input from Port
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/INC">INC</a>
		</td>
		<td>
			Increment by 1
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/INS%2FINSB%2FINSW%2FINSD">INS/INSB/INSW/INSD</a>
		</td>
		<td>
			Input from Port to String
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/INSERTPS">INSERTPS</a>
		</td>
		<td>
			Insert Packed Single Precision Floating-Point Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/INT%20n%2FINTO%2FINT%203">INT n/INTO/INT 3</a>
		</td>
		<td>
			Call to Interrupt Procedure
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/INVD">INVD</a>
		</td>
		<td>
			Invalidate Internal Caches
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/INVEPT">INVEPT</a>
		</td>
		<td>
			Invalidate Translations Derived from EPT
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/INVLPG">INVLPG</a>
		</td>
		<td>
			Invalidate TLB Entry
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/INVVPID">INVVPID</a>
		</td>
		<td>
			Invalidate Translations Based on VPID
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/IRET%2FIRETD">IRET/IRETD</a>
		</td>
		<td>
			Interrupt Return
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/JMP">JMP</a>
		</td>
		<td>
			Jump
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/Jcc">Jcc</a>
		</td>
		<td>
			Jump if Condition Is Met
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LAHF">LAHF</a>
		</td>
		<td>
			Load Status Flags into AH Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LAR">LAR</a>
		</td>
		<td>
			Load Access Rights Byte
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LDDQU">LDDQU</a>
		</td>
		<td>
			Load Unaligned Integer 128 Bits
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LDMXCSR">LDMXCSR</a>
		</td>
		<td>
			Load MXCSR Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LDS%2FLES%2FLFS%2FLGS%2FLSS">LDS/LES/LFS/LGS/LSS</a>
		</td>
		<td>
			Load Far Pointer
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LEAVE">LEAVE</a>
		</td>
		<td>
			High Level Procedure Exit
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LFENCE">LFENCE</a>
		</td>
		<td>
			Load Fence
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LGDT%2FLIDT">LGDT/LIDT</a>
		</td>
		<td>
			Load Global/Interrupt Descriptor Table Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LLDT">LLDT</a>
		</td>
		<td>
			Load Local Descriptor Table Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LMSW">LMSW</a>
		</td>
		<td>
			Load Machine Status Word
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LOCK">LOCK</a>
		</td>
		<td>
			Assert LOCK# Signal Prefix
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LODS%2FLODSB%2FLODSW%2FLODSD%2FLODSQ">LODS/LODSB/LODSW/LODSD/LODSQ</a>
		</td>
		<td>
			Load String
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LSL">LSL</a>
		</td>
		<td>
			Load Segment Limit
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/LTR">LTR</a>
		</td>
		<td>
			Load Task Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MASKMOVDQU">MASKMOVDQU</a>
		</td>
		<td>
			Store Selected Bytes of Double Quadword
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MASKMOVQ">MASKMOVQ</a>
		</td>
		<td>
			Store Selected Bytes of Quadword
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MAXPD">MAXPD</a>
		</td>
		<td>
			Return Maximum Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MAXPS">MAXPS</a>
		</td>
		<td>
			Return Maximum Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MAXSD">MAXSD</a>
		</td>
		<td>
			Return Maximum Scalar Double-Precision Floating-Point Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MAXSS">MAXSS</a>
		</td>
		<td>
			Return Maximum Scalar Single-Precision Floating-Point Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MFENCE">MFENCE</a>
		</td>
		<td>
			Memory Fence
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MINPD">MINPD</a>
		</td>
		<td>
			Return Minimum Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MINPS">MINPS</a>
		</td>
		<td>
			Return Minimum Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MINSD">MINSD</a>
		</td>
		<td>
			Return Minimum Scalar Double-Precision Floating-Point Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MINSS">MINSS</a>
		</td>
		<td>
			Return Minimum Scalar Single-Precision Floating-Point Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MONITOR">MONITOR</a>
		</td>
		<td>
			Set Up Monitor Address
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOV">MOV</a>
		</td>
		<td>
			Move to/from Control Registers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOV">MOV</a>
		</td>
		<td>
			Move to/from Debug Registers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOV">MOV</a>
		</td>
		<td>
			Move
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVAPD">MOVAPD</a>
		</td>
		<td>
			Move Aligned Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVAPS">MOVAPS</a>
		</td>
		<td>
			Move Aligned Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVBE">MOVBE</a>
		</td>
		<td>
			Move Data After Swapping Bytes
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVD%2FMOVQ">MOVD/MOVQ</a>
		</td>
		<td>
			Move Doubleword/Move Quadword
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVDDUP">MOVDDUP</a>
		</td>
		<td>
			Move One Double-FP and Duplicate
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVDQ2Q">MOVDQ2Q</a>
		</td>
		<td>
			Move Quadword from XMM to MMX Technology Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVDQA">MOVDQA</a>
		</td>
		<td>
			Move Aligned Double Quadword
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVDQU">MOVDQU</a>
		</td>
		<td>
			Move Unaligned Double Quadword
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVHLPS">MOVHLPS</a>
		</td>
		<td>
			Move Packed Single-Precision Floating-Point Values High to Low
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVHPD">MOVHPD</a>
		</td>
		<td>
			Move High Packed Double-Precision Floating-Point Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVHPS">MOVHPS</a>
		</td>
		<td>
			Move High Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVLHPS">MOVLHPS</a>
		</td>
		<td>
			Move Packed Single-Precision Floating-Point Values Low to High
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVLPD">MOVLPD</a>
		</td>
		<td>
			Move Low Packed Double-Precision Floating-Point Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVLPS">MOVLPS</a>
		</td>
		<td>
			Move Low Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVMSKPD">MOVMSKPD</a>
		</td>
		<td>
			Extract Packed Double-Precision Floating-Point Sign Mask
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVMSKPS">MOVMSKPS</a>
		</td>
		<td>
			Extract Packed Single-Precision Floating-Point Sign Mask
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVNTDQ">MOVNTDQ</a>
		</td>
		<td>
			Store Double Quadword Using Non-Temporal Hint
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVNTDQA">MOVNTDQA</a>
		</td>
		<td>
			Load Double Quadword Non-Temporal Aligned Hint
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVNTI">MOVNTI</a>
		</td>
		<td>
			Store Doubleword Using Non-Temporal Hint
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVNTPD">MOVNTPD</a>
		</td>
		<td>
			Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVNTPS">MOVNTPS</a>
		</td>
		<td>
			Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVNTQ">MOVNTQ</a>
		</td>
		<td>
			Store of Quadword Using Non-Temporal Hint
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVQ">MOVQ</a>
		</td>
		<td>
			Move Quadword
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVQ2DQ">MOVQ2DQ</a>
		</td>
		<td>
			Move Quadword from MMX Technology to XMM Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVS%2FMOVSB%2FMOVSW%2FMOVSD%2FMOVSQ">MOVS/MOVSB/MOVSW/MOVSD/MOVSQ</a>
		</td>
		<td>
			Move Data from String to String
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVSHDUP">MOVSHDUP</a>
		</td>
		<td>
			Move Packed Single-FP High and Duplicate
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVSLDUP">MOVSLDUP</a>
		</td>
		<td>
			Move Packed Single-FP Low and Duplicate
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVSS">MOVSS</a>
		</td>
		<td>
			Move Scalar Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVSX%2FMOVSXD">MOVSX/MOVSXD</a>
		</td>
		<td>
			Move with Sign-Extension
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVUPD">MOVUPD</a>
		</td>
		<td>
			Move Unaligned Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVUPS">MOVUPS</a>
		</td>
		<td>
			Move Unaligned Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MOVZX">MOVZX</a>
		</td>
		<td>
			Move with Zero-Extend
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MPSADBW">MPSADBW</a>
		</td>
		<td>
			Compute Multiple Packed Sums of Absolute Difference
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MUL">MUL</a>
		</td>
		<td>
			Unsigned Multiply
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MULPD">MULPD</a>
		</td>
		<td>
			Multiply Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MULPS">MULPS</a>
		</td>
		<td>
			Multiply Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MULSD">MULSD</a>
		</td>
		<td>
			Multiply Scalar Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MULSS">MULSS</a>
		</td>
		<td>
			Multiply Scalar Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/MWAIT">MWAIT</a>
		</td>
		<td>
			Monitor Wait
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/NEG">NEG</a>
		</td>
		<td>
			Two's Complement Negation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/NOP">NOP</a>
		</td>
		<td>
			No Operation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/NOT">NOT</a>
		</td>
		<td>
			One's Complement Negation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/OR">OR</a>
		</td>
		<td>
			Logical Inclusive OR
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ORPD">ORPD</a>
		</td>
		<td>
			Bitwise Logical OR of Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ORPS">ORPS</a>
		</td>
		<td>
			Bitwise Logical OR of Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/OUT">OUT</a>
		</td>
		<td>
			Output to Port
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/OUTS%2FOUTSB%2FOUTSW%2FOUTSD">OUTS/OUTSB/OUTSW/OUTSD</a>
		</td>
		<td>
			Output String to Port
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PABSB%2FPABSW%2FPABSD">PABSB/PABSW/PABSD</a>
		</td>
		<td>
			Packed Absolute Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PACKUSDW">PACKUSDW</a>
		</td>
		<td>
			Pack with Unsigned Saturation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PACKUSWB">PACKUSWB</a>
		</td>
		<td>
			Pack with Unsigned Saturation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PADDB%2FPADDW%2FPADDD">PADDB/PADDW/PADDD</a>
		</td>
		<td>
			Add Packed Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PADDQ">PADDQ</a>
		</td>
		<td>
			Add Packed Quadword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PADDSB%2FPADDSW">PADDSB/PADDSW</a>
		</td>
		<td>
			Add Packed Signed Integers with Signed Saturation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PADDUSB%2FPADDUSW">PADDUSB/PADDUSW</a>
		</td>
		<td>
			Add Packed Unsigned Integers with Unsigned Saturation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PALIGNR">PALIGNR</a>
		</td>
		<td>
			Packed Align Right
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PAND">PAND</a>
		</td>
		<td>
			Logical AND
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PANDN">PANDN</a>
		</td>
		<td>
			Logical AND NOT
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PAUSE">PAUSE</a>
		</td>
		<td>
			Spin Loop Hint
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PAVGB%2FPAVGW">PAVGB/PAVGW</a>
		</td>
		<td>
			Average Packed Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PBLENDVB">PBLENDVB</a>
		</td>
		<td>
			Variable Blend Packed Bytes
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PBLENDW">PBLENDW</a>
		</td>
		<td>
			Blend Packed Words
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PCLMULQDQ">PCLMULQDQ</a>
		</td>
		<td>
			Carry-Less Multiplication Quadword
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PCMPEQB%2FPCMPEQW%2FPCMPEQD">PCMPEQB/PCMPEQW/PCMPEQD</a>
		</td>
		<td>
			Compare Packed Data for Equal
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PCMPESTRI">PCMPESTRI</a>
		</td>
		<td>
			Packed Compare Explicit Length Strings, Return Index
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PCMPESTRM">PCMPESTRM</a>
		</td>
		<td>
			Packed Compare Explicit Length Strings, Return Mask
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PCMPGTB%2FPCMPGTW%2FPCMPGTD">PCMPGTB/PCMPGTW/PCMPGTD</a>
		</td>
		<td>
			Compare Packed Signed Integers for Greater Than
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PCMPISTRI">PCMPISTRI</a>
		</td>
		<td>
			Packed Compare Implicit Length Strings, Return Index
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PCMPISTRM">PCMPISTRM</a>
		</td>
		<td>
			Packed Compare Implicit Length Strings, Return Mask
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PEXTRB%2FPEXTRD%2FPEXTRQ">PEXTRB/PEXTRD/PEXTRQ</a>
		</td>
		<td>
			Extract Byte/Dword/Qword
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PHADDSW">PHADDSW</a>
		</td>
		<td>
			Packed Horizontal Add and Saturate
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PHADDW%2FPHADDD">PHADDW/PHADDD</a>
		</td>
		<td>
			Packed Horizontal Add
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PHMINPOSUW">PHMINPOSUW</a>
		</td>
		<td>
			Packed Horizontal Word Minimum
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PHSUBSW">PHSUBSW</a>
		</td>
		<td>
			Packed Horizontal Subtract and Saturate
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PHSUBW%2FPHSUBD">PHSUBW/PHSUBD</a>
		</td>
		<td>
			Packed Horizontal Subtract
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PINSRB%2FPINSRD%2FPINSRQ">PINSRB/PINSRD/PINSRQ</a>
		</td>
		<td>
			Insert Byte/Dword/Qword
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMADDUBSW">PMADDUBSW</a>
		</td>
		<td>
			Multiply and Add Packed Signed and Unsigned Bytes
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMADDWD">PMADDWD</a>
		</td>
		<td>
			Multiply and Add Packed Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMAXSB">PMAXSB</a>
		</td>
		<td>
			Maximum of Packed Signed Byte Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMAXSD">PMAXSD</a>
		</td>
		<td>
			Maximum of Packed Signed Dword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMAXSW">PMAXSW</a>
		</td>
		<td>
			Maximum of Packed Signed Word Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMAXUB">PMAXUB</a>
		</td>
		<td>
			Maximum of Packed Unsigned Byte Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMAXUD">PMAXUD</a>
		</td>
		<td>
			Maximum of Packed Unsigned Dword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMAXUW">PMAXUW</a>
		</td>
		<td>
			Maximum of Packed Word Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMINSB">PMINSB</a>
		</td>
		<td>
			Minimum of Packed Signed Byte Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMINSD">PMINSD</a>
		</td>
		<td>
			Minimum of Packed Dword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMINSW">PMINSW</a>
		</td>
		<td>
			Minimum of Packed Signed Word Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMINUB">PMINUB</a>
		</td>
		<td>
			Minimum of Packed Unsigned Byte Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMINUD">PMINUD</a>
		</td>
		<td>
			Minimum of Packed Dword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMINUW">PMINUW</a>
		</td>
		<td>
			Minimum of Packed Word Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMOVMSKB">PMOVMSKB</a>
		</td>
		<td>
			Move Byte Mask
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMOVSX">PMOVSX</a>
		</td>
		<td>
			Packed Move with Sign Extend
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMOVZX">PMOVZX</a>
		</td>
		<td>
			Packed Move with Zero Extend
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMULDQ">PMULDQ</a>
		</td>
		<td>
			Multiply Packed Signed Dword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMULHRSW">PMULHRSW</a>
		</td>
		<td>
			Packed Multiply High with Round and Scale
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMULHUW">PMULHUW</a>
		</td>
		<td>
			Multiply Packed Unsigned Integers and Store High Result
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMULHW">PMULHW</a>
		</td>
		<td>
			Multiply Packed Signed Integers and Store High Result
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMULLD">PMULLD</a>
		</td>
		<td>
			Multiply Packed Signed Dword Integers and Store Low Result
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMULLW">PMULLW</a>
		</td>
		<td>
			Multiply Packed Signed Integers and Store Low Result
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PMULUDQ">PMULUDQ</a>
		</td>
		<td>
			Multiply Packed Unsigned Doubleword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/POP">POP</a>
		</td>
		<td>
			Pop a Value from the Stack
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/POPA%2FPOPAD">POPA/POPAD</a>
		</td>
		<td>
			Pop All General-Purpose Registers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/POPCNT">POPCNT</a>
		</td>
		<td>
			Return the Count of Number of Bits Set to 1
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/POPF%2FPOPFD%2FPOPFQ">POPF/POPFD/POPFQ</a>
		</td>
		<td>
			Pop Stack into EFLAGS Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/POR">POR</a>
		</td>
		<td>
			Bitwise Logical OR
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PREFETCHh">PREFETCHh</a>
		</td>
		<td>
			Prefetch Data Into Caches
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSADBW">PSADBW</a>
		</td>
		<td>
			Compute Sum of Absolute Differences
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSHUFB">PSHUFB</a>
		</td>
		<td>
			Packed Shuffle Bytes
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSHUFD">PSHUFD</a>
		</td>
		<td>
			Shuffle Packed Doublewords
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSHUFHW">PSHUFHW</a>
		</td>
		<td>
			Shuffle Packed High Words
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSHUFLW">PSHUFLW</a>
		</td>
		<td>
			Shuffle Packed Low Words
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSHUFW">PSHUFW</a>
		</td>
		<td>
			Shuffle Packed Words
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSIGNB%2FPSIGNW%2FPSIGND">PSIGNB/PSIGNW/PSIGND</a>
		</td>
		<td>
			Packed SIGN
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSLLW%2FPSLLD%2FPSLLQ">PSLLW/PSLLD/PSLLQ</a>
		</td>
		<td>
			Shift Packed Data Left Logical
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSRAW%2FPSRAD">PSRAW/PSRAD</a>
		</td>
		<td>
			Shift Packed Data Right Arithmetic
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSRLDQ">PSRLDQ</a>
		</td>
		<td>
			Shift Double Quadword Right Logical
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSRLW%2FPSRLD%2FPSRLQ">PSRLW/PSRLD/PSRLQ</a>
		</td>
		<td>
			Shift Packed Data Right Logical
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSUBB%2FPSUBW%2FPSUBD">PSUBB/PSUBW/PSUBD</a>
		</td>
		<td>
			Subtract Packed Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSUBQ">PSUBQ</a>
		</td>
		<td>
			Subtract Packed Quadword Integers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSUBSB%2FPSUBSW">PSUBSB/PSUBSW</a>
		</td>
		<td>
			Subtract Packed Signed Integers with Signed Saturation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PSUBUSB%2FPSUBUSW">PSUBUSB/PSUBUSW</a>
		</td>
		<td>
			Subtract Packed Unsigned Integers with Unsigned Saturation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PTEST">PTEST</a>
		</td>
		<td>
			Logical Compare
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PUNPCKHBW%2FPUNPCKHWD%2FPUNPCKHDQ%2FPUNPCKHQDQ">PUNPCKHBW/PUNPCKHWD/PUNPCKHDQ/PUNPCKHQDQ</a>
		</td>
		<td>
			Unpack High Data
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PUNPCKLBW%2FPUNPCKLWD%2FPUNPCKLDQ%2FPUNPCKLQDQ">PUNPCKLBW/PUNPCKLWD/PUNPCKLDQ/PUNPCKLQDQ</a>
		</td>
		<td>
			Unpack Low Data
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PUSHA%2FPUSHAD">PUSHA/PUSHAD</a>
		</td>
		<td>
			Push All General-Purpose Registers
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PUSHF%2FPUSHFD">PUSHF/PUSHFD</a>
		</td>
		<td>
			Push EFLAGS Register onto the Stack
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/PXOR">PXOR</a>
		</td>
		<td>
			Logical Exclusive OR
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/RCL%2FRCR%2FROL%2FROR">RCL/RCR/ROL/ROR</a>
		</td>
		<td>
			Perform bit rotation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/RCPPS">RCPPS</a>
		</td>
		<td>
			Compute Reciprocals of Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/RCPSS">RCPSS</a>
		</td>
		<td>
			Compute Reciprocal of Scalar Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/RDMSR">RDMSR</a>
		</td>
		<td>
			Read from Model Specific Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/RDPMC">RDPMC</a>
		</td>
		<td>
			Read Performance-Monitoring Counters
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/RDTSC">RDTSC</a>
		</td>
		<td>
			Read Time-Stamp Counter
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/RDTSCP">RDTSCP</a>
		</td>
		<td>
			Read Time-Stamp Counter and Processor ID
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/REP%2FREPE%2FREPZ%2FREPNE%2FREPNZ">REP/REPE/REPZ/REPNE/REPNZ</a>
		</td>
		<td>
			Repeat String Operation Prefix
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ROUNDPD">ROUNDPD</a>
		</td>
		<td>
			Round Packed Double Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ROUNDPS">ROUNDPS</a>
		</td>
		<td>
			Round Packed Single Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ROUNDSD">ROUNDSD</a>
		</td>
		<td>
			Round Scalar Double Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/ROUNDSS">ROUNDSS</a>
		</td>
		<td>
			Round Scalar Single Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/RSM">RSM</a>
		</td>
		<td>
			Resume from System Management Mode
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/RSQRTPS">RSQRTPS</a>
		</td>
		<td>
			Compute Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/RSQRTSS">RSQRTSS</a>
		</td>
		<td>
			Compute Reciprocal of Square Root of Scalar Single-Precision Floating-Point Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SAHF">SAHF</a>
		</td>
		<td>
			Store AH into Flags
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SAL%2FSAR%2FSHL%2FSHR">SAL/SAR/SHL/SHR</a>
		</td>
		<td>
			Shift
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SCAS%2FSCASB%2FSCASW%2FSCASD">SCAS/SCASB/SCASW/SCASD</a>
		</td>
		<td>
			Scan String
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SFENCE">SFENCE</a>
		</td>
		<td>
			Store Fence
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SGDT">SGDT</a>
		</td>
		<td>
			Store Global Descriptor Table Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SHLD">SHLD</a>
		</td>
		<td>
			Double Precision Shift Left
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SHRD">SHRD</a>
		</td>
		<td>
			Double Precision Shift Right
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SHUFPD">SHUFPD</a>
		</td>
		<td>
			Shuffle Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SHUFPS">SHUFPS</a>
		</td>
		<td>
			Shuffle Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SIDT">SIDT</a>
		</td>
		<td>
			Store Interrupt Descriptor Table Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SLDT">SLDT</a>
		</td>
		<td>
			Store Local Descriptor Table Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SMSW">SMSW</a>
		</td>
		<td>
			Store Machine Status Word
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SQRTPS">SQRTPS</a>
		</td>
		<td>
			Compute Square Roots of Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SQRTSD">SQRTSD</a>
		</td>
		<td>
			Compute Square Root of Scalar Double-Precision Floating-Point Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SQRTSS">SQRTSS</a>
		</td>
		<td>
			Compute Square Root of Scalar Single-Precision Floating-Point Value
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/STC">STC</a>
		</td>
		<td>
			Set Carry Flag
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/STD">STD</a>
		</td>
		<td>
			Set Direction Flag
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/STI">STI</a>
		</td>
		<td>
			Set Interrupt Flag
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/STMXCSR">STMXCSR</a>
		</td>
		<td>
			Store MXCSR Register State
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/STOS%2FSTOSB%2FSTOSW%2FSTOSD%2FSTOSQ">STOS/STOSB/STOSW/STOSD/STOSQ</a>
		</td>
		<td>
			Store String
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SUB">SUB</a>
		</td>
		<td>
			Subtract
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SUBPD">SUBPD</a>
		</td>
		<td>
			Subtract Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SUBPS">SUBPS</a>
		</td>
		<td>
			Subtract Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SUBSD">SUBSD</a>
		</td>
		<td>
			Subtract Scalar Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SUBSS">SUBSS</a>
		</td>
		<td>
			Subtract Scalar Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SWAPGS">SWAPGS</a>
		</td>
		<td>
			Swap GS Base Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SYSCALL">SYSCALL</a>
		</td>
		<td>
			Fast System Call
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SYSENTER">SYSENTER</a>
		</td>
		<td>
			Fast System Call
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SYSEXIT">SYSEXIT</a>
		</td>
		<td>
			Fast Return from Fast System Call
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/SYSRET">SYSRET</a>
		</td>
		<td>
			Return From Fast System Call
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/TEST">TEST</a>
		</td>
		<td>
			Logical Compare
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/UCOMISD">UCOMISD</a>
		</td>
		<td>
			Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/UCOMISS">UCOMISS</a>
		</td>
		<td>
			Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/UD2">UD2</a>
		</td>
		<td>
			Undefined Instruction
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/UNPCKHPD">UNPCKHPD</a>
		</td>
		<td>
			Unpack and Interleave High Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/UNPCKHPS">UNPCKHPS</a>
		</td>
		<td>
			Unpack and Interleave High Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/UNPCKLPD">UNPCKLPD</a>
		</td>
		<td>
			Unpack and Interleave Low Packed Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/UNPCKLPS">UNPCKLPS</a>
		</td>
		<td>
			Unpack and Interleave Low Packed Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/VERR%2FVERW">VERR/VERW</a>
		</td>
		<td>
			Verify a Segment for Reading or Writing
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/VMCALL">VMCALL</a>
		</td>
		<td>
			Call to VM Monitor
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/VMCLEAR">VMCLEAR</a>
		</td>
		<td>
			Clear Virtual-Machine Control Structure
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/VMLAUNCH%2FVMRESUME">VMLAUNCH/VMRESUME</a>
		</td>
		<td>
			Launch/Resume Virtual Machine
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/VMPTRLD">VMPTRLD</a>
		</td>
		<td>
			Load Pointer to Virtual-Machine Control Structure
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/VMPTRST">VMPTRST</a>
		</td>
		<td>
			Store Pointer to Virtual-Machine Control Structure
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/VMREAD">VMREAD</a>
		</td>
		<td>
			Read Field from Virtual-Machine Control Structure
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/VMWRITE">VMWRITE</a>
		</td>
		<td>
			Write Field to Virtual-Machine Control Structure
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/VMXOFF">VMXOFF</a>
		</td>
		<td>
			Leave VMX Operation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/VMXON">VMXON</a>
		</td>
		<td>
			Enter VMX Operation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/WAIT%2FFWAIT">WAIT/FWAIT</a>
		</td>
		<td>
			Wait
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/WBINVD">WBINVD</a>
		</td>
		<td>
			Write Back and Invalidate Cache
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/WRMSR">WRMSR</a>
		</td>
		<td>
			Write to Model Specific Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/XADD">XADD</a>
		</td>
		<td>
			Exchange and Add
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/XCHG">XCHG</a>
		</td>
		<td>
			Exchange Register/Memory with Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/XGETBV">XGETBV</a>
		</td>
		<td>
			Get Value of Extended Control Register
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/XLAT%2FXLATB">XLAT/XLATB</a>
		</td>
		<td>
			Table Look-up Translation
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/XOR">XOR</a>
		</td>
		<td>
			Logical Exclusive OR
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/XORPD">XORPD</a>
		</td>
		<td>
			Bitwise Logical XOR for Double-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/XORPS">XORPS</a>
		</td>
		<td>
			Bitwise Logical XOR for Single-Precision Floating-Point Values
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/XRSTOR">XRSTOR</a>
		</td>
		<td>
			Restore Processor Extended States
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/XSAVE">XSAVE</a>
		</td>
		<td>
			Save Processor Extended States
		</td>
	</tr>
	<tr>
		<td>
			<a href="/x86reference/instructions/XSETBV">XSETBV</a>
		</td>
		<td>
			Set Extended Control Register
		</td>
	</tr>
	</tbody>
</table>

<script type="text/javascript" src="filter.js"></script>
<script>setFocus("filter-box");</script>
