Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec 16 22:14:57 2024
| Host         : DESKTOP-37A9H0N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ahb_sram_top_timing_summary_routed.rpt -pb ahb_sram_top_timing_summary_routed.pb -rpx ahb_sram_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ahb_sram_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 50 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.773        0.000                      0                32832        0.335        0.000                      0                32832        4.500        0.000                       0                 32971  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.773        0.000                      0                32832        0.335        0.000                      0                32832        4.500        0.000                       0                 32971  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 x_ahb_slave_if/haddr_r_reg[3]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sram_1/mem_reg[206][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.145ns  (logic 0.854ns (10.485%)  route 7.291ns (89.515%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns = ( 13.996 - 10.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       1.394     4.312    x_ahb_slave_if/clk
    SLICE_X48Y33         FDCE                                         r  x_ahb_slave_if/haddr_r_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.348     4.660 r  x_ahb_slave_if/haddr_r_reg[3]_rep__3/Q
                         net (fo=981, routed)         2.923     7.583    x_ahb_slave_if/haddr_r_reg[3]_rep__3_0
    SLICE_X82Y52         LUT2 (Prop_lut2_I0_O)        0.242     7.825 f  x_ahb_slave_if/mem[66][7]_i_4__0/O
                         net (fo=12, routed)          3.585    11.411    x_ahb_slave_if/mem[66][7]_i_4__0_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I1_O)        0.264    11.675 r  x_ahb_slave_if/mem[206][7]_i_1__0/O
                         net (fo=8, routed)           0.783    12.457    u_sram_1/mem_reg[206][7]_0[0]
    SLICE_X6Y33          FDCE                                         r  u_sram_1/mem_reg[206][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  hclk (IN)
                         net (fo=0)                   0.000    10.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    10.859 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           1.673    12.532    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.609 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       1.387    13.996    u_sram_1/clk
    SLICE_X6Y33          FDCE                                         r  u_sram_1/mem_reg[206][6]/C
                         clock pessimism              0.406    14.401    
                         clock uncertainty           -0.035    14.366    
    SLICE_X6Y33          FDCE (Setup_fdce_C_CE)      -0.136    14.230    u_sram_1/mem_reg[206][6]
  -------------------------------------------------------------------
                         required time                         14.230    
                         arrival time                         -12.457    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 x_ahb_slave_if/haddr_r_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sram_2/mem_reg[711][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.688ns  (logic 0.761ns (9.899%)  route 6.927ns (90.101%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.878ns = ( 13.878 - 10.000 ) 
    Source Clock Delay      (SCD):    4.532ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       1.614     4.532    x_ahb_slave_if/clk
    SLICE_X61Y109        FDCE                                         r  x_ahb_slave_if/haddr_r_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y109        FDCE (Prop_fdce_C_Q)         0.379     4.911 r  x_ahb_slave_if/haddr_r_reg[2]_rep__0/Q
                         net (fo=991, routed)         3.581     8.493    x_ahb_slave_if/haddr_r_reg[2]_rep__0_0
    SLICE_X99Y74         LUT4 (Prop_lut4_I3_O)        0.115     8.608 f  x_ahb_slave_if/mem[199][7]_i_2__1/O
                         net (fo=9, routed)           2.531    11.138    x_ahb_slave_if/mem[199][7]_i_2__1_n_0
    SLICE_X37Y78         LUT6 (Prop_lut6_I5_O)        0.267    11.405 r  x_ahb_slave_if/mem[711][7]_i_1__1/O
                         net (fo=8, routed)           0.815    12.220    u_sram_2/I420
    SLICE_X29Y80         FDCE                                         r  u_sram_2/mem_reg[711][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  hclk (IN)
                         net (fo=0)                   0.000    10.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    10.859 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           1.673    12.532    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.609 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       1.269    13.878    u_sram_2/clk
    SLICE_X29Y80         FDCE                                         r  u_sram_2/mem_reg[711][1]/C
                         clock pessimism              0.322    14.200    
                         clock uncertainty           -0.035    14.164    
    SLICE_X29Y80         FDCE (Setup_fdce_C_CE)      -0.168    13.996    u_sram_2/mem_reg[711][1]
  -------------------------------------------------------------------
                         required time                         13.996    
                         arrival time                         -12.220    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 x_ahb_slave_if/haddr_r_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sram_2/mem_reg[711][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.688ns  (logic 0.761ns (9.899%)  route 6.927ns (90.101%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.878ns = ( 13.878 - 10.000 ) 
    Source Clock Delay      (SCD):    4.532ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       1.614     4.532    x_ahb_slave_if/clk
    SLICE_X61Y109        FDCE                                         r  x_ahb_slave_if/haddr_r_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y109        FDCE (Prop_fdce_C_Q)         0.379     4.911 r  x_ahb_slave_if/haddr_r_reg[2]_rep__0/Q
                         net (fo=991, routed)         3.581     8.493    x_ahb_slave_if/haddr_r_reg[2]_rep__0_0
    SLICE_X99Y74         LUT4 (Prop_lut4_I3_O)        0.115     8.608 f  x_ahb_slave_if/mem[199][7]_i_2__1/O
                         net (fo=9, routed)           2.531    11.138    x_ahb_slave_if/mem[199][7]_i_2__1_n_0
    SLICE_X37Y78         LUT6 (Prop_lut6_I5_O)        0.267    11.405 r  x_ahb_slave_if/mem[711][7]_i_1__1/O
                         net (fo=8, routed)           0.815    12.220    u_sram_2/I420
    SLICE_X29Y80         FDCE                                         r  u_sram_2/mem_reg[711][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  hclk (IN)
                         net (fo=0)                   0.000    10.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    10.859 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           1.673    12.532    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.609 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       1.269    13.878    u_sram_2/clk
    SLICE_X29Y80         FDCE                                         r  u_sram_2/mem_reg[711][2]/C
                         clock pessimism              0.322    14.200    
                         clock uncertainty           -0.035    14.164    
    SLICE_X29Y80         FDCE (Setup_fdce_C_CE)      -0.168    13.996    u_sram_2/mem_reg[711][2]
  -------------------------------------------------------------------
                         required time                         13.996    
                         arrival time                         -12.220    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 x_ahb_slave_if/haddr_r_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sram_2/mem_reg[711][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.688ns  (logic 0.761ns (9.899%)  route 6.927ns (90.101%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.878ns = ( 13.878 - 10.000 ) 
    Source Clock Delay      (SCD):    4.532ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       1.614     4.532    x_ahb_slave_if/clk
    SLICE_X61Y109        FDCE                                         r  x_ahb_slave_if/haddr_r_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y109        FDCE (Prop_fdce_C_Q)         0.379     4.911 r  x_ahb_slave_if/haddr_r_reg[2]_rep__0/Q
                         net (fo=991, routed)         3.581     8.493    x_ahb_slave_if/haddr_r_reg[2]_rep__0_0
    SLICE_X99Y74         LUT4 (Prop_lut4_I3_O)        0.115     8.608 f  x_ahb_slave_if/mem[199][7]_i_2__1/O
                         net (fo=9, routed)           2.531    11.138    x_ahb_slave_if/mem[199][7]_i_2__1_n_0
    SLICE_X37Y78         LUT6 (Prop_lut6_I5_O)        0.267    11.405 r  x_ahb_slave_if/mem[711][7]_i_1__1/O
                         net (fo=8, routed)           0.815    12.220    u_sram_2/I420
    SLICE_X29Y80         FDCE                                         r  u_sram_2/mem_reg[711][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  hclk (IN)
                         net (fo=0)                   0.000    10.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    10.859 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           1.673    12.532    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.609 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       1.269    13.878    u_sram_2/clk
    SLICE_X29Y80         FDCE                                         r  u_sram_2/mem_reg[711][3]/C
                         clock pessimism              0.322    14.200    
                         clock uncertainty           -0.035    14.164    
    SLICE_X29Y80         FDCE (Setup_fdce_C_CE)      -0.168    13.996    u_sram_2/mem_reg[711][3]
  -------------------------------------------------------------------
                         required time                         13.996    
                         arrival time                         -12.220    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 x_ahb_slave_if/haddr_r_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sram_2/mem_reg[711][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.688ns  (logic 0.761ns (9.899%)  route 6.927ns (90.101%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.878ns = ( 13.878 - 10.000 ) 
    Source Clock Delay      (SCD):    4.532ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       1.614     4.532    x_ahb_slave_if/clk
    SLICE_X61Y109        FDCE                                         r  x_ahb_slave_if/haddr_r_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y109        FDCE (Prop_fdce_C_Q)         0.379     4.911 r  x_ahb_slave_if/haddr_r_reg[2]_rep__0/Q
                         net (fo=991, routed)         3.581     8.493    x_ahb_slave_if/haddr_r_reg[2]_rep__0_0
    SLICE_X99Y74         LUT4 (Prop_lut4_I3_O)        0.115     8.608 f  x_ahb_slave_if/mem[199][7]_i_2__1/O
                         net (fo=9, routed)           2.531    11.138    x_ahb_slave_if/mem[199][7]_i_2__1_n_0
    SLICE_X37Y78         LUT6 (Prop_lut6_I5_O)        0.267    11.405 r  x_ahb_slave_if/mem[711][7]_i_1__1/O
                         net (fo=8, routed)           0.815    12.220    u_sram_2/I420
    SLICE_X29Y80         FDCE                                         r  u_sram_2/mem_reg[711][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  hclk (IN)
                         net (fo=0)                   0.000    10.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    10.859 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           1.673    12.532    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.609 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       1.269    13.878    u_sram_2/clk
    SLICE_X29Y80         FDCE                                         r  u_sram_2/mem_reg[711][4]/C
                         clock pessimism              0.322    14.200    
                         clock uncertainty           -0.035    14.164    
    SLICE_X29Y80         FDCE (Setup_fdce_C_CE)      -0.168    13.996    u_sram_2/mem_reg[711][4]
  -------------------------------------------------------------------
                         required time                         13.996    
                         arrival time                         -12.220    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 x_ahb_slave_if/haddr_r_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sram_2/mem_reg[711][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.688ns  (logic 0.761ns (9.899%)  route 6.927ns (90.101%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.878ns = ( 13.878 - 10.000 ) 
    Source Clock Delay      (SCD):    4.532ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       1.614     4.532    x_ahb_slave_if/clk
    SLICE_X61Y109        FDCE                                         r  x_ahb_slave_if/haddr_r_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y109        FDCE (Prop_fdce_C_Q)         0.379     4.911 r  x_ahb_slave_if/haddr_r_reg[2]_rep__0/Q
                         net (fo=991, routed)         3.581     8.493    x_ahb_slave_if/haddr_r_reg[2]_rep__0_0
    SLICE_X99Y74         LUT4 (Prop_lut4_I3_O)        0.115     8.608 f  x_ahb_slave_if/mem[199][7]_i_2__1/O
                         net (fo=9, routed)           2.531    11.138    x_ahb_slave_if/mem[199][7]_i_2__1_n_0
    SLICE_X37Y78         LUT6 (Prop_lut6_I5_O)        0.267    11.405 r  x_ahb_slave_if/mem[711][7]_i_1__1/O
                         net (fo=8, routed)           0.815    12.220    u_sram_2/I420
    SLICE_X29Y80         FDCE                                         r  u_sram_2/mem_reg[711][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  hclk (IN)
                         net (fo=0)                   0.000    10.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    10.859 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           1.673    12.532    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.609 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       1.269    13.878    u_sram_2/clk
    SLICE_X29Y80         FDCE                                         r  u_sram_2/mem_reg[711][6]/C
                         clock pessimism              0.322    14.200    
                         clock uncertainty           -0.035    14.164    
    SLICE_X29Y80         FDCE (Setup_fdce_C_CE)      -0.168    13.996    u_sram_2/mem_reg[711][6]
  -------------------------------------------------------------------
                         required time                         13.996    
                         arrival time                         -12.220    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 x_ahb_slave_if/haddr_r_reg[3]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sram_1/mem_reg[234][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.123ns  (logic 0.854ns (10.513%)  route 7.269ns (89.487%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 13.999 - 10.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       1.394     4.312    x_ahb_slave_if/clk
    SLICE_X48Y33         FDCE                                         r  x_ahb_slave_if/haddr_r_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.348     4.660 r  x_ahb_slave_if/haddr_r_reg[3]_rep__3/Q
                         net (fo=981, routed)         2.923     7.583    x_ahb_slave_if/haddr_r_reg[3]_rep__3_0
    SLICE_X82Y52         LUT2 (Prop_lut2_I0_O)        0.242     7.825 f  x_ahb_slave_if/mem[66][7]_i_4__0/O
                         net (fo=12, routed)          3.603    11.429    x_ahb_slave_if/mem[66][7]_i_4__0_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I1_O)        0.264    11.693 r  x_ahb_slave_if/mem[234][7]_i_1__0/O
                         net (fo=8, routed)           0.743    12.435    u_sram_1/mem_reg[234][7]_0[0]
    SLICE_X6Y37          FDCE                                         r  u_sram_1/mem_reg[234][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  hclk (IN)
                         net (fo=0)                   0.000    10.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    10.859 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           1.673    12.532    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.609 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       1.390    13.999    u_sram_1/clk
    SLICE_X6Y37          FDCE                                         r  u_sram_1/mem_reg[234][0]/C
                         clock pessimism              0.406    14.404    
                         clock uncertainty           -0.035    14.369    
    SLICE_X6Y37          FDCE (Setup_fdce_C_CE)      -0.136    14.233    u_sram_1/mem_reg[234][0]
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                         -12.435    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 x_ahb_slave_if/haddr_r_reg[3]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sram_1/mem_reg[234][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.123ns  (logic 0.854ns (10.513%)  route 7.269ns (89.487%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 13.999 - 10.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       1.394     4.312    x_ahb_slave_if/clk
    SLICE_X48Y33         FDCE                                         r  x_ahb_slave_if/haddr_r_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.348     4.660 r  x_ahb_slave_if/haddr_r_reg[3]_rep__3/Q
                         net (fo=981, routed)         2.923     7.583    x_ahb_slave_if/haddr_r_reg[3]_rep__3_0
    SLICE_X82Y52         LUT2 (Prop_lut2_I0_O)        0.242     7.825 f  x_ahb_slave_if/mem[66][7]_i_4__0/O
                         net (fo=12, routed)          3.603    11.429    x_ahb_slave_if/mem[66][7]_i_4__0_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I1_O)        0.264    11.693 r  x_ahb_slave_if/mem[234][7]_i_1__0/O
                         net (fo=8, routed)           0.743    12.435    u_sram_1/mem_reg[234][7]_0[0]
    SLICE_X6Y37          FDCE                                         r  u_sram_1/mem_reg[234][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  hclk (IN)
                         net (fo=0)                   0.000    10.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    10.859 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           1.673    12.532    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.609 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       1.390    13.999    u_sram_1/clk
    SLICE_X6Y37          FDCE                                         r  u_sram_1/mem_reg[234][1]/C
                         clock pessimism              0.406    14.404    
                         clock uncertainty           -0.035    14.369    
    SLICE_X6Y37          FDCE (Setup_fdce_C_CE)      -0.136    14.233    u_sram_1/mem_reg[234][1]
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                         -12.435    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 x_ahb_slave_if/haddr_r_reg[3]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sram_1/mem_reg[234][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.123ns  (logic 0.854ns (10.513%)  route 7.269ns (89.487%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 13.999 - 10.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       1.394     4.312    x_ahb_slave_if/clk
    SLICE_X48Y33         FDCE                                         r  x_ahb_slave_if/haddr_r_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.348     4.660 r  x_ahb_slave_if/haddr_r_reg[3]_rep__3/Q
                         net (fo=981, routed)         2.923     7.583    x_ahb_slave_if/haddr_r_reg[3]_rep__3_0
    SLICE_X82Y52         LUT2 (Prop_lut2_I0_O)        0.242     7.825 f  x_ahb_slave_if/mem[66][7]_i_4__0/O
                         net (fo=12, routed)          3.603    11.429    x_ahb_slave_if/mem[66][7]_i_4__0_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I1_O)        0.264    11.693 r  x_ahb_slave_if/mem[234][7]_i_1__0/O
                         net (fo=8, routed)           0.743    12.435    u_sram_1/mem_reg[234][7]_0[0]
    SLICE_X6Y37          FDCE                                         r  u_sram_1/mem_reg[234][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  hclk (IN)
                         net (fo=0)                   0.000    10.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    10.859 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           1.673    12.532    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.609 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       1.390    13.999    u_sram_1/clk
    SLICE_X6Y37          FDCE                                         r  u_sram_1/mem_reg[234][2]/C
                         clock pessimism              0.406    14.404    
                         clock uncertainty           -0.035    14.369    
    SLICE_X6Y37          FDCE (Setup_fdce_C_CE)      -0.136    14.233    u_sram_1/mem_reg[234][2]
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                         -12.435    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 x_ahb_slave_if/haddr_r_reg[3]_rep__3/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sram_1/mem_reg[234][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.123ns  (logic 0.854ns (10.513%)  route 7.269ns (89.487%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 13.999 - 10.000 ) 
    Source Clock Delay      (SCD):    4.312ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           1.843     2.833    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     2.918 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       1.394     4.312    x_ahb_slave_if/clk
    SLICE_X48Y33         FDCE                                         r  x_ahb_slave_if/haddr_r_reg[3]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.348     4.660 r  x_ahb_slave_if/haddr_r_reg[3]_rep__3/Q
                         net (fo=981, routed)         2.923     7.583    x_ahb_slave_if/haddr_r_reg[3]_rep__3_0
    SLICE_X82Y52         LUT2 (Prop_lut2_I0_O)        0.242     7.825 f  x_ahb_slave_if/mem[66][7]_i_4__0/O
                         net (fo=12, routed)          3.603    11.429    x_ahb_slave_if/mem[66][7]_i_4__0_n_0
    SLICE_X15Y35         LUT6 (Prop_lut6_I1_O)        0.264    11.693 r  x_ahb_slave_if/mem[234][7]_i_1__0/O
                         net (fo=8, routed)           0.743    12.435    u_sram_1/mem_reg[234][7]_0[0]
    SLICE_X6Y37          FDCE                                         r  u_sram_1/mem_reg[234][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U7                                                0.000    10.000 r  hclk (IN)
                         net (fo=0)                   0.000    10.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.859    10.859 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           1.673    12.532    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.609 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       1.390    13.999    u_sram_1/clk
    SLICE_X6Y37          FDCE                                         r  u_sram_1/mem_reg[234][4]/C
                         clock pessimism              0.406    14.404    
                         clock uncertainty           -0.035    14.369    
    SLICE_X6Y37          FDCE (Setup_fdce_C_CE)      -0.136    14.233    u_sram_1/mem_reg[234][4]
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                         -12.435    
  -------------------------------------------------------------------
                         slack                                  1.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 x_ahb_slave_if/haddr_r_reg[5]_rep__25/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sram_0/mem_reg[21][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.379%)  route 0.388ns (67.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       0.553     1.528    x_ahb_slave_if/clk
    SLICE_X47Y31         FDCE                                         r  x_ahb_slave_if/haddr_r_reg[5]_rep__25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.141     1.669 f  x_ahb_slave_if/haddr_r_reg[5]_rep__25/Q
                         net (fo=126, routed)         0.195     1.864    x_ahb_slave_if/haddr_r_reg[5]_rep__25_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.909 r  x_ahb_slave_if/mem[21][7]_i_1/O
                         net (fo=8, routed)           0.194     2.103    u_sram_0/mem_reg[21][7]_0[0]
    SLICE_X50Y30         FDCE                                         r  u_sram_0/mem_reg[21][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       0.813     2.037    u_sram_0/hclk_IBUF_BUFG
    SLICE_X50Y30         FDCE                                         r  u_sram_0/mem_reg[21][0]/C
                         clock pessimism             -0.254     1.783    
    SLICE_X50Y30         FDCE (Hold_fdce_C_CE)       -0.016     1.767    u_sram_0/mem_reg[21][0]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 x_ahb_slave_if/haddr_r_reg[5]_rep__25/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sram_0/mem_reg[21][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.379%)  route 0.388ns (67.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       0.553     1.528    x_ahb_slave_if/clk
    SLICE_X47Y31         FDCE                                         r  x_ahb_slave_if/haddr_r_reg[5]_rep__25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.141     1.669 f  x_ahb_slave_if/haddr_r_reg[5]_rep__25/Q
                         net (fo=126, routed)         0.195     1.864    x_ahb_slave_if/haddr_r_reg[5]_rep__25_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.909 r  x_ahb_slave_if/mem[21][7]_i_1/O
                         net (fo=8, routed)           0.194     2.103    u_sram_0/mem_reg[21][7]_0[0]
    SLICE_X50Y30         FDCE                                         r  u_sram_0/mem_reg[21][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       0.813     2.037    u_sram_0/hclk_IBUF_BUFG
    SLICE_X50Y30         FDCE                                         r  u_sram_0/mem_reg[21][1]/C
                         clock pessimism             -0.254     1.783    
    SLICE_X50Y30         FDCE (Hold_fdce_C_CE)       -0.016     1.767    u_sram_0/mem_reg[21][1]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 x_ahb_slave_if/haddr_r_reg[5]_rep__25/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sram_0/mem_reg[21][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.379%)  route 0.388ns (67.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       0.553     1.528    x_ahb_slave_if/clk
    SLICE_X47Y31         FDCE                                         r  x_ahb_slave_if/haddr_r_reg[5]_rep__25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.141     1.669 f  x_ahb_slave_if/haddr_r_reg[5]_rep__25/Q
                         net (fo=126, routed)         0.195     1.864    x_ahb_slave_if/haddr_r_reg[5]_rep__25_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.909 r  x_ahb_slave_if/mem[21][7]_i_1/O
                         net (fo=8, routed)           0.194     2.103    u_sram_0/mem_reg[21][7]_0[0]
    SLICE_X50Y30         FDCE                                         r  u_sram_0/mem_reg[21][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       0.813     2.037    u_sram_0/hclk_IBUF_BUFG
    SLICE_X50Y30         FDCE                                         r  u_sram_0/mem_reg[21][2]/C
                         clock pessimism             -0.254     1.783    
    SLICE_X50Y30         FDCE (Hold_fdce_C_CE)       -0.016     1.767    u_sram_0/mem_reg[21][2]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 x_ahb_slave_if/haddr_r_reg[5]_rep__25/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sram_0/mem_reg[21][3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.379%)  route 0.388ns (67.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       0.553     1.528    x_ahb_slave_if/clk
    SLICE_X47Y31         FDCE                                         r  x_ahb_slave_if/haddr_r_reg[5]_rep__25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.141     1.669 f  x_ahb_slave_if/haddr_r_reg[5]_rep__25/Q
                         net (fo=126, routed)         0.195     1.864    x_ahb_slave_if/haddr_r_reg[5]_rep__25_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.909 r  x_ahb_slave_if/mem[21][7]_i_1/O
                         net (fo=8, routed)           0.194     2.103    u_sram_0/mem_reg[21][7]_0[0]
    SLICE_X50Y30         FDCE                                         r  u_sram_0/mem_reg[21][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       0.813     2.037    u_sram_0/hclk_IBUF_BUFG
    SLICE_X50Y30         FDCE                                         r  u_sram_0/mem_reg[21][3]/C
                         clock pessimism             -0.254     1.783    
    SLICE_X50Y30         FDCE (Hold_fdce_C_CE)       -0.016     1.767    u_sram_0/mem_reg[21][3]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 x_ahb_slave_if/haddr_r_reg[5]_rep__25/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sram_0/mem_reg[21][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.379%)  route 0.388ns (67.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       0.553     1.528    x_ahb_slave_if/clk
    SLICE_X47Y31         FDCE                                         r  x_ahb_slave_if/haddr_r_reg[5]_rep__25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.141     1.669 f  x_ahb_slave_if/haddr_r_reg[5]_rep__25/Q
                         net (fo=126, routed)         0.195     1.864    x_ahb_slave_if/haddr_r_reg[5]_rep__25_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.909 r  x_ahb_slave_if/mem[21][7]_i_1/O
                         net (fo=8, routed)           0.194     2.103    u_sram_0/mem_reg[21][7]_0[0]
    SLICE_X50Y30         FDCE                                         r  u_sram_0/mem_reg[21][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       0.813     2.037    u_sram_0/hclk_IBUF_BUFG
    SLICE_X50Y30         FDCE                                         r  u_sram_0/mem_reg[21][4]/C
                         clock pessimism             -0.254     1.783    
    SLICE_X50Y30         FDCE (Hold_fdce_C_CE)       -0.016     1.767    u_sram_0/mem_reg[21][4]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 x_ahb_slave_if/haddr_r_reg[5]_rep__25/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sram_0/mem_reg[21][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.379%)  route 0.388ns (67.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       0.553     1.528    x_ahb_slave_if/clk
    SLICE_X47Y31         FDCE                                         r  x_ahb_slave_if/haddr_r_reg[5]_rep__25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.141     1.669 f  x_ahb_slave_if/haddr_r_reg[5]_rep__25/Q
                         net (fo=126, routed)         0.195     1.864    x_ahb_slave_if/haddr_r_reg[5]_rep__25_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.909 r  x_ahb_slave_if/mem[21][7]_i_1/O
                         net (fo=8, routed)           0.194     2.103    u_sram_0/mem_reg[21][7]_0[0]
    SLICE_X50Y30         FDCE                                         r  u_sram_0/mem_reg[21][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       0.813     2.037    u_sram_0/hclk_IBUF_BUFG
    SLICE_X50Y30         FDCE                                         r  u_sram_0/mem_reg[21][5]/C
                         clock pessimism             -0.254     1.783    
    SLICE_X50Y30         FDCE (Hold_fdce_C_CE)       -0.016     1.767    u_sram_0/mem_reg[21][5]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 x_ahb_slave_if/haddr_r_reg[5]_rep__25/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sram_0/mem_reg[21][6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.379%)  route 0.388ns (67.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       0.553     1.528    x_ahb_slave_if/clk
    SLICE_X47Y31         FDCE                                         r  x_ahb_slave_if/haddr_r_reg[5]_rep__25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.141     1.669 f  x_ahb_slave_if/haddr_r_reg[5]_rep__25/Q
                         net (fo=126, routed)         0.195     1.864    x_ahb_slave_if/haddr_r_reg[5]_rep__25_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.909 r  x_ahb_slave_if/mem[21][7]_i_1/O
                         net (fo=8, routed)           0.194     2.103    u_sram_0/mem_reg[21][7]_0[0]
    SLICE_X50Y30         FDCE                                         r  u_sram_0/mem_reg[21][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       0.813     2.037    u_sram_0/hclk_IBUF_BUFG
    SLICE_X50Y30         FDCE                                         r  u_sram_0/mem_reg[21][6]/C
                         clock pessimism             -0.254     1.783    
    SLICE_X50Y30         FDCE (Hold_fdce_C_CE)       -0.016     1.767    u_sram_0/mem_reg[21][6]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 x_ahb_slave_if/haddr_r_reg[5]_rep__25/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sram_0/mem_reg[21][7]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.379%)  route 0.388ns (67.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       0.553     1.528    x_ahb_slave_if/clk
    SLICE_X47Y31         FDCE                                         r  x_ahb_slave_if/haddr_r_reg[5]_rep__25/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.141     1.669 f  x_ahb_slave_if/haddr_r_reg[5]_rep__25/Q
                         net (fo=126, routed)         0.195     1.864    x_ahb_slave_if/haddr_r_reg[5]_rep__25_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.909 r  x_ahb_slave_if/mem[21][7]_i_1/O
                         net (fo=8, routed)           0.194     2.103    u_sram_0/mem_reg[21][7]_0[0]
    SLICE_X50Y30         FDCE                                         r  u_sram_0/mem_reg[21][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       0.813     2.037    u_sram_0/hclk_IBUF_BUFG
    SLICE_X50Y30         FDCE                                         r  u_sram_0/mem_reg[21][7]/C
                         clock pessimism             -0.254     1.783    
    SLICE_X50Y30         FDCE (Hold_fdce_C_CE)       -0.016     1.767    u_sram_0/mem_reg[21][7]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 x_ahb_slave_if/haddr_r_reg[2]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sram_0/mem_reg[27][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.105%)  route 0.412ns (68.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       0.553     1.528    x_ahb_slave_if/clk
    SLICE_X47Y31         FDCE                                         r  x_ahb_slave_if/haddr_r_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.141     1.669 r  x_ahb_slave_if/haddr_r_reg[2]_rep__5/Q
                         net (fo=991, routed)         0.240     1.909    x_ahb_slave_if/haddr_r_reg[2]_rep__5_0
    SLICE_X51Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.954 r  x_ahb_slave_if/mem[27][7]_i_1/O
                         net (fo=8, routed)           0.172     2.126    u_sram_0/mem_reg[27][7]_0[0]
    SLICE_X50Y31         FDCE                                         r  u_sram_0/mem_reg[27][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       0.814     2.038    u_sram_0/hclk_IBUF_BUFG
    SLICE_X50Y31         FDCE                                         r  u_sram_0/mem_reg[27][0]/C
                         clock pessimism             -0.254     1.784    
    SLICE_X50Y31         FDCE (Hold_fdce_C_CE)       -0.016     1.768    u_sram_0/mem_reg[27][0]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 x_ahb_slave_if/haddr_r_reg[2]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_sram_0/mem_reg[27][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.105%)  route 0.412ns (68.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.949    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.975 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       0.553     1.528    x_ahb_slave_if/clk
    SLICE_X47Y31         FDCE                                         r  x_ahb_slave_if/haddr_r_reg[2]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.141     1.669 r  x_ahb_slave_if/haddr_r_reg[2]_rep__5/Q
                         net (fo=991, routed)         0.240     1.909    x_ahb_slave_if/haddr_r_reg[2]_rep__5_0
    SLICE_X51Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.954 r  x_ahb_slave_if/mem[27][7]_i_1/O
                         net (fo=8, routed)           0.172     2.126    u_sram_0/mem_reg[27][7]_0[0]
    SLICE_X50Y31         FDCE                                         r  u_sram_0/mem_reg[27][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U7                                                0.000     0.000 r  hclk (IN)
                         net (fo=0)                   0.000     0.000    hclk
    U7                   IBUF (Prop_ibuf_I_O)         0.476     0.476 r  hclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.195    hclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  hclk_IBUF_BUFG_inst/O
                         net (fo=32970, routed)       0.814     2.038    u_sram_0/hclk_IBUF_BUFG
    SLICE_X50Y31         FDCE                                         r  u_sram_0/mem_reg[27][1]/C
                         clock pessimism             -0.254     1.784    
    SLICE_X50Y31         FDCE (Hold_fdce_C_CE)       -0.016     1.768    u_sram_0/mem_reg[27][1]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.358    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  hclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X66Y21   u_sram_0/mem_reg[144][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X66Y21   u_sram_0/mem_reg[144][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X66Y21   u_sram_0/mem_reg[144][4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X67Y27   u_sram_0/mem_reg[144][5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X66Y21   u_sram_0/mem_reg[144][6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   u_sram_0/mem_reg[144][7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   u_sram_0/mem_reg[145][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   u_sram_0/mem_reg[145][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   u_sram_0/mem_reg[145][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y9    u_sram_0/mem_reg[788][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y11   u_sram_0/mem_reg[789][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y11   u_sram_0/mem_reg[789][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y11   u_sram_0/mem_reg[789][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X27Y13   u_sram_0/mem_reg[789][3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y11   u_sram_0/mem_reg[789][4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y11   u_sram_0/mem_reg[789][5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y11   u_sram_0/mem_reg[789][6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X26Y11   u_sram_0/mem_reg[789][7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X94Y16   u_sram_0/mem_reg[78][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y21   u_sram_0/mem_reg[144][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y21   u_sram_0/mem_reg[144][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y21   u_sram_0/mem_reg[144][4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X67Y27   u_sram_0/mem_reg[144][5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X66Y21   u_sram_0/mem_reg[144][6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u_sram_0/mem_reg[144][7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y22   u_sram_0/mem_reg[146][2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y13   u_sram_0/mem_reg[788][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y52   u_sram_1/mem_reg[253][6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y54   u_sram_1/mem_reg[254][2]/C



