initSidebarItems({"mod":[["otg_hs_cid","OTG_HS core ID register"],["otg_hs_dieptxf1","OTG_HS device IN endpoint transmit FIFO size register"],["otg_hs_dieptxf2","OTG_HS device IN endpoint transmit FIFO size register"],["otg_hs_dieptxf3","OTG_HS device IN endpoint transmit FIFO size register"],["otg_hs_dieptxf4","OTG_HS device IN endpoint transmit FIFO size register"],["otg_hs_dieptxf5","OTG_HS device IN endpoint transmit FIFO size register"],["otg_hs_dieptxf6","OTG_HS device IN endpoint transmit FIFO size register"],["otg_hs_dieptxf7","OTG_HS device IN endpoint transmit FIFO size register"],["otg_hs_gahbcfg","OTG_HS AHB configuration register"],["otg_hs_gccfg","OTG_HS general core configuration register"],["otg_hs_gintmsk","OTG_HS interrupt mask register"],["otg_hs_gintsts","OTG_HS core interrupt register"],["otg_hs_gnptxfsiz_host","OTG_HS nonperiodic transmit FIFO size register (host mode)"],["otg_hs_gnptxsts","OTG_HS nonperiodic transmit FIFO/queue status register"],["otg_hs_gotgctl","OTG_HS control and status register"],["otg_hs_gotgint","OTG_HS interrupt register"],["otg_hs_grstctl","OTG_HS reset register"],["otg_hs_grxfsiz","OTG_HS Receive FIFO size register"],["otg_hs_grxstsp_host","OTG_HS status read and pop register (host mode)"],["otg_hs_grxstsp_peripheral","OTG_HS status read and pop register (peripheral mode)"],["otg_hs_grxstsr_host","OTG_HS Receive status debug read register (host mode)"],["otg_hs_grxstsr_peripheral","OTG_HS Receive status debug read register (peripheral mode mode)"],["otg_hs_gusbcfg","OTG_HS USB configuration register"],["otg_hs_hptxfsiz","OTG_HS Host periodic transmit FIFO size register"],["otg_hs_tx0fsiz_peripheral","Endpoint 0 transmit FIFO size (peripheral mode)"]],"struct":[["OTG_HS_CID","OTG_HS core ID register"],["OTG_HS_DIEPTXF1","OTG_HS device IN endpoint transmit FIFO size register"],["OTG_HS_DIEPTXF2","OTG_HS device IN endpoint transmit FIFO size register"],["OTG_HS_DIEPTXF3","OTG_HS device IN endpoint transmit FIFO size register"],["OTG_HS_DIEPTXF4","OTG_HS device IN endpoint transmit FIFO size register"],["OTG_HS_DIEPTXF5","OTG_HS device IN endpoint transmit FIFO size register"],["OTG_HS_DIEPTXF6","OTG_HS device IN endpoint transmit FIFO size register"],["OTG_HS_DIEPTXF7","OTG_HS device IN endpoint transmit FIFO size register"],["OTG_HS_GAHBCFG","OTG_HS AHB configuration register"],["OTG_HS_GCCFG","OTG_HS general core configuration register"],["OTG_HS_GINTMSK","OTG_HS interrupt mask register"],["OTG_HS_GINTSTS","OTG_HS core interrupt register"],["OTG_HS_GNPTXFSIZ_HOST","OTG_HS nonperiodic transmit FIFO size register (host mode)"],["OTG_HS_GNPTXSTS","OTG_HS nonperiodic transmit FIFO/queue status register"],["OTG_HS_GOTGCTL","OTG_HS control and status register"],["OTG_HS_GOTGINT","OTG_HS interrupt register"],["OTG_HS_GRSTCTL","OTG_HS reset register"],["OTG_HS_GRXFSIZ","OTG_HS Receive FIFO size register"],["OTG_HS_GRXSTSP_HOST","OTG_HS status read and pop register (host mode)"],["OTG_HS_GRXSTSP_PERIPHERAL","OTG_HS status read and pop register (peripheral mode)"],["OTG_HS_GRXSTSR_HOST","OTG_HS Receive status debug read register (host mode)"],["OTG_HS_GRXSTSR_PERIPHERAL","OTG_HS Receive status debug read register (peripheral mode mode)"],["OTG_HS_GUSBCFG","OTG_HS USB configuration register"],["OTG_HS_HPTXFSIZ","OTG_HS Host periodic transmit FIFO size register"],["OTG_HS_TX0FSIZ_PERIPHERAL","Endpoint 0 transmit FIFO size (peripheral mode)"],["RegisterBlock","Register block"]]});