virt	,	V_56
msleep	,	F_15
MAILBOX_INT_CNTL	,	V_50
tmp	,	V_48
CHIP_TONGA	,	V_9
state	,	V_47
cancel_delayed_work_sync	,	F_39
ARRAY_SIZE	,	F_3
val	,	V_17
xgpu_vi_release_full_gpu_access	,	F_20
init	,	V_37
INIT_DELAYED_WORK	,	F_37
"Doesn't get ack from pf.\n"	,	L_2
xgpu_vi_request_reset	,	F_18
xgpu_vi_mailbox_ack_irq	,	F_21
work	,	V_54
IDH_REL_GPU_FINI_ACCESS	,	V_40
asic_type	,	V_3
AMDGPU_IRQ_STATE_ENABLE	,	V_52
TRN_MSG_ACK	,	V_30
xgpu_vi_mailbox_set_irq_funcs	,	F_31
MAILBOX_CONTROL	,	V_15
amdgpu_irq_add_id	,	F_33
adev	,	V_2
pr_err	,	F_14
IDH_REL_GPU_INIT_ACCESS	,	V_39
amdgpu_irq_get	,	F_36
xgpu_vi_mailbox_get_irq	,	F_35
xgpu_vi_mailbox_set_valid	,	F_9
mmMAILBOX_INT_CNTL	,	V_49
xgpu_tonga_golden_common_all	,	V_12
IDH_REQ_GPU_RESET_ACCESS	,	V_36
RREG32	,	F_6
amdgpu_interrupt_state	,	V_46
amdgpu_iv_entry	,	V_43
ACK_INT_EN	,	V_51
REG_FIELD_MASK	,	F_13
event	,	V_20
xgpu_vi_mailbox_put_irq	,	F_38
ETIME	,	V_31
xgpu_fiji_mgcg_cgcg_init	,	V_5
ENOENT	,	V_25
"get ack intr and do nothing.\n"	,	L_3
RCV_MSG_ACK	,	V_16
xgpu_vi_mailbox_ack_irq_funcs	,	V_67
"Doesn't support chip type.\n"	,	L_1
xgpu_vi_mailbox_flr_work	,	F_24
xgpu_vi_request_full_gpu_access	,	F_19
r	,	V_26
VI_MAILBOX_TIMEDOUT	,	V_28
VALID_INT_EN	,	V_59
MAILBOX_MSGBUF_TRN_DW0	,	V_22
source	,	V_42
IDH_REQ_GPU_INIT_ACCESS	,	V_34
ack_irq	,	V_64
IDH_REQ_GPU_FINI_ACCESS	,	V_38
num_types	,	V_65
xgpu_vi_set_mailbox_ack_irq	,	F_23
u32	,	V_6
reg	,	V_13
CHIP_FIJI	,	V_4
MSGBUF_DATA	,	V_23
xgpu_vi_mailbox_send_ack	,	F_5
REG_SET_FIELD	,	F_7
amdgpu_program_register_sequence	,	F_2
mmMAILBOX_MSGBUF_TRN_DW0	,	V_21
"failed to get flr cmpl msg from hypervior.\n"	,	L_4
xgpu_vi_poll_ack	,	F_12
xgpu_vi_set_mailbox_rcv_irq	,	F_27
xgpu_vi_poll_msg	,	F_16
rcv_irq	,	V_68
entry	,	V_44
IDH_FLR_NOTIFICATION	,	V_62
TRN_MSG_VALID	,	V_18
xgpu_vi_send_access_requests	,	F_17
IDH_READY_TO_ACCESS_GPU	,	V_35
amdgpu_virt	,	V_55
DRM_ERROR	,	F_26
AMDGPU_SRIOV_CAPS_RUNTIME	,	V_61
VI_MAILBOX_RESET_TIME	,	V_63
xgpu_vi_mailbox_trans_msg	,	F_10
work_struct	,	V_53
request	,	V_33
xgpu_tonga_golden_settings_a11	,	V_11
BUG_ON	,	F_4
WREG32	,	F_8
xgpu_tonga_mgcg_cgcg_init	,	V_10
amdgpu_irq_src	,	V_41
timeout	,	V_27
caps	,	V_60
msecs_to_jiffies	,	F_30
idh_request	,	V_32
flr_work	,	V_57
IDH_FLR_NOTIFICATION_CMPL	,	V_58
schedule_delayed_work	,	F_29
mask	,	V_29
amdgpu_device	,	V_1
mmMAILBOX_CONTROL	,	V_14
amdgpu_irq_put	,	F_34
src	,	V_45
xgpu_vi_mailbox_rcv_irq	,	F_28
xgpu_vi_mailbox_add_irq_id	,	F_32
xgpu_vi_init_golden_registers	,	F_1
container_of	,	F_25
xgpu_vi_mailbox_rcv_irq_funcs	,	V_69
idh_event	,	V_19
xgpu_fiji_golden_common_all	,	V_8
mmMAILBOX_MSGBUF_RCV_DW0	,	V_24
xgpu_fiji_golden_settings_a10	,	V_7
DRM_DEBUG	,	F_22
funcs	,	V_66
xgpu_vi_mailbox_rcv_msg	,	F_11
