#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_000001dd157b7fa0 .scope module, "t_Moore5_20" "t_Moore5_20" 2 16;
 .timescale 0 0;
v000001dd157b4060_0 .net "A", 0 0, v000001dd157b5a10_0;  1 drivers
v000001dd157b3660_0 .net "B", 0 0, v000001dd157b3de0_0;  1 drivers
v000001dd157b3980_0 .var "t_clock", 0 0;
v000001dd157b4100_0 .var "t_reset", 0 0;
v000001dd157b37a0_0 .var "t_x_in", 0 0;
v000001dd157b38e0_0 .net "t_y_out", 0 0, L_000001dd157a8430;  1 drivers
S_000001dd157b8130 .scope module, "M2" "Moore5_20" 2 20, 2 3 0, S_000001dd157b7fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "y_out";
    .port_info 1 /OUTPUT 1 "A";
    .port_info 2 /OUTPUT 1 "B";
    .port_info 3 /INPUT 1 "x_in";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "res";
L_000001dd157a85f0 .functor AND 1, v000001dd157b37a0_0, v000001dd157b3de0_0, C4<1>, C4<1>;
L_000001dd157a8580 .functor BUFZ 1, v000001dd157b37a0_0, C4<0>, C4<0>, C4<0>;
L_000001dd157a8430 .functor AND 1, v000001dd157b5a10_0, v000001dd157b3de0_0, C4<1>, C4<1>;
v000001dd157b3fc0_0 .net "A", 0 0, v000001dd157b5a10_0;  alias, 1 drivers
v000001dd157b3ca0_0 .net "B", 0 0, v000001dd157b3de0_0;  alias, 1 drivers
v000001dd157b33e0_0 .net "TA", 0 0, L_000001dd157a85f0;  1 drivers
v000001dd157b3a20_0 .net "TB", 0 0, L_000001dd157a8580;  1 drivers
v000001dd157b3c00_0 .net "clk", 0 0, v000001dd157b3980_0;  1 drivers
v000001dd157b3480_0 .net "res", 0 0, v000001dd157b4100_0;  1 drivers
v000001dd157b41a0_0 .net "x_in", 0 0, v000001dd157b37a0_0;  1 drivers
v000001dd157b3700_0 .net "y_out", 0 0, L_000001dd157a8430;  alias, 1 drivers
S_000001dd157b82c0 .scope module, "t1" "TFF" 2 11, 3 3 0, S_000001dd157b8130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "T";
    .port_info 2 /INPUT 1 "Clk";
    .port_info 3 /INPUT 1 "rst";
L_000001dd157a83c0 .functor XOR 1, v000001dd157b5a10_0, L_000001dd157a85f0, C4<0>, C4<0>;
v000001dd157b5b50_0 .net "Clk", 0 0, v000001dd157b3980_0;  alias, 1 drivers
v000001dd157b5bf0_0 .net "DT", 0 0, L_000001dd157a83c0;  1 drivers
v000001dd15782b00_0 .net "Q", 0 0, v000001dd157b5a10_0;  alias, 1 drivers
v000001dd157b42e0_0 .net "T", 0 0, L_000001dd157a85f0;  alias, 1 drivers
v000001dd157b4240_0 .net "rst", 0 0, v000001dd157b4100_0;  alias, 1 drivers
S_000001dd157b57e0 .scope module, "TF1" "DFF" 3 9, 4 3 0, S_000001dd157b82c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "Clk";
    .port_info 3 /INPUT 1 "rst";
v000001dd157b5970_0 .net "Clk", 0 0, v000001dd157b3980_0;  alias, 1 drivers
v000001dd1591d3b0_0 .net "D", 0 0, L_000001dd157a83c0;  alias, 1 drivers
v000001dd157b5a10_0 .var "Q", 0 0;
v000001dd157b5ab0_0 .net "rst", 0 0, v000001dd157b4100_0;  alias, 1 drivers
E_000001dd157a4ce0/0 .event negedge, v000001dd157b5ab0_0;
E_000001dd157a4ce0/1 .event posedge, v000001dd157b5970_0;
E_000001dd157a4ce0 .event/or E_000001dd157a4ce0/0, E_000001dd157a4ce0/1;
S_000001dd15782ba0 .scope module, "t2" "TFF" 2 12, 3 3 0, S_000001dd157b8130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "T";
    .port_info 2 /INPUT 1 "Clk";
    .port_info 3 /INPUT 1 "rst";
L_000001dd157a8660 .functor XOR 1, v000001dd157b3de0_0, L_000001dd157a8580, C4<0>, C4<0>;
v000001dd157b3f20_0 .net "Clk", 0 0, v000001dd157b3980_0;  alias, 1 drivers
v000001dd157b3d40_0 .net "DT", 0 0, L_000001dd157a8660;  1 drivers
v000001dd157b3ac0_0 .net "Q", 0 0, v000001dd157b3de0_0;  alias, 1 drivers
v000001dd157b3e80_0 .net "T", 0 0, L_000001dd157a8580;  alias, 1 drivers
v000001dd157b3840_0 .net "rst", 0 0, v000001dd157b4100_0;  alias, 1 drivers
S_000001dd15782d30 .scope module, "TF1" "DFF" 3 9, 4 3 0, S_000001dd15782ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "Clk";
    .port_info 3 /INPUT 1 "rst";
v000001dd157b35c0_0 .net "Clk", 0 0, v000001dd157b3980_0;  alias, 1 drivers
v000001dd157b3b60_0 .net "D", 0 0, L_000001dd157a8660;  alias, 1 drivers
v000001dd157b3de0_0 .var "Q", 0 0;
v000001dd157b3520_0 .net "rst", 0 0, v000001dd157b4100_0;  alias, 1 drivers
    .scope S_000001dd157b57e0;
T_0 ;
    %wait E_000001dd157a4ce0;
    %load/vec4 v000001dd157b5ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd157b5a10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001dd1591d3b0_0;
    %assign/vec4 v000001dd157b5a10_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001dd15782d30;
T_1 ;
    %wait E_000001dd157a4ce0;
    %load/vec4 v000001dd157b3520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dd157b3de0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001dd157b3b60_0;
    %assign/vec4 v000001dd157b3de0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001dd157b7fa0;
T_2 ;
    %vpi_call 2 23 "$dumpfile", "Moore5_20.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001dd157b7fa0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001dd157b7fa0;
T_3 ;
    %delay 100, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001dd157b7fa0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd157b4100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd157b3980_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd157b4100_0, 0, 1;
    %pushi/vec4 16, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v000001dd157b3980_0;
    %inv;
    %store/vec4 v000001dd157b3980_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %end;
    .thread T_4;
    .scope S_000001dd157b7fa0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dd157b37a0_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dd157b37a0_0, 0, 1;
    %pushi/vec4 8, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v000001dd157b37a0_0;
    %inv;
    %store/vec4 v000001dd157b37a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Moore5_20.v";
    "./TFF.sv";
    "./DFF.sv";
